

================================================================
== Vitis HLS Report for 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1'
================================================================
* Date:           Wed Jul 30 15:04:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls2_solution2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       36|       36|  0.360 us|  0.360 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_761_1_VITIS_LOOP_43_1  |       34|       34|         4|          1|          1|    32|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [fips.c:41->fips.c:762]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [fips.c:756]   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln756 = store i3 0, i3 %i_1" [fips.c:756]   --->   Operation 12 'store' 'store_ln756' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 0, i4 %i" [fips.c:41->fips.c:762]   --->   Operation 13 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i8"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i6 %indvar_flatten6" [fips.c:761]   --->   Operation 15 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%icmp_ln761 = icmp_eq  i6 %indvar_flatten6_load, i6 32" [fips.c:761]   --->   Operation 16 'icmp' 'icmp_ln761' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln761 = add i6 %indvar_flatten6_load, i6 1" [fips.c:761]   --->   Operation 17 'add' 'add_ln761' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln761 = br i1 %icmp_ln761, void %store64.exit, void %for.end.exitStub" [fips.c:761]   --->   Operation 18 'br' 'br_ln761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln761 = store i6 %add_ln761, i6 %indvar_flatten6" [fips.c:761]   --->   Operation 19 'store' 'store_ln761' <Predicate = (!icmp_ln761)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [fips.c:43->fips.c:762]   --->   Operation 20 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1_load = load i3 %i_1" [fips.c:761]   --->   Operation 21 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%icmp_ln43 = icmp_eq  i4 %i_load, i4 8" [fips.c:43->fips.c:762]   --->   Operation 22 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln756 = select i1 %icmp_ln43, i4 0, i4 %i_load" [fips.c:756]   --->   Operation 23 'select' 'select_ln756' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln761_1 = add i3 %i_1_load, i3 1" [fips.c:761]   --->   Operation 24 'add' 'add_ln761_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln761 = select i1 %icmp_ln43, i3 %add_ln761_1, i3 %i_1_load" [fips.c:761]   --->   Operation 25 'select' 'select_ln761' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln761 = zext i3 %select_ln761" [fips.c:761]   --->   Operation 26 'zext' 'zext_ln761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln762 = trunc i3 %select_ln761" [fips.c:762]   --->   Operation 27 'trunc' 'trunc_ln762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln762, i3 0" [fips.c:762]   --->   Operation 28 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln761" [fips.c:762]   --->   Operation 29 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [fips.c:762]   --->   Operation 30 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %select_ln756" [fips.c:43->fips.c:762]   --->   Operation 31 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i4 %select_ln756" [fips.c:45->fips.c:762]   --->   Operation 32 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln45 = add i5 %zext_ln43, i5 %shl_ln3" [fips.c:45->fips.c:762]   --->   Operation 33 'add' 'add_ln45' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln43 = add i4 %select_ln756, i4 1" [fips.c:43->fips.c:762]   --->   Operation 34 'add' 'add_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln756 = store i3 %select_ln761, i3 %i_1" [fips.c:756]   --->   Operation 35 'store' 'store_ln756' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 %add_ln43, i4 %i" [fips.c:41->fips.c:762]   --->   Operation 36 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 37 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [fips.c:762]   --->   Operation 37 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln761)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_761_1_VITIS_LOOP_43_1_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fips.c:44->fips.c:762]   --->   Operation 40 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln45, i3 0" [fips.c:45->fips.c:762]   --->   Operation 41 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %shl_ln4" [fips.c:45->fips.c:762]   --->   Operation 42 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (4.59ns)   --->   "%lshr_ln45 = lshr i64 %s_load, i64 %zext_ln45" [fips.c:45->fips.c:762]   --->   Operation 43 'lshr' 'lshr_ln45' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i64 %lshr_ln45" [fips.c:45->fips.c:762]   --->   Operation 44 'trunc' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i5 %add_ln45" [fips.c:45->fips.c:762]   --->   Operation 45 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i8 %h, i64 0, i64 %zext_ln45_1" [fips.c:45->fips.c:762]   --->   Operation 46 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln45 = store i8 %trunc_ln45_1, i5 %h_addr" [fips.c:45->fips.c:762]   --->   Operation 47 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc.i8" [fips.c:43->fips.c:762]   --->   Operation 48 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01100]
i_1                   (alloca           ) [ 01100]
indvar_flatten6       (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln756           (store            ) [ 00000]
store_ln41            (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten6_load  (load             ) [ 00000]
icmp_ln761            (icmp             ) [ 01110]
add_ln761             (add              ) [ 00000]
br_ln761              (br               ) [ 00000]
store_ln761           (store            ) [ 00000]
i_load                (load             ) [ 00000]
i_1_load              (load             ) [ 00000]
icmp_ln43             (icmp             ) [ 00000]
select_ln756          (select           ) [ 00000]
add_ln761_1           (add              ) [ 00000]
select_ln761          (select           ) [ 00000]
zext_ln761            (zext             ) [ 00000]
trunc_ln762           (trunc            ) [ 00000]
shl_ln3               (bitconcatenate   ) [ 00000]
s_addr                (getelementptr    ) [ 01010]
zext_ln43             (zext             ) [ 00000]
trunc_ln45            (trunc            ) [ 01011]
add_ln45              (add              ) [ 01011]
add_ln43              (add              ) [ 00000]
store_ln756           (store            ) [ 00000]
store_ln41            (store            ) [ 00000]
s_load                (load             ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln44     (specpipeline     ) [ 00000]
shl_ln4               (bitconcatenate   ) [ 00000]
zext_ln45             (zext             ) [ 00000]
lshr_ln45             (lshr             ) [ 00000]
trunc_ln45_1          (trunc            ) [ 00000]
zext_ln45_1           (zext             ) [ 00000]
h_addr                (getelementptr    ) [ 00000]
store_ln45            (store            ) [ 00000]
br_ln43               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_761_1_VITIS_LOOP_43_1_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten6_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="s_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="3" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="h_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln45_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln756_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="3" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln756/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln41_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="indvar_flatten6_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln761_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln761/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln761_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln761/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln761_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln761/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_1_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="1"/>
<pin id="126" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln43_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln756_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln756/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln761_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln761_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="select_ln761_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln761/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln761_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln761/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln762_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln762/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="shl_ln3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln43_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln45_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln45_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln43_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln756_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="1"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln756/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln41_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="1"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shl_ln4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="2"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln45_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="lshr_ln45_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln45/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln45_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45_1/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln45_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="2"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten6_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln761_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="2"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln761 "/>
</bind>
</comp>

<comp id="252" class="1005" name="s_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="trunc_ln45_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="2"/>
<pin id="259" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="262" class="1005" name="add_ln45_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="2"/>
<pin id="264" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="267" class="1005" name="s_load_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="121" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="124" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="127" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="124" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="133" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="133" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="172" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="164" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="133" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="147" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="186" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="230"><net_src comp="48" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="237"><net_src comp="52" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="244"><net_src comp="56" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="251"><net_src comp="104" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="60" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="260"><net_src comp="176" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="265"><net_src comp="180" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="270"><net_src comp="67" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h | {4 }
 - Input state : 
	Port: sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1 : s | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln756 : 1
		store_ln41 : 1
		indvar_flatten6_load : 1
		icmp_ln761 : 2
		add_ln761 : 2
		br_ln761 : 3
		store_ln761 : 3
	State 2
		icmp_ln43 : 1
		select_ln756 : 2
		add_ln761_1 : 1
		select_ln761 : 2
		zext_ln761 : 3
		trunc_ln762 : 3
		shl_ln3 : 4
		s_addr : 4
		s_load : 5
		zext_ln43 : 3
		trunc_ln45 : 3
		add_ln45 : 5
		add_ln43 : 3
		store_ln756 : 3
		store_ln41 : 4
	State 3
	State 4
		zext_ln45 : 1
		lshr_ln45 : 2
		trunc_ln45_1 : 3
		h_addr : 1
		store_ln45 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   lshr   |   lshr_ln45_fu_213  |    0    |   182   |
|----------|---------------------|---------|---------|
|          |   add_ln761_fu_110  |    0    |    14   |
|    add   |  add_ln761_1_fu_141 |    0    |    11   |
|          |   add_ln45_fu_180   |    0    |    13   |
|          |   add_ln43_fu_186   |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln761_fu_104  |    0    |    14   |
|          |   icmp_ln43_fu_127  |    0    |    13   |
|----------|---------------------|---------|---------|
|  select  | select_ln756_fu_133 |    0    |    4    |
|          | select_ln761_fu_147 |    0    |    3    |
|----------|---------------------|---------|---------|
|          |  zext_ln761_fu_155  |    0    |    0    |
|   zext   |   zext_ln43_fu_172  |    0    |    0    |
|          |   zext_ln45_fu_209  |    0    |    0    |
|          |  zext_ln45_1_fu_223 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  trunc_ln762_fu_160 |    0    |    0    |
|   trunc  |  trunc_ln45_fu_176  |    0    |    0    |
|          | trunc_ln45_1_fu_218 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln3_fu_164   |    0    |    0    |
|          |    shl_ln4_fu_202   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   267   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln45_reg_262   |    5   |
|      i_1_reg_234      |    3   |
|       i_reg_227       |    4   |
|   icmp_ln761_reg_248  |    1   |
|indvar_flatten6_reg_241|    6   |
|     s_addr_reg_252    |    5   |
|     s_load_reg_267    |   64   |
|   trunc_ln45_reg_257  |    3   |
+-----------------------+--------+
|         Total         |   91   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   267  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   91   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   91   |   276  |
+-----------+--------+--------+--------+
