INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:09:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.580ns period=5.160ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.580ns period=5.160ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.160ns  (clk rise@5.160ns - clk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.404ns (26.931%)  route 3.809ns (73.069%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.643 - 5.160 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=857, unset)          0.508     0.508    mem_controller2/read_arbiter/data/clk
    SLICE_X7Y105         FDRE                                         r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=106, routed)         0.655     1.379    mem_controller2/read_arbiter/data/sel_prev_reg[0]_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I0_O)        0.043     1.422 f  mem_controller2/read_arbiter/data/level4_c1[8]_i_6/O
                         net (fo=3, routed)           0.471     1.892    mem_controller2/read_arbiter/data/level4_c1[8]_i_6_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I2_O)        0.043     1.935 r  mem_controller2/read_arbiter/data/level4_c1[25]_i_14/O
                         net (fo=1, routed)           0.432     2.367    mem_controller2/read_arbiter/data/level4_c1[25]_i_14_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I5_O)        0.043     2.410 r  mem_controller2/read_arbiter/data/level4_c1[25]_i_9/O
                         net (fo=2, routed)           0.101     2.511    mem_controller2/read_arbiter/data/level4_c1[25]_i_9_n_0
    SLICE_X8Y107         LUT3 (Prop_lut3_I1_O)        0.043     2.554 f  mem_controller2/read_arbiter/data/level4_c1[25]_i_5/O
                         net (fo=6, routed)           0.283     2.836    mem_controller3/read_arbiter/data/level4_c1_reg[25]
    SLICE_X6Y107         LUT6 (Prop_lut6_I3_O)        0.043     2.879 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.173     3.052    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X5Y107         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.236 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.236    addf0/operator/ltOp_carry__2_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.363 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.276     3.639    load5/data_tehb/control/CO[0]
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.130     3.769 r  load5/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.170     3.939    addf0/operator/p_1_in[0]
    SLICE_X6Y108         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277     4.216 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.394     4.610    addf0/operator/RightShifterComponent/O[1]
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.126     4.736 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.295     5.031    load5/data_tehb/control/ps_c1_reg[3]_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I3_O)        0.043     5.074 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=37, routed)          0.272     5.346    mem_controller3/read_arbiter/data/level4_c1_reg[9]
    SLICE_X4Y108         LUT5 (Prop_lut5_I2_O)        0.043     5.389 r  mem_controller3/read_arbiter/data/level4_c1[6]_i_3/O
                         net (fo=1, routed)           0.289     5.678    mem_controller2/read_arbiter/data/level4_c1_reg[6]
    SLICE_X7Y108         LUT6 (Prop_lut6_I4_O)        0.043     5.721 r  mem_controller2/read_arbiter/data/level4_c1[6]_i_1/O
                         net (fo=1, routed)           0.000     5.721    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[6]
    SLICE_X7Y108         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.160     5.160 r  
                                                      0.000     5.160 r  clk (IN)
                         net (fo=857, unset)          0.483     5.643    addf0/operator/RightShifterComponent/clk
    SLICE_X7Y108         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[6]/C
                         clock pessimism              0.000     5.643    
                         clock uncertainty           -0.035     5.607    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.031     5.638    addf0/operator/RightShifterComponent/level4_c1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                 -0.083    




