;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -507, <-20
	MOV -17, <-20
	MOV -17, <-20
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, -1
	SUB -300, 0
	SUB @121, 103
	JMZ <130, 9
	MOV -11, <-20
	SUB @127, @106
	SUB @127, -106
	ADD @20, @10
	JMZ <130, 9
	SUB @127, @106
	DJN -1, @-20
	MOV -11, <-20
	SLT 700, 600
	SUB 0, -1
	SUB 0, -1
	SUB @-127, <-108
	SUB @121, 103
	SLT 700, 600
	SLT 700, 600
	SLT 700, 600
	SPL -107, @-21
	JMZ <130, 9
	JMZ <130, 9
	JMZ <130, 9
	SLT 700, 600
	MOV @-122, -108
	SLT 700, 600
	SUB @127, -106
	JMZ <130, 9
	JMZ <130, 9
	CMP 0, 0
	CMP 0, 0
	SUB 0, -1
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	SLT @127, -109
	SLT @127, -109
	CMP @127, -106
	CMP @127, -106
	SPL 0, <-54
	SPL 0, <-54
	SUB #10, <462
	MOV -507, <-20
