Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: VGA_Control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_Control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_Control"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : VGA_Control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VGA_DibujaFiguras.v" in library work
Compiling verilog file "VGA_ClockDiv.v" in library work
Module <VGA_DibujaFiguras> compiled
Compiling verilog file "RandomTubo.v" in library work
Module <VGA_ClockDiv> compiled
Compiling verilog file "MaquinaParajo.v" in library work
Module <RandomTubo> compiled
Compiling verilog file "FSM_Tubo2.v" in library work
Module <MaquinaPajaro> compiled
Compiling verilog file "FSM_CreaTubo.v" in library work
Module <FSM_Tubo2> compiled
Compiling verilog file "DeBounce.v" in library work
Module <FSM_CreaTubo> compiled
Compiling verilog file "Controlador7Segmentos.v" in library work
Module <DeBounce> compiled
Compiling verilog file "Contador.v" in library work
Module <Controlador7Segmentos> compiled
Compiling verilog file "comparadorChoque.v" in library work
Module <Contador> compiled
Compiling verilog file "VGA_Control.v" in library work
Module <comparadorChoque> compiled
Module <VGA_Control> compiled
No errors in compilation
Analysis of file <"VGA_Control.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <VGA_Control> in library <work>.

Analyzing hierarchy for module <DeBounce> in library <work>.

Analyzing hierarchy for module <Controlador7Segmentos> in library <work> with parameters.
	Seg1 = "1110"
	Seg2 = "1101"
	Seg3 = "1011"
	Seg4 = "0111"
	Seg5 = "0111"

Analyzing hierarchy for module <Contador> in library <work>.

Analyzing hierarchy for module <VGA_ClockDiv> in library <work>.

Analyzing hierarchy for module <MaquinaPajaro> in library <work> with parameters.
	a = "00000"
	b = "00001"
	c = "00010"
	cero = "0"
	d = "00011"
	maximo = "00111100000"
	minimo = "00000100000"
	uno = "1"

Analyzing hierarchy for module <RandomTubo> in library <work>.

Analyzing hierarchy for module <FSM_CreaTubo> in library <work> with parameters.
	a = "001"
	b = "010"
	c = "011"
	cero = "0"
	d = "100"
	e = "101"
	uno = "1"

Analyzing hierarchy for module <FSM_Tubo2> in library <work> with parameters.
	a = "001"
	b = "010"
	c = "011"
	cero = "0"
	d = "100"
	e = "101"
	uno = "1"

Analyzing hierarchy for module <comparadorChoque> in library <work>.

Analyzing hierarchy for module <VGA_DibujaFiguras> in library <work> with parameters.
	hbp = "00000000000000000000000010010000"
	hfp = "00000000000000000000001100010000"
	hpixels = "00000000000000000000001100100000"
	hpulse = "00000000000000000000000001100000"
	vbp = "00000000000000000000000000011111"
	vfp = "00000000000000000000000111111111"
	vlines = "00000000000000000000001000001001"
	vpulse = "00000000000000000000000000000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <VGA_Control>.
Module <VGA_Control> is correct for synthesis.
 
Analyzing module <DeBounce> in library <work>.
Module <DeBounce> is correct for synthesis.
 
Analyzing module <Controlador7Segmentos> in library <work>.
	Seg1 = 4'b1110
	Seg2 = 4'b1101
	Seg3 = 4'b1011
	Seg4 = 4'b0111
	Seg5 = 4'b0111
Module <Controlador7Segmentos> is correct for synthesis.
 
Analyzing module <Contador> in library <work>.
Module <Contador> is correct for synthesis.
 
Analyzing module <VGA_ClockDiv> in library <work>.
Module <VGA_ClockDiv> is correct for synthesis.
 
Analyzing module <MaquinaPajaro> in library <work>.
	a = 5'b00000
	b = 5'b00001
	c = 5'b00010
	cero = 1'b0
	d = 5'b00011
	maximo = 11'b00111100000
	minimo = 11'b00000100000
	uno = 1'b1
Module <MaquinaPajaro> is correct for synthesis.
 
Analyzing module <RandomTubo> in library <work>.
Module <RandomTubo> is correct for synthesis.
 
Analyzing module <FSM_CreaTubo> in library <work>.
	a = 3'b001
	b = 3'b010
	c = 3'b011
	cero = 1'b0
	d = 3'b100
	e = 3'b101
	uno = 1'b1
WARNING:Xst:905 - "FSM_CreaTubo.v" line 50: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ciclo>, <cambio>
Module <FSM_CreaTubo> is correct for synthesis.
 
Analyzing module <FSM_Tubo2> in library <work>.
	a = 3'b001
	b = 3'b010
	c = 3'b011
	cero = 1'b0
	d = 3'b100
	e = 3'b101
	uno = 1'b1
WARNING:Xst:2320 - "FSM_Tubo2.v" line 46: Value for signal posx in initial block is not constant. The initialization will be ignored.
WARNING:Xst:2320 - "FSM_Tubo2.v" line 47: Value for signal posy in initial block is not constant. The initialization will be ignored.
WARNING:Xst:905 - "FSM_Tubo2.v" line 51: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <cambio>
Module <FSM_Tubo2> is correct for synthesis.
 
Analyzing module <comparadorChoque> in library <work>.
Module <comparadorChoque> is correct for synthesis.
 
Analyzing module <VGA_DibujaFiguras> in library <work>.
	hbp = 32'sb00000000000000000000000010010000
	hfp = 32'sb00000000000000000000001100010000
	hpixels = 32'sb00000000000000000000001100100000
	hpulse = 32'sb00000000000000000000000001100000
	vbp = 32'sb00000000000000000000000000011111
	vfp = 32'sb00000000000000000000000111111111
	vlines = 32'sb00000000000000000000001000001001
	vpulse = 32'sb00000000000000000000000000000010
WARNING:Xst:905 - "VGA_DibujaFiguras.v" line 118: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PosVPajaro>, <PosHTubo1>, <PosVTubo1>, <PosHTubo2>, <PosVTubo2>
Module <VGA_DibujaFiguras> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DeBounce>.
    Related source file is "DeBounce.v".
    Found 1-bit register for signal <debounced>.
    Found 8-bit register for signal <rege>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <DeBounce> synthesized.


Synthesizing Unit <Controlador7Segmentos>.
    Related source file is "Controlador7Segmentos.v".
    Found 16x7-bit ROM for signal <Leds7Seg$mux0000> created at line 138.
    Found 4-bit register for signal <Enable7Seg>.
    Found 32-bit up counter for signal <count>.
    Found 4-bit register for signal <Display1>.
    Found 4-bit register for signal <Display2>.
    Found 4-bit register for signal <Display3>.
    Found 4-bit register for signal <Display4>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <Controlador7Segmentos> synthesized.


Synthesizing Unit <Contador>.
    Related source file is "Contador.v".
    Found 4-bit register for signal <centesimas>.
    Found 4-bit up counter for signal <unidadesMillar>.
    Found 4-bit up counter for signal <unidades>.
    Found 4-bit up counter for signal <decimas>.
    Found 4-bit adder for signal <centesimas$addsub0000> created at line 48.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Contador> synthesized.


Synthesizing Unit <VGA_ClockDiv>.
    Related source file is "VGA_ClockDiv.v".
    Found 25-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <VGA_ClockDiv> synthesized.


Synthesizing Unit <MaquinaPajaro>.
    Related source file is "MaquinaParajo.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 50 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
    Found 11-bit register for signal <posY>.
    Found 11-bit addsub for signal <posY$share0000> created at line 114.
    Found 4-bit register for signal <state>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <MaquinaPajaro> synthesized.


Synthesizing Unit <RandomTubo>.
    Related source file is "RandomTubo.v".
    Found 10-bit register for signal <posicion>.
    Found 10-bit up counter for signal <contador>.
    Summary:
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <RandomTubo> synthesized.


Synthesizing Unit <FSM_CreaTubo>.
    Related source file is "FSM_CreaTubo.v".
    Register <termina> equivalent to <cambio> has been removed
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 51 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
    Found 10-bit register for signal <posx>.
    Found 1-bit register for signal <random>.
    Found 1-bit register for signal <cambio>.
    Found 10-bit subtractor for signal <posx$addsub0000> created at line 112.
    Found 4-bit register for signal <state>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FSM_CreaTubo> synthesized.


Synthesizing Unit <FSM_Tubo2>.
    Related source file is "FSM_Tubo2.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 52 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
    Found 10-bit register for signal <posx>.
    Found 10-bit register for signal <posy>.
    Found 1-bit register for signal <termina>.
    Found 1-bit register for signal <cambio>.
    Found 10-bit subtractor for signal <posx$addsub0000> created at line 114.
    Found 4-bit register for signal <state>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FSM_Tubo2> synthesized.


Synthesizing Unit <comparadorChoque>.
    Related source file is "comparadorChoque.v".
    Found 1-bit register for signal <choque>.
    Found 11-bit subtractor for signal <choque$addsub0000> created at line 34.
    Found 11-bit subtractor for signal <choque$addsub0001> created at line 34.
    Found 11-bit comparator greatequal for signal <choque$cmp_ge0000> created at line 34.
    Found 10-bit comparator greater for signal <choque$cmp_gt0000> created at line 34.
    Found 10-bit comparator lessequal for signal <choque$cmp_le0000> created at line 34.
    Found 10-bit comparator lessequal for signal <choque$cmp_le0001> created at line 34.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <comparadorChoque> synthesized.


Synthesizing Unit <VGA_DibujaFiguras>.
    Related source file is "VGA_DibujaFiguras.v".
    Found 11-bit adder for signal <$add0004> created at line 131.
    Found 11-bit adder for signal <$add0006> created at line 138.
    Found 13-bit subtractor for signal <$sub0000> created at line 123.
    Found 13-bit subtractor for signal <$sub0001> created at line 131.
    Found 13-bit subtractor for signal <$sub0002> created at line 138.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 123.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 131.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 138.
    Found 10-bit adder carry out for signal <add0003$addsub0000> created at line 131.
    Found 10-bit adder carry out for signal <add0005$addsub0000> created at line 138.
    Found 11-bit adder for signal <blue$addsub0000> created at line 131.
    Found 11-bit adder for signal <blue$addsub0001> created at line 138.
    Found 11-bit comparator lessequal for signal <blue$cmp_le0000> created at line 131.
    Found 11-bit comparator lessequal for signal <blue$cmp_le0001> created at line 138.
    Found 11-bit comparator greatequal for signal <green$cmp_ge0000> created at line 131.
    Found 11-bit comparator greatequal for signal <green$cmp_ge0001> created at line 131.
    Found 11-bit comparator greatequal for signal <green$cmp_ge0002> created at line 138.
    Found 11-bit comparator greatequal for signal <green$cmp_ge0003> created at line 138.
    Found 11-bit comparator lessequal for signal <green$cmp_le0000> created at line 131.
    Found 11-bit comparator lessequal for signal <green$cmp_le0001> created at line 138.
    Found 13-bit comparator less for signal <green$cmp_lt0000> created at line 131.
    Found 13-bit comparator less for signal <green$cmp_lt0001> created at line 138.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hc$cmp_lt0000> created at line 71.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 93.
    Found 10-bit comparator greatequal for signal <red$cmp_ge0000> created at line 120.
    Found 13-bit comparator greatequal for signal <red$cmp_ge0001> created at line 123.
    Found 10-bit comparator greater for signal <red$cmp_gt0000> created at line 123.
    Found 10-bit comparator lessequal for signal <red$cmp_le0000> created at line 123.
    Found 11-bit comparator lessequal for signal <red$cmp_le0001> created at line 123.
    Found 10-bit comparator less for signal <red$cmp_lt0000> created at line 120.
    Found 10-bit up counter for signal <vc>.
    Found 10-bit comparator less for signal <vc$cmp_lt0000> created at line 80.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 94.
    Summary:
	inferred   2 Counter(s).
	inferred  12 Adder/Subtractor(s).
	inferred  20 Comparator(s).
Unit <VGA_DibujaFiguras> synthesized.


Synthesizing Unit <VGA_Control>.
    Related source file is "VGA_Control.v".
WARNING:Xst:646 - Signal <luz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <llegaPos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <decremento> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <clr> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <VGA_Control> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 18
 10-bit adder carry out                                : 5
 10-bit subtractor                                     : 2
 11-bit adder                                          : 4
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 2
 13-bit subtractor                                     : 3
 4-bit adder                                           : 1
# Counters                                             : 8
 10-bit up counter                                     : 3
 25-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 25
 1-bit register                                        : 8
 10-bit register                                       : 4
 11-bit register                                       : 1
 4-bit register                                        : 9
 8-bit register                                        : 3
# Comparators                                          : 24
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 3
 11-bit comparator greatequal                          : 5
 11-bit comparator lessequal                           : 5
 13-bit comparator greatequal                          : 1
 13-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Controlador7Segmentos>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Leds7Seg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Controlador7Segmentos> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 18
 10-bit adder carry out                                : 5
 10-bit subtractor                                     : 2
 11-bit adder                                          : 4
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 2
 13-bit subtractor                                     : 3
 4-bit adder                                           : 1
# Counters                                             : 8
 10-bit up counter                                     : 3
 25-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 119
 Flip-Flops                                            : 119
# Comparators                                          : 24
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 3
 11-bit comparator greatequal                          : 5
 11-bit comparator lessequal                           : 5
 13-bit comparator greatequal                          : 1
 13-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_18> of sequential type is unconnected in block <VGA_Control>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_19> of sequential type is unconnected in block <VGA_Control>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_20> of sequential type is unconnected in block <VGA_Control>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_21> of sequential type is unconnected in block <VGA_Control>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_22> of sequential type is unconnected in block <VGA_Control>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_23> of sequential type is unconnected in block <VGA_Control>.
WARNING:Xst:2677 - Node <MOD_vga_clockdiv/q_24> of sequential type is unconnected in block <VGA_Control>.

Optimizing unit <VGA_Control> ...

Optimizing unit <DeBounce> ...

Optimizing unit <Controlador7Segmentos> ...

Optimizing unit <Contador> ...

Optimizing unit <RandomTubo> ...

Optimizing unit <comparadorChoque> ...

Optimizing unit <VGA_DibujaFiguras> ...

Optimizing unit <MaquinaPajaro> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_Control, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 211
 Flip-Flops                                            : 211

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGA_Control.ngr
Top Level Output File Name         : VGA_Control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 1012
#      GND                         : 1
#      INV                         : 47
#      LUT1                        : 74
#      LUT2                        : 161
#      LUT2_D                      : 2
#      LUT2_L                      : 4
#      LUT3                        : 78
#      LUT3_L                      : 2
#      LUT4                        : 186
#      LUT4_D                      : 5
#      LUT4_L                      : 5
#      MUXCY                       : 294
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 141
# FlipFlops/Latches                : 211
#      FD                          : 70
#      FDC                         : 31
#      FDCE                        : 26
#      FDE                         : 10
#      FDP                         : 1
#      FDR                         : 41
#      FDS                         : 22
#      FDSE                        : 10
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 3
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      306  out of   4656     6%  
 Number of Slice Flip Flops:            211  out of   9312     2%  
 Number of 4 input LUTs:                564  out of   9312     6%  
 Number of IOs:                          27
 Number of bonded IOBs:                  26  out of    232    11%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clk                                | BUFGP                     | 107   |
MOD_vga_clockdiv/q_171             | BUFG                      | 58    |
MaquinaTubo2/termina               | NONE(CNT/unidadesMillar_0)| 16    |
MaquinaTuboCreador/random          | NONE(RandomT/posicion_9)  | 10    |
MOD_vga_clockdiv/q_01              | BUFG                      | 20    |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------+-------+
Control Signal                     | Buffer(FF name)           | Load  |
-----------------------------------+---------------------------+-------+
choque/choque(choque/choque:Q)     | NONE(CNT/centesimas_0)    | 36    |
N0(XST_GND:G)                      | NONE(MOD_vga_clockdiv/q_0)| 18    |
BTN1/debounced(BTN1/debounced:Q)   | NONE(MaqPajaro/state_0)   | 4     |
-----------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.427ns (Maximum Frequency: 155.584MHz)
   Minimum input arrival time before clock: 2.467ns
   Maximum output required time after clock: 12.613ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.765ns (frequency: 209.846MHz)
  Total number of paths / destination ports: 2098 / 135
-------------------------------------------------------------------------
Delay:               4.765ns (Levels of Logic = 10)
  Source:            IMP/count_8 (FF)
  Destination:       IMP/Enable7Seg_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: IMP/count_8 to IMP/Enable7Seg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  IMP/count_8 (IMP/count_8)
     LUT4:I0->O            1   0.612   0.000  IMP/count_or0000_wg_lut<0> (IMP/count_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  IMP/count_or0000_wg_cy<0> (IMP/count_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  IMP/count_or0000_wg_cy<1> (IMP/count_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  IMP/count_or0000_wg_cy<2> (IMP/count_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  IMP/count_or0000_wg_cy<3> (IMP/count_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  IMP/count_or0000_wg_cy<4> (IMP/count_or0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  IMP/count_or0000_wg_cy<5> (IMP/count_or0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  IMP/count_or0000_wg_cy<6> (IMP/count_or0000_wg_cy<6>)
     MUXCY:CI->O          36   0.289   1.226  IMP/count_or0000_wg_cy<7> (IMP/count_or0000)
     LUT4:I0->O            1   0.612   0.000  IMP/Enable7Seg_mux0000<1> (IMP/Enable7Seg_mux0000<1>)
     FD:D                      0.268          IMP/Enable7Seg_2
    ----------------------------------------
    Total                      4.765ns (3.008ns logic, 1.758ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MOD_vga_clockdiv/q_171'
  Clock period: 6.337ns (frequency: 157.802MHz)
  Total number of paths / destination ports: 1240 / 92
-------------------------------------------------------------------------
Delay:               6.337ns (Levels of Logic = 5)
  Source:            MaqPajaro/posY_7 (FF)
  Destination:       MaqPajaro/posY_10 (FF)
  Source Clock:      MOD_vga_clockdiv/q_171 rising
  Destination Clock: MOD_vga_clockdiv/q_171 rising

  Data Path: MaqPajaro/posY_7 to MaqPajaro/posY_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.514   0.945  MaqPajaro/posY_7 (MaqPajaro/posY_7)
     LUT2:I0->O            1   0.612   0.360  MaqPajaro/posY_and0000125_SW0 (N59)
     LUT4_D:I3->LO         1   0.612   0.130  MaqPajaro/posY_and00011 (N113)
     LUT3:I2->O            1   0.612   0.360  MaqPajaro/posY_mux0000<0>1_SW0 (N50)
     LUT4_D:I3->O          9   0.612   0.700  MaqPajaro/posY_mux0000<0>1 (MaqPajaro/N01)
     LUT4:I3->O            1   0.612   0.000  MaqPajaro/posY_mux0000<8>1 (MaqPajaro/posY_mux0000<8>)
     FD:D                      0.268          MaqPajaro/posY_2
    ----------------------------------------
    Total                      6.337ns (3.842ns logic, 2.495ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MaquinaTubo2/termina'
  Clock period: 4.269ns (frequency: 234.236MHz)
  Total number of paths / destination ports: 250 / 32
-------------------------------------------------------------------------
Delay:               4.269ns (Levels of Logic = 2)
  Source:            CNT/decimas_2 (FF)
  Destination:       CNT/unidadesMillar_0 (FF)
  Source Clock:      MaquinaTubo2/termina rising
  Destination Clock: MaquinaTubo2/termina rising

  Data Path: CNT/decimas_2 to CNT/unidadesMillar_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.514   0.754  CNT/decimas_2 (CNT/decimas_2)
     LUT4:I0->O            8   0.612   0.795  CNT/unidadesMillar_not000121 (CNT/N3)
     LUT3:I0->O            4   0.612   0.499  CNT/unidadesMillar_not00013 (CNT/unidadesMillar_not0001)
     FDCE:CE                   0.483          CNT/unidadesMillar_3
    ----------------------------------------
    Total                      4.269ns (2.221ns logic, 2.048ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MOD_vga_clockdiv/q_01'
  Clock period: 6.427ns (frequency: 155.584MHz)
  Total number of paths / destination ports: 1236 / 30
-------------------------------------------------------------------------
Delay:               6.427ns (Levels of Logic = 13)
  Source:            MOD_vga_dibujafiguras/hc_1 (FF)
  Destination:       MOD_vga_dibujafiguras/hc_9 (FF)
  Source Clock:      MOD_vga_clockdiv/q_01 rising
  Destination Clock: MOD_vga_clockdiv/q_01 rising

  Data Path: MOD_vga_dibujafiguras/hc_1 to MOD_vga_dibujafiguras/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.514   0.945  MOD_vga_dibujafiguras/hc_1 (MOD_vga_dibujafiguras/hc_1)
     LUT2_D:I0->O          1   0.612   0.426  MOD_vga_dibujafiguras/hc_not00013 (MOD_vga_dibujafiguras/hc_not00013)
     LUT4:I1->O           17   0.612   0.923  MOD_vga_dibujafiguras/hc_not000121_1 (MOD_vga_dibujafiguras/hc_not000121)
     LUT3:I2->O            1   0.612   0.000  MOD_vga_dibujafiguras/Mcount_hc_lut<0> (MOD_vga_dibujafiguras/Mcount_hc_lut<0>)
     MUXCY:S->O            1   0.404   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<0> (MOD_vga_dibujafiguras/Mcount_hc_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<1> (MOD_vga_dibujafiguras/Mcount_hc_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<2> (MOD_vga_dibujafiguras/Mcount_hc_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<3> (MOD_vga_dibujafiguras/Mcount_hc_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<4> (MOD_vga_dibujafiguras/Mcount_hc_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<5> (MOD_vga_dibujafiguras/Mcount_hc_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<6> (MOD_vga_dibujafiguras/Mcount_hc_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<7> (MOD_vga_dibujafiguras/Mcount_hc_cy<7>)
     MUXCY:CI->O           0   0.051   0.000  MOD_vga_dibujafiguras/Mcount_hc_cy<8> (MOD_vga_dibujafiguras/Mcount_hc_cy<8>)
     XORCY:CI->O           1   0.699   0.000  MOD_vga_dibujafiguras/Mcount_hc_xor<9> (MOD_vga_dibujafiguras/Mcount_hc9)
     FDC:D                     0.268          MOD_vga_dibujafiguras/hc_9
    ----------------------------------------
    Total                      6.427ns (4.133ns logic, 2.294ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MOD_vga_clockdiv/q_171'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.467ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       MaquinaTuboCreador/state_1 (FF)
  Destination Clock: MOD_vga_clockdiv/q_171 rising

  Data Path: reset to MaquinaTuboCreador/state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.481  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.000  MaquinaTuboCreador/next<1>1 (MaquinaTuboCreador/next<1>)
     FD:D                      0.268          MaquinaTuboCreador/state_1
    ----------------------------------------
    Total                      2.467ns (1.986ns logic, 0.481ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       BTN1/rege_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to BTN1/rege_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.451  reset_IBUF (reset_IBUF)
     FD:D                      0.268          BTN1/rege_0
    ----------------------------------------
    Total                      1.825ns (1.374ns logic, 0.451ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MOD_vga_clockdiv/q_01'
  Total number of paths / destination ports: 1015 / 9
-------------------------------------------------------------------------
Offset:              9.955ns (Levels of Logic = 7)
  Source:            MOD_vga_dibujafiguras/hc_1 (FF)
  Destination:       green<1> (PAD)
  Source Clock:      MOD_vga_clockdiv/q_01 rising

  Data Path: MOD_vga_dibujafiguras/hc_1 to green<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.514   0.945  MOD_vga_dibujafiguras/hc_1 (MOD_vga_dibujafiguras/hc_1)
     LUT3:I0->O            1   0.612   0.360  MOD_vga_dibujafiguras/red_and000137_SW0 (N87)
     LUT4:I3->O            1   0.612   0.360  MOD_vga_dibujafiguras/red_and000137 (MOD_vga_dibujafiguras/red_and000137)
     LUT4:I3->O            1   0.612   0.387  MOD_vga_dibujafiguras/red_and000146 (MOD_vga_dibujafiguras/red_and000146)
     LUT4:I2->O            4   0.612   0.502  MOD_vga_dibujafiguras/red_and0001100 (MOD_vga_dibujafiguras/red_and0001)
     LUT4:I3->O            1   0.612   0.000  MOD_vga_dibujafiguras/green<1>11 (MOD_vga_dibujafiguras/green<1>1)
     MUXF5:I0->O           2   0.278   0.380  MOD_vga_dibujafiguras/green<1>1_f5 (green_0_OBUF)
     OBUF:I->O                 3.169          green_1_OBUF (green<1>)
    ----------------------------------------
    Total                      9.955ns (7.021ns logic, 2.934ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MOD_vga_clockdiv/q_171'
  Total number of paths / destination ports: 3490 / 8
-------------------------------------------------------------------------
Offset:              12.420ns (Levels of Logic = 13)
  Source:            MaqPajaro/posY_6 (FF)
  Destination:       green<1> (PAD)
  Source Clock:      MOD_vga_clockdiv/q_171 rising

  Data Path: MaqPajaro/posY_6 to green<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.514   0.969  MaqPajaro/posY_6 (MaqPajaro/posY_6)
     LUT1:I0->O            1   0.612   0.000  MOD_vga_dibujafiguras/Madd_add0000_addsub0000_cy<6>_rt (MOD_vga_dibujafiguras/Madd_add0000_addsub0000_cy<6>_rt)
     MUXCY:S->O            1   0.404   0.000  MOD_vga_dibujafiguras/Madd_add0000_addsub0000_cy<6> (MOD_vga_dibujafiguras/Madd_add0000_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  MOD_vga_dibujafiguras/Madd_add0000_addsub0000_cy<7> (MOD_vga_dibujafiguras/Madd_add0000_addsub0000_cy<7>)
     XORCY:CI->O           3   0.699   0.603  MOD_vga_dibujafiguras/Madd_add0000_addsub0000_xor<8> (MOD_vga_dibujafiguras/add0000_addsub0000<8>)
     LUT4:I0->O            1   0.612   0.426  MOD_vga_dibujafiguras/Msub__sub0000_xor<8>11 (MOD_vga_dibujafiguras/_sub0000<8>)
     LUT2:I1->O            1   0.612   0.000  MOD_vga_dibujafiguras/Mcompar_red_cmp_ge0001_lut<8> (MOD_vga_dibujafiguras/Mcompar_red_cmp_ge0001_lut<8>)
     MUXCY:S->O            1   0.404   0.000  MOD_vga_dibujafiguras/Mcompar_red_cmp_ge0001_cy<8> (MOD_vga_dibujafiguras/Mcompar_red_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcompar_red_cmp_ge0001_cy<9> (MOD_vga_dibujafiguras/Mcompar_red_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.399   0.509  MOD_vga_dibujafiguras/Mcompar_red_cmp_ge0001_cy<10> (MOD_vga_dibujafiguras/red_cmp_ge0001)
     LUT4:I0->O            4   0.612   0.502  MOD_vga_dibujafiguras/red_and0001100 (MOD_vga_dibujafiguras/red_and0001)
     LUT4:I3->O            1   0.612   0.000  MOD_vga_dibujafiguras/green<1>11 (MOD_vga_dibujafiguras/green<1>1)
     MUXF5:I0->O           2   0.278   0.380  MOD_vga_dibujafiguras/green<1>1_f5 (green_0_OBUF)
     OBUF:I->O                 3.169          green_1_OBUF (green<1>)
    ----------------------------------------
    Total                     12.420ns (9.030ns logic, 3.389ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MaquinaTuboCreador/random'
  Total number of paths / destination ports: 728 / 4
-------------------------------------------------------------------------
Offset:              10.953ns (Levels of Logic = 18)
  Source:            RandomT/posicion_0 (FF)
  Destination:       green<1> (PAD)
  Source Clock:      MaquinaTuboCreador/random rising

  Data Path: RandomT/posicion_0 to green<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  RandomT/posicion_0 (RandomT/posicion_0)
     INV:I->O              1   0.612   0.000  MOD_vga_dibujafiguras/Madd_add0001_addsub0000_lut<0>_INV_0 (MOD_vga_dibujafiguras/Madd_add0001_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<0> (MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<1> (MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<2> (MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<3> (MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<4> (MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<5> (MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<6> (MOD_vga_dibujafiguras/Madd_add0001_addsub0000_cy<6>)
     XORCY:CI->O           5   0.699   0.607  MOD_vga_dibujafiguras/Madd_add0001_addsub0000_xor<7> (MOD_vga_dibujafiguras/Msub__sub0001_cy<7>)
     LUT2:I1->O            1   0.612   0.000  MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_lut<7> (MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_lut<7>)
     MUXCY:S->O            1   0.404   0.000  MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_cy<7> (MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_cy<8> (MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_cy<9> (MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_cy<9>)
     MUXCY:CI->O           2   0.399   0.410  MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_cy<10> (MOD_vga_dibujafiguras/Mcompar_green_cmp_lt0000_cy<10>)
     LUT4:I2->O            2   0.612   0.449  MOD_vga_dibujafiguras/green<2>14 (MOD_vga_dibujafiguras/green<2>14)
     LUT4:I1->O            1   0.612   0.000  MOD_vga_dibujafiguras/green<1>11 (MOD_vga_dibujafiguras/green<1>1)
     MUXF5:I0->O           2   0.278   0.380  MOD_vga_dibujafiguras/green<1>1_f5 (green_0_OBUF)
     OBUF:I->O                 3.169          green_1_OBUF (green<1>)
    ----------------------------------------
    Total                     10.953ns (8.727ns logic, 2.226ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 377 / 11
-------------------------------------------------------------------------
Offset:              12.613ns (Levels of Logic = 8)
  Source:            IMP/Enable7Seg_3 (FF)
  Destination:       Leds7Seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: IMP/Enable7Seg_3 to Leds7Seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.514   0.988  IMP/Enable7Seg_3 (IMP/Enable7Seg_3)
     LUT4:I0->O            5   0.612   0.690  IMP/Leds7Seg<6>31 (IMP/N17)
     LUT3:I0->O            1   0.612   0.509  IMP/Leds7Seg<3>213 (IMP/Leds7Seg<3>213)
     LUT4:I0->O            3   0.612   0.603  IMP/Leds7Seg<3>215_SW0 (N79)
     LUT4:I0->O            1   0.612   0.509  IMP/Leds7Seg<3>215 (IMP/N2)
     LUT3:I0->O            3   0.612   0.481  IMP/Leds7Seg<1>116 (IMP/N5)
     LUT4:I2->O            1   0.612   0.509  IMP/Leds7Seg<6>33 (IMP/Leds7Seg<6>33)
     LUT2:I0->O            1   0.612   0.357  IMP/Leds7Seg<6>1261 (Leds7Seg_6_OBUF)
     OBUF:I->O                 3.169          Leds7Seg_6_OBUF (Leds7Seg<6>)
    ----------------------------------------
    Total                     12.613ns (7.967ns logic, 4.646ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.01 secs
 
--> 

Total memory usage is 248996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    6 (   0 filtered)

