 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 22:48:28 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          735
Number of nets:                          2602
Number of cells:                         1831
Number of combinational cells:           1430
Number of sequential cells:               365
Number of macros/black boxes:               0
Number of buf/inv:                        289
Number of references:                      16

Combinational area:              14408.691748
Buf/Inv area:                     1155.519424
Noncombinational area:            8955.863590
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 23364.555338
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------
SYS_TOP                           23364.5553    100.0     29.4175     0.0000  0.0000  SYS_TOP
ALU_BLOCK                          6989.5981     29.9   1203.7641   440.0858  0.0000  ALU
ALU_BLOCK/add_34                    244.7536      1.0    244.7536     0.0000  0.0000  ALU_DW01_add_0
ALU_BLOCK/div_43                   2679.3459     11.5   2679.3459     0.0000  0.0000  ALU_DW_div_uns_1
ALU_BLOCK/mult_40                  2155.7144      9.2   1914.4909     0.0000  0.0000  ALU_DW02_mult_0
ALU_BLOCK/mult_40/FS_1              241.2235      1.0    241.2235     0.0000  0.0000  ALU_DW01_add_1
ALU_BLOCK/sub_37                    265.9342      1.1    265.9342     0.0000  0.0000  ALU_DW01_sub_0
CLKDIV_MUX_BLOCK                     88.2525      0.4     88.2525     0.0000  0.0000  CLKDIV_MUX
CLK_GATE_BLOCK                       40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
ClkDiv_RX_BLOCK                     637.7714      2.7    456.5596   181.2118  0.0000  ClkDiv_1
ClkDiv_TX_BLOCK                     637.7714      2.7    456.5596   181.2118  0.0000  ClkDiv_0
Data_Sync_BLOCK                     395.3712      1.7     84.7224   310.6488  0.0000  Data_Sync
FIFO_BLOCK                         4053.7315     17.3     12.9437     0.0000  0.0000  FIFO_TOP
FIFO_BLOCK/DF_SYNC_U0               207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_0
FIFO_BLOCK/DF_SYNC_U1               207.0992      0.9      0.0000   207.0992  0.0000  DF_SYNC_1
FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK    2885.2684     12.3   1228.4748  1656.7936  0.0000  FIFO_MEM_CNTRL
FIFO_BLOCK/FIFO_RD_BLOCK            370.6605      1.6    163.5613   207.0992  0.0000  FIFO_RD
FIFO_BLOCK/FIFO_WR_BLOCK            370.6605      1.6    163.5613   207.0992  0.0000  FIFO_WR
PULSE_GEN_BLOCK                      57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN
RST_SYNC_BLOCK_U1                    51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_0
RST_SYNC_BLOCK_U2                    51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_1
SYS_CTRL_BLOCK                      783.6822      3.4    576.5830   207.0992  0.0000  SYS_CTRL
UART_TOP_BLOCK                     3351.2416     14.3      7.0602     0.0000  0.0000  UART_TOP
UART_TOP_BLOCK/UART_RX_BLOCK       2094.5260      9.0      7.0602     0.0000  0.0000  UART_RX
UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK
                                    396.5479      1.7    318.8857    77.6622  0.0000  FSM
UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK
                                    549.5189      2.4    445.9693   103.5496  0.0000  data_sampling
UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK
                                    355.3634      1.5    148.2642   207.0992  0.0000  deserializer
UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK
                                    557.7558      2.4    324.7692   232.9866  0.0000  edge_bit_counter
UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK
                                    147.0875      0.6    111.7865    35.3010  0.0000  parity_check
UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK
                                     48.2447      0.2     12.9437    35.3010  0.0000  stop_check
UART_TOP_BLOCK/UART_RX_BLOCK/strt_check_BLOCK
                                     32.9476      0.1      7.0602    25.8874  0.0000  strt_check
UART_TOP_BLOCK/UART_TX_BLOCK       1249.6554      5.3      7.0602     0.0000  0.0000  UART_TX
UART_TOP_BLOCK/UART_TX_BLOCK/MUX_block
                                     34.1243      0.1     34.1243     0.0000  0.0000  MUX
UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block
                                    168.2681      0.7     90.6059    77.6622  0.0000  fsm
UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block
                                    394.1945      1.7    187.0953   207.0992  0.0000  parityCalc
UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block
                                    646.0083      2.8    283.5847   362.4236  0.0000  serializer
register_BLOCK                     6196.5022     26.5   2606.3906  3590.1117  0.0000  register
--------------------------------  ----------  -------  ----------  ---------  ------  ----------------
Total                                                  14408.6917  8955.8636  0.0000

1
