// Seed: 2744320841
module module_0;
  reg id_1;
  ;
  always_comb id_1 = 1'b0;
  assign module_3.id_3 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wire id_7
);
  assign id_1 = id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout supply0 id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_5 = -1;
  module_0 modCall_1 ();
  assign id_3 = -1 == id_1(1, id_4,);
  logic [7:0][""] id_6;
endmodule
