{"vcs1":{"timestamp_begin":1684326572.304141208, "rt":1.45, "ut":0.41, "st":0.21}}
{"vcselab":{"timestamp_begin":1684326573.847618561, "rt":1.40, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684326575.320747905, "rt":0.53, "ut":0.24, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684326571.637573130}
{"VCS_COMP_START_TIME": 1684326571.637573130}
{"VCS_COMP_END_TIME": 1684326577.492454807}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330644}}
{"stitch_vcselab": {"peak_mem": 211888}}
