/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 488 56 792 232)
	(text "Register_File" (rect 5 0 69 12)(font "Arial" ))
	(text "inst" (rect 8 160 25 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "data_in[(data_width-1)..0]" (rect 0 0 123 12)(font "Arial" ))
		(text "data_in[(data_width-1)..0]" (rect 21 27 144 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 43 35 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "n_rst" (rect 0 0 24 12)(font "Arial" ))
		(text "n_rst" (rect 21 59 45 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "n_wr" (rect 0 0 22 12)(font "Arial" ))
		(text "n_wr" (rect 21 75 43 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "n_rd" (rect 0 0 21 12)(font "Arial" ))
		(text "n_rd" (rect 21 91 42 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "raddr_d[4..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "raddr_d[4..0]" (rect 21 107 83 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "raddr_s1[4..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "raddr_s1[4..0]" (rect 21 123 89 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "raddr_s2[4..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "raddr_s2[4..0]" (rect 21 139 89 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 304 32)
		(output)
		(text "dout_s1[(data_width-1)..0]" (rect 0 0 127 12)(font "Arial" ))
		(text "dout_s1[(data_width-1)..0]" (rect 176 27 303 39)(font "Arial" ))
		(line (pt 304 32)(pt 288 32)(line_width 3))
	)
	(port
		(pt 304 48)
		(output)
		(text "dout_s2[(data_width-1)..0]" (rect 0 0 127 12)(font "Arial" ))
		(text "dout_s2[(data_width-1)..0]" (rect 176 43 303 55)(font "Arial" ))
		(line (pt 304 48)(pt 288 48)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 288 160))
	)
	(annotation_block (parameter)(rect 792 16 984 56))
)
