// Seed: 3907377525
module module_0 (
    output wor  id_0,
    input  wire id_1
);
  assign module_1.id_14 = 0;
  tri id_3;
  assign id_3 = id_3 == -1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input supply0 id_2,
    output uwire id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    output wor id_7,
    output wor id_8,
    input tri id_9,
    output tri id_10,
    input wand id_11,
    input wand id_12,
    output supply1 id_13,
    inout supply0 id_14,
    input wand id_15,
    output wand id_16
);
  module_0 modCall_1 (
      id_0,
      id_11
  );
  wire \id_18 ;
  ;
  assign \id_18 = id_12;
endmodule
