set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_TOOL_VERSION "19.2"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_TOOL_VENDOR_NAME "Intel Corporation"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_TOP_LEVEL_COMPONENT_NAME "altera_avalon_mm_clock_crossing_bridge"
set_global_assignment -library "ddr_board_mm_clock_crossing_bridge_0" -name SOPCINFO_FILE [file join $::quartus(qip_path) "ddr_board_mm_clock_crossing_bridge_0.sopcinfo"]
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name SLD_INFO "QSYS_NAME ddr_board_mm_clock_crossing_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "ddr_board_mm_clock_crossing_bridge_0" -name MISC_FILE [file join $::quartus(qip_path) "ddr_board_mm_clock_crossing_bridge_0.cmp"]
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_TARGETED_DEVICE_FAMILY "Arria 10"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_GENERATED_DEVICE_FAMILY "{Arria 10}"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "ddr_board_mm_clock_crossing_bridge_0" -name MISC_FILE [file join $::quartus(qip_path) "../ddr_board_mm_clock_crossing_bridge_0.ip"]

set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_NAME "ZGRyX2JvYXJkX21tX2Nsb2NrX2Nyb3NzaW5nX2JyaWRnZV8wX2FsdGVyYV9hdmFsb25fbW1fY2xvY2tfY3Jvc3NpbmdfYnJpZGdlXzE5MV9tbHd0ZnBx"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uLU1NIENsb2NrIENyb3NzaW5nIEJyaWRnZSBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_VERSION "MTkuMQ=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_DESCRIPTION "VHJhbnNmZXJzIEF2YWxvbi1NTSBjb21tYW5kcyBhbmQgcmVzcG9uc2VzIGJldHdlZW4gYXN5bmNocm9ub3VzIGNsb2NrIGRvbWFpbnMgdXNpbmcgYXN5bmNocm9ub3VzIEZJRk9zIHRvIGltcGxlbWVudCB0aGUgY2xvY2sgY3Jvc3NpbmcgbG9naWMu"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "REFUQV9XSURUSA==::NTEy::RGF0YSB3aWR0aA=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "U1lNQk9MX1dJRFRI::OA==::U3ltYm9sIHdpZHRo"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "QUREUkVTU19XSURUSA==::MzI=::QWRkcmVzcyB3aWR0aA=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "U1lTSU5GT19BRERSX1dJRFRI::MzI=::U1lTSU5GT19BRERSX1dJRFRI"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "VVNFX0FVVE9fQUREUkVTU19XSURUSA==::MA==::VXNlIGF1dG9tYXRpY2FsbHktZGV0ZXJtaW5lZCBhZGRyZXNzIHdpZHRo"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "QVVUT19BRERSRVNTX1dJRFRI::MzI=::QXV0b21hdGljYWxseS1kZXRlcm1pbmVkIGFkZHJlc3Mgd2lkdGg="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "SERMX0FERFJfV0lEVEg=::MzI=::SERMX0FERFJfV0lEVEg="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "QUREUkVTU19VTklUUw==::U1lNQk9MUw==::QWRkcmVzcyB1bml0cw=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "QlVSU1RDT1VOVF9XSURUSA==::NQ==::QnVyc3Rjb3VudCB3aWR0aA=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "TUFYX0JVUlNUX1NJWkU=::MTY=::TWF4aW11bSBidXJzdCBzaXplICh3b3Jkcyk="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "Q09NTUFORF9GSUZPX0RFUFRI::NjQ=::Q29tbWFuZCBGSUZPIGRlcHRo"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "UkVTUE9OU0VfRklGT19ERVBUSA==::NjQ=::UmVzcG9uc2UgRklGTyBkZXB0aA=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "TUFTVEVSX1NZTkNfREVQVEg=::Mg==::TWFzdGVyIGNsb2NrIGRvbWFpbiBzeW5jaHJvbml6ZXIgZGVwdGg="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_PARAMETER "U0xBVkVfU1lOQ19ERVBUSA==::Mg==::U2xhdmUgY2xvY2sgZG9tYWluIHN5bmNocm9uaXplciBkZXB0aA=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL01lbW9yeSBNYXBwZWQ="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvcXRzL3FzeXNfaW50ZXJjb25uZWN0LnBkZg=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL213aDE0MDk5NjAxODE2NDEvbXdoMTQwOTk1OTI2NzEwNQ=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL2hjbzE0MTY4MzYxNDU1NTUvaGNvMTQxNjgzNjY1MzIyMQ=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_NAME "ZGRyX2JvYXJkX21tX2Nsb2NrX2Nyb3NzaW5nX2JyaWRnZV8w"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MA==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::QXJyaWEgMTA=::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::MTBBWDExNU4yRjQwRTJMRw==::QXV0byBERVZJQ0U="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::Mg==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19NMF9DTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19NMF9DTEtfQ0xPQ0tfRE9NQUlO::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19NMF9DTEtfUkVTRVRfRE9NQUlO::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19TMF9DTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19TMF9DTEtfQ0xPQ0tfRE9NQUlO::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19TMF9DTEtfUkVTRVRfRE9NQUlO::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0" -library "ddr_board_mm_clock_crossing_bridge_0" -name IP_COMPONENT_PARAMETER "QVVUT19NMF9BRERSRVNTX1dJRFRI::LTE=::QXV0byBBRERSRVNTX1dJRFRI"


set_global_assignment -library "altera_avalon_mm_clock_crossing_bridge_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_mm_clock_crossing_bridge_191/synth/ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq.v"]
set_global_assignment -library "altera_avalon_mm_clock_crossing_bridge_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.v"]
set_global_assignment -library "altera_avalon_mm_clock_crossing_bridge_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_mm_clock_crossing_bridge_191/synth/altera_dcfifo_synchronizer_bundle.v"]
set_global_assignment -library "altera_avalon_mm_clock_crossing_bridge_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_mm_clock_crossing_bridge_191/synth/altera_std_synchronizer_nocut.v"]
set_instance_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "altera_avalon_mm_clock_crossing_bridge_191/synth/altera_avalon_dc_fifo.sdc"] -no_sdc_promotion  -no_auto_inst_discovery 
set_global_assignment -library "ddr_board_mm_clock_crossing_bridge_0" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/ddr_board_mm_clock_crossing_bridge_0.v"]


set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_TOOL_NAME "altera_avalon_mm_clock_crossing_bridge"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_TOOL_VERSION "19.1"
set_global_assignment -entity "ddr_board_mm_clock_crossing_bridge_0_altera_avalon_mm_clock_crossing_bridge_191_mlwtfpq" -library "altera_avalon_mm_clock_crossing_bridge_191" -name IP_TOOL_ENV "QsysPrimePro"

