# begin LFP file E:\labsolutions\VHDL\lab2\uart_clock.lfp
designfile uart_clock.vhd
parttype xc3s500e-4-pq208
bus_delimiter 8;
set_busdelim_onsave 1;
