/*
 * Copyright 2014 Emilio LÃ³pez <emilio@elopez.com.ar>
 * Copyright 2014 Jon Smirl <jonsmirl@gmail.com>
 *
 * Based on the Allwinner SDK driver, released under the GPL.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/delay.h>
#include <linux/slab.h>
#include <linux/of.h>
#include <linux/of_platform.h>
#include <linux/of_address.h>
#include <linux/clk.h>
#include <linux/regmap.h>

#include <sound/core.h>
#include <sound/pcm.h>
#include <sound/pcm_params.h>
#include <sound/soc.h>
#include <sound/initval.h>
#include <sound/dmaengine_pcm.h>

#include "sunxi-i2s.h"

void sunxi_snd_txctrl_i2s(struct sunxi_priv *priv, struct snd_pcm_substream *substream, int on)
{
	u32 reg_val;

	regmap_update_bits(priv->regmap, SUNXI_TXCHSEL, 0x7 << SUNXI_TXCHSEL_CHNUM, 
				(substream->runtime->channels - 1) << SUNXI_TXCHSEL_CHNUM);

	regmap_raw_read(priv->regmap, SUNXI_TXCHMAP, &reg_val, sizeof(reg_val));
	reg_val = 0;
	if (priv->revision == SUN4I) {
		if(substream->runtime->channels == 1) {
			reg_val = 0x76543200;
		} else {
			reg_val = 0x76543210;
		}
	} else {
		if(substream->runtime->channels == 1) {
			reg_val = 0x00000000;
		} else {
			reg_val = 0x00000010;
		}
	}
	regmap_write(priv->regmap, SUNXI_TXCHMAP, reg_val);

	regmap_read(priv->regmap, SUNXI_IISCTL, &reg_val);
	if (priv->revision == SUN4I) {
		reg_val &= ~SUNXI_IISCTL_SDO3EN;
		reg_val &= ~SUNXI_IISCTL_SDO2EN;
		reg_val &= ~SUNXI_IISCTL_SDO1EN;
		reg_val &= ~SUNXI_IISCTL_SDO0EN;
		switch(substream->runtime->channels) {
			case 1:
			case 2:
				reg_val |= SUNXI_IISCTL_SDO0EN;
				break;
			case 3:
			case 4:
				reg_val |= SUNXI_IISCTL_SDO0EN;
				reg_val |= SUNXI_IISCTL_SDO1EN;
				break;
			case 5:
			case 6:
				reg_val |= SUNXI_IISCTL_SDO0EN;
				reg_val |= SUNXI_IISCTL_SDO1EN;
				reg_val |= SUNXI_IISCTL_SDO2EN;
				break;
			case 7:
			case 8:
				reg_val |= SUNXI_IISCTL_SDO0EN;
				reg_val |= SUNXI_IISCTL_SDO1EN;
				reg_val |= SUNXI_IISCTL_SDO2EN;
				reg_val |= SUNXI_IISCTL_SDO3EN;
				break;
			default:
				reg_val |= SUNXI_IISCTL_SDO0EN;
		}
	} else {
		reg_val |= SUNXI_IISCTL_SDO0EN;
	}
	regmap_write(priv->regmap, SUNXI_IISCTL, reg_val);

	//flush TX FIFO
	regmap_update_bits(priv->regmap, SUNXI_IISFCTL, 1 << SUNXI_IISFCTL_FTX, 1 << SUNXI_IISFCTL_FTX);

	//clear TX counter
	regmap_write(priv->regmap, SUNXI_IISTXCNT, 0);

	if (on) {
		/* IIS TX ENABLE */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_TXEN, 1 << SUNXI_IISCTL_TXEN);

		/* enable DMA DRQ mode for play */
		regmap_update_bits(priv->regmap, SUNXI_IISINT, 1 << SUNXI_IISINT_TXDRQEN, 1 << SUNXI_IISINT_TXDRQEN);

		//Global Enable Digital Audio Interface
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_GEN, 1 << SUNXI_IISCTL_GEN);

	} else {
		/* IIS TX DISABLE */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_TXEN, 0 << SUNXI_IISCTL_TXEN);

		/* DISBALE dma DRQ mode */
		regmap_update_bits(priv->regmap, SUNXI_IISINT, 1 << SUNXI_IISINT_TXDRQEN, 0 << SUNXI_IISINT_TXDRQEN);

		//Global disable Digital Audio Interface
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_GEN, 0 << SUNXI_IISCTL_GEN);
	}
}

void sunxi_snd_rxctrl_i2s(struct sunxi_priv *priv, int on)
{
	//flush RX FIFO
	regmap_update_bits(priv->regmap, SUNXI_IISFCTL, 1 << SUNXI_IISFCTL_FRX, 1 << SUNXI_IISFCTL_FRX);

	//clear RX counter
	regmap_write(priv->regmap, SUNXI_IISRXCNT, 0);

	if (on) {
		/* IIS RX ENABLE */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_RXEN, 1 << SUNXI_IISCTL_RXEN);

		/* enable DMA DRQ mode for record */
		regmap_update_bits(priv->regmap, SUNXI_IISINT, 1 << SUNXI_IISINT_RXDRQEN, 1 << SUNXI_IISINT_RXDRQEN);

		//Global Enable Digital Audio Interface
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_GEN, 1 << SUNXI_IISCTL_GEN);

	} else {
		/* IIS RX DISABLE */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_RXEN, 0 << SUNXI_IISCTL_RXEN);

		/* DISBALE dma DRQ mode */
		regmap_update_bits(priv->regmap, SUNXI_IISINT, 1 << SUNXI_IISINT_RXDRQEN, 0 << SUNXI_IISINT_RXDRQEN);

		//Global disable Digital Audio Interface
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_GEN, 0 << SUNXI_IISCTL_GEN);
	}
}

static inline int sunxi_snd_is_clkmaster(struct sunxi_priv *priv)
{
	u32 reg_val;

	regmap_read(priv->regmap, SUNXI_IISCTL, &reg_val);
	return ((reg_val & SUNXI_IISCTL_MS) ? 0 : 1);
}

static int sunxi_i2s_set_fmt(struct snd_soc_dai *cpu_dai, unsigned int fmt)
{
	struct sunxi_priv *priv = snd_soc_dai_get_drvdata(cpu_dai);
	u32 reg_val;

	//SDO ON
	if (priv->revision == SUN4I) {
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 
			SUNXI_IISCTL_SDO0EN | SUNXI_IISCTL_SDO1EN | SUNXI_IISCTL_SDO2EN | SUNXI_IISCTL_SDO3EN,
			SUNXI_IISCTL_SDO0EN | SUNXI_IISCTL_SDO1EN | SUNXI_IISCTL_SDO2EN | SUNXI_IISCTL_SDO3EN);
	} else {
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, SUNXI_IISCTL_SDO0EN, SUNXI_IISCTL_SDO0EN);
	}


	/* master or slave selection */
	switch(fmt & SND_SOC_DAIFMT_MASTER_MASK){
	case SND_SOC_DAIFMT_CBM_CFM:   /* codec clk & frm master */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_MS, 1 << SUNXI_IISCTL_MS);
		break;
	case SND_SOC_DAIFMT_CBS_CFS:   /* codec clk & frm slave */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_MS, 0 << SUNXI_IISCTL_MS);
		break;
	default:
		return -EINVAL;
	}

	/* pcm or i2s mode selection */
	switch(fmt & SND_SOC_DAIFMT_FORMAT_MASK){
	case SND_SOC_DAIFMT_I2S:        /* I2S mode */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_PCM, 0 << SUNXI_IISCTL_PCM);
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, SUNXI_IISFAT0_FMT_RVD, SUNXI_IISFAT0_FMT_I2S);
		break;
	case SND_SOC_DAIFMT_RIGHT_J:    /* Right Justified mode */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_PCM, 0 << SUNXI_IISCTL_PCM);
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, SUNXI_IISFAT0_FMT_RVD, SUNXI_IISFAT0_FMT_RGT);
		break;
	case SND_SOC_DAIFMT_LEFT_J:     /* Left Justified mode */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_PCM, 0 << SUNXI_IISCTL_PCM);
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, SUNXI_IISFAT0_FMT_RVD, SUNXI_IISFAT0_FMT_LFT);
		break;
	case SND_SOC_DAIFMT_DSP_A:      /* L data msb after FRM LRC */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_PCM, 1 << SUNXI_IISCTL_PCM);
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_LRCP, 1 << SUNXI_IISFAT0_LRCP);
		break;
	case SND_SOC_DAIFMT_DSP_B:      /* L data msb during FRM LRC */
		regmap_update_bits(priv->regmap, SUNXI_IISCTL, 1 << SUNXI_IISCTL_PCM, 1 << SUNXI_IISCTL_PCM);
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_LRCP, 1 << SUNXI_IISFAT0_LRCP);
		break;
	default:
		return -EINVAL;
	}

	/* DAI signal inversions */
	switch(fmt & SND_SOC_DAIFMT_INV_MASK){
	case SND_SOC_DAIFMT_NB_NF:     /* normal bit clock + frame */
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_LRCP, 0 << SUNXI_IISFAT0_LRCP);
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_BCP, 0 << SUNXI_IISFAT0_BCP);
		break;
	case SND_SOC_DAIFMT_NB_IF:     /* normal bclk + inv frm */
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_LRCP, 1 << SUNXI_IISFAT0_LRCP);
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_BCP, 0 << SUNXI_IISFAT0_BCP);
		break;
	case SND_SOC_DAIFMT_IB_NF:     /* invert bclk + nor frm */
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_LRCP, 0 << SUNXI_IISFAT0_LRCP);
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_BCP, 1 << SUNXI_IISFAT0_BCP);
		break;
	case SND_SOC_DAIFMT_IB_IF:     /* invert bclk + frm */
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_LRCP, 1 << SUNXI_IISFAT0_LRCP);
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, 1 << SUNXI_IISFAT0_BCP, 1 << SUNXI_IISFAT0_BCP);
		break;
	}

	/* word select size */
	if(priv->ws_size == 16)
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, SUNXI_IISFAT0_WSS_32BCLK, SUNXI_IISFAT0_WSS_16BCLK);
	else if(priv->ws_size == 20)
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, SUNXI_IISFAT0_WSS_32BCLK, SUNXI_IISFAT0_WSS_20BCLK);
	else if(priv->ws_size == 24)
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, SUNXI_IISFAT0_WSS_32BCLK, SUNXI_IISFAT0_WSS_24BCLK);
	else
		regmap_update_bits(priv->regmap, SUNXI_IISFAT0, SUNXI_IISFAT0_WSS_32BCLK, SUNXI_IISFAT0_WSS_32BCLK);

	/* PCM REGISTER setup */
	reg_val = priv->pcm_txtype & 0x3;
	reg_val |= priv->pcm_rxtype << 2;

	if(!priv->pcm_sync_type)
		reg_val |= SUNXI_IISFAT1_SSYNC;							//short sync
	if(priv->pcm_sw == 16)
		reg_val |= SUNXI_IISFAT1_SW;

	reg_val |=((priv->pcm_start_slot - 1)&0x3)<<6;		//start slot index

	reg_val |= priv->pcm_lsb_first<<9;			//MSB or LSB first

	if(priv->pcm_sync_period == 256)
		reg_val |= 0x4 << 12;
	else if (priv->pcm_sync_period == 128)
		reg_val |= 0x3 << 12;
	else if (priv->pcm_sync_period == 64)
		reg_val |= 0x2 << 12;
	else if (priv->pcm_sync_period == 32)
		reg_val |= 0x1 << 12;
	regmap_write(priv->regmap, SUNXI_IISFAT1, reg_val);

	/* set FIFO control register */
	reg_val = 0 & 0x3;
	reg_val |= (1 & 0x1) << 2;
	reg_val |= SUNXI_IISFCTL_RXTL(0xf);				//RX FIFO trigger level
	reg_val |= SUNXI_IISFCTL_TXTL(0x40);				//TX FIFO empty trigger level
	regmap_write(priv->regmap, SUNXI_IISFCTL, reg_val);
	return 0;
}

static int sunxi_i2s_hw_params(struct snd_pcm_substream *substream, 
		struct snd_pcm_hw_params *params, struct snd_soc_dai *cpu_dai)
{
	return 0;
}

static int sunxi_i2s_trigger(struct snd_pcm_substream *substream,
                              int cmd, struct snd_soc_dai *cpu_dai)
{
	struct sunxi_priv *priv = snd_soc_dai_get_drvdata(cpu_dai);
	int ret = 0;

	switch (cmd) {
		case SNDRV_PCM_TRIGGER_START:
		case SNDRV_PCM_TRIGGER_RESUME:
		case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
			if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) {
				sunxi_snd_rxctrl_i2s(priv, 1);
			} else {
				sunxi_snd_txctrl_i2s(priv, substream, 1);
			}
			break;
		case SNDRV_PCM_TRIGGER_STOP:
		case SNDRV_PCM_TRIGGER_SUSPEND:
		case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
			if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) {
				sunxi_snd_rxctrl_i2s(priv, 0);
			} else {
				sunxi_snd_txctrl_i2s(priv, substream, 0);
			}
			break;
		default:
			ret = -EINVAL;
			break;
	}

	return ret;
}

//freq:   1: 22.5792MHz   0: 24.576MHz
static int sunxi_i2s_set_sysclk(struct snd_soc_dai *cpu_dai, int clk_id, unsigned int freq, int dir)
{
	struct sunxi_priv *priv = snd_soc_dai_get_drvdata(cpu_dai);

	if (!freq) {
		clk_set_rate(priv->clk_pll2, 24576000);
	} else {
		clk_set_rate(priv->clk_pll2, 22579200);
	}

	return 0;
}

static int sunxi_i2s_set_clkdiv(struct snd_soc_dai *cpu_dai, int div_id, int div)
{
	struct sunxi_priv *priv = snd_soc_dai_get_drvdata(cpu_dai);
	u32 reg;

	switch (div_id) {
	case SUNXI_DIV_MCLK:
		if(div <= 8)
			div  = (div >>1);
		else if(div  == 12)
			div  = 0x5;
		else if(div  == 16)
			div  = 0x6;
		else if(div == 24)
			div = 0x7;
		else if(div == 32)
			div = 0x8;
		else if(div == 48)
			div = 0x9;
		else if(div == 64)
			div = 0xa;
		regmap_update_bits(priv->regmap, SUNXI_IISCLKD, SUNXI_IISCLKD_MCLK_MASK, div << SUNXI_IISCLKD_MCLK_OFFS);
		break;
	case SUNXI_DIV_BCLK:
		if(div <= 8)
			div = (div>>1) - 1;
		else if(div == 12)
			div = 0x4;
		else if(div == 16)
			div = 0x5;
		else if(div == 32)
			div = 0x6;
		else if(div == 64)
			div = 0x7;
		regmap_update_bits(priv->regmap, SUNXI_IISCLKD, SUNXI_IISCLKD_BCLK_MASK, div << SUNXI_IISCLKD_BCLK_OFFS);
		break;
	default:
		return -EINVAL;
	}

	//diable MCLK output when high samplerate
	regmap_read(priv->regmap, SUNXI_IISCLKD, &reg);
	if (!(reg & 0xF)) {
		regmap_update_bits(priv->regmap, SUNXI_IISCLKD, SUNXI_IISCLKD_MCLKOEN, 0);
	} else {
		regmap_update_bits(priv->regmap, SUNXI_IISCLKD, SUNXI_IISCLKD_MCLKOEN, SUNXI_IISCLKD_MCLKOEN);
	}
	return 0;
}

static int sunxi_i2s_dai_probe(struct snd_soc_dai *cpu_dai)
{
	struct sunxi_priv *priv = snd_soc_dai_get_drvdata(cpu_dai);

	snd_soc_dai_init_dma_data(cpu_dai, &priv->playback_dma_data, &priv->capture_dma_data);

	return 0;
}

static int sunxi_i2s_dai_remove(struct snd_soc_dai *cpu_dai)
{
	return 0;
}

static void iisregsave(void)
{
	/*regsave[0] = readl(priv->regs + SUNXI_IISCTL);
	regsave[1] = readl(priv->regs + SUNXI_IISFAT0);
	regsave[2] = readl(priv->regs + SUNXI_IISFAT1);
	regsave[3] = readl(priv->regs + SUNXI_IISFCTL) | (0x3<<24);
	regsave[4] = readl(priv->regs + SUNXI_IISINT);
	regsave[5] = readl(priv->regs + SUNXI_IISCLKD);
	regsave[6] = readl(priv->regs + SUNXI_TXCHSEL);
	regsave[7] = readl(priv->regs + SUNXI_TXCHMAP);*/
}

static void iisregrestore(void)
{
	/*writel(regsave[0], priv->regs + SUNXI_IISCTL);
	writel(regsave[1], priv->regs + SUNXI_IISFAT0);
	writel(regsave[2], priv->regs + SUNXI_IISFAT1);
	writel(regsave[3], priv->regs + SUNXI_IISFCTL);
	writel(regsave[4], priv->regs + SUNXI_IISINT);
	writel(regsave[5], priv->regs + SUNXI_IISCLKD);
	writel(regsave[6], priv->regs + SUNXI_TXCHSEL);
	writel(regsave[7], priv->regs + SUNXI_TXCHMAP);*/
}

static int sunxi_i2s_suspend(struct snd_soc_dai *cpu_dai)
{
	struct sunxi_priv *priv = snd_soc_dai_get_drvdata(cpu_dai);

	printk("[IIS]Entered %s\n", __func__);

	//Global Enable Digital Audio Interface
	regmap_update_bits(priv->regmap, SUNXI_IISCTL, SUNXI_IISCTL_GEN, 0);

	iisregsave();

	//release the module clock
	clk_disable(priv->clk_module);

	clk_disable(priv->clk_apb);

	//printk("[IIS]PLL2 0x01c20008 = %#x\n", *(volatile int*)0xF1C20008);
	printk("[IIS]SPECIAL CLK 0x01c20068 = %#x, line= %d\n", *(volatile int*)0xF1C20068, __LINE__);
	printk("[IIS]SPECIAL CLK 0x01c200B8 = %#x, line = %d\n", *(volatile int*)0xF1C200B8, __LINE__);

	return 0;
}
static int sunxi_i2s_resume(struct snd_soc_dai *cpu_dai)
{
	struct sunxi_priv *priv = snd_soc_dai_get_drvdata(cpu_dai);

	printk("[IIS]Entered %s\n", __func__);

	//release the module clock
	clk_enable(priv->clk_apb);

	//release the module clock
	clk_enable(priv->clk_module);

	iisregrestore();

	//Global Enable Digital Audio Interface
	regmap_update_bits(priv->regmap, SUNXI_IISCTL, SUNXI_IISCTL_GEN, SUNXI_IISCTL_GEN);

	//printk("[IIS]PLL2 0x01c20008 = %#x\n", *(volatile int*)0xF1C20008);
	printk("[IIS]SPECIAL CLK 0x01c20068 = %#x, line= %d\n", *(volatile int*)0xF1C20068, __LINE__);
	printk("[IIS]SPECIAL CLK 0x01c200B8 = %#x, line = %d\n", *(volatile int*)0xF1C200B8, __LINE__);

	return 0;
}

#define SUNXI_I2S_RATES (SNDRV_PCM_RATE_8000_192000 | SNDRV_PCM_RATE_KNOT)
static struct snd_soc_dai_ops sunxi_i2s_dai_ops = {
	.trigger 	= sunxi_i2s_trigger,
	.hw_params 	= sunxi_i2s_hw_params,
	.set_fmt 	= sunxi_i2s_set_fmt,
	.set_clkdiv = sunxi_i2s_set_clkdiv,
	.set_sysclk = sunxi_i2s_set_sysclk,
};

static struct snd_soc_dai_driver sunxi_i2s_dai = {
	.probe 		= sunxi_i2s_dai_probe,
	.suspend 	= sunxi_i2s_suspend,
	.resume 	= sunxi_i2s_resume,
	.remove 	= sunxi_i2s_dai_remove,
	.playback 	= {
		.channels_min = 1,
		.channels_max = 2,
		.rates = SUNXI_I2S_RATES,
		.formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S24_LE,
	},
	.capture 	= {
		.channels_min = 1,
		.channels_max = 2,
		.rates = SUNXI_I2S_RATES,
		.formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S24_LE,
	},
	.symmetric_rates = 1,
	.ops 		= &sunxi_i2s_dai_ops,
};

static const struct snd_soc_component_driver sunxi_i2s_component = {
	.name = "sunxi-i2s",
};

static const struct regmap_config sunxi_i2s_regmap_config = {
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,
	.max_register = SUNXI_RXCHMAP,
};

static const struct of_device_id sunxi_i2s_of_match[] = {
	{ .compatible = "allwinner,sun4i-a10-iis", .data = (void *)SUN4I},
	{ .compatible = "allwinner,sun5i-a13-iis", .data = (void *)SUN5I},
	{ .compatible = "allwinner,sun7i-a20-iis", .data = (void *)SUN7I},
	{}
};
MODULE_DEVICE_TABLE(of, sunxi_i2s_of_match);

static int sunxi_i2s_probe(struct platform_device *pdev)
{
	struct device_node *np = pdev->dev.of_node;
	const struct of_device_id *of_id;
	struct device *dev = &pdev->dev;
	struct sunxi_priv *priv;
	struct resource *res;
	void __iomem *base;
	int ret;

	if (!of_device_is_available(np))
		return -ENODEV;

	of_id = of_match_device(sunxi_i2s_of_match, dev);
	if (!of_id)
		return -EINVAL;

	priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	priv->revision = (enum sunxi_soc_family)of_id->data;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	base = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(base))
		return PTR_ERR(base);

	priv->regmap = devm_regmap_init_mmio(&pdev->dev, base,
					     &sunxi_i2s_regmap_config);
	if (IS_ERR(priv->regmap))
		return PTR_ERR(priv->regmap);

	/* Get the clocks from the DT */
	priv->clk_apb = devm_clk_get(dev, "apb");
	if (IS_ERR(priv->clk_apb)) {
		dev_err(dev, "failed to get apb clock\n");
		return PTR_ERR(priv->clk_apb);
	}
	priv->clk_pll2 = devm_clk_get(dev, "pll2");
	if (IS_ERR(priv->clk_pll2)) {
		dev_err(dev, "failed to get pll2 clock\n");
		return PTR_ERR(priv->clk_pll2);
	}
	priv->clk_module = devm_clk_get(dev, "iis");
	if (IS_ERR(priv->clk_module)) {
		dev_err(dev, "failed to get iis clock\n");
		return PTR_ERR(priv->clk_module);
	}

	/* Enable PLL2 on a basic rate */
	ret = clk_set_rate(priv->clk_pll2, 24576000);
	if (ret) {
		dev_err(dev, "failed to set i2s base clock rate\n");
		return ret;
	}
	if (clk_prepare_enable(priv->clk_pll2)) {
		dev_err(dev, "failed to enable pll2 clock\n");
		return -EINVAL;
	}

	/* Enable the bus clock */
	if (clk_prepare_enable(priv->clk_apb)) {
		dev_err(dev, "failed to enable apb clock\n");
		clk_disable_unprepare(priv->clk_pll2);
		return -EINVAL;
	}

	/* DMA configuration for TX FIFO */
	priv->playback_dma_data.addr = res->start + SUNXI_IISTXFIFO;
	priv->playback_dma_data.maxburst = 4;
	priv->playback_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_2_BYTES;

	/* DMA configuration for RX FIFO */
	priv->capture_dma_data.addr = res->start + SUNXI_IISRXFIFO;
	priv->capture_dma_data.maxburst = 4;
	priv->capture_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_2_BYTES;

	dev_set_drvdata(&pdev->dev, priv);

	ret = devm_snd_soc_register_component(&pdev->dev, &sunxi_i2s_component, &sunxi_i2s_dai, 1);
	if (ret)
		goto err_clk_disable;

	ret = devm_snd_dmaengine_pcm_register(&pdev->dev, NULL, 0);
	if (ret)
		goto err_clk_disable;

	return 0;

err_clk_disable:
	clk_disable_unprepare(priv->clk_apb);
	clk_disable_unprepare(priv->clk_pll2);
	return ret;
}

static int sunxi_i2s_remove(struct platform_device *pdev)
{
	struct sunxi_priv *priv = platform_get_drvdata(pdev);

	clk_disable_unprepare(priv->clk_apb);
	clk_disable_unprepare(priv->clk_pll2);

	return 0;
}

static struct platform_driver sunxi_i2s_driver = {
	.driver = {
		.name = "sunxi-i2s",
		.owner = THIS_MODULE,
		.of_match_table = sunxi_i2s_of_match,
	},
	.probe = sunxi_i2s_probe,
	.remove = sunxi_i2s_remove,
};
module_platform_driver(sunxi_i2s_driver);

MODULE_DESCRIPTION("sunxi i2s ASoC driver");
MODULE_AUTHOR("Jon Smirl <jonsmirl@gmail.com>");
MODULE_LICENSE("GPL");
