// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "08/02/2022 23:31:29"

// 
// Device: Altera EP4CGX30CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	CLK,
	reset,
	resetclk,
	cs,
	wr_rd,
	ADDR,
	Data_BUS_WRITE,
	Data_BUS_READ,
	WriteBack);
input 	CLK;
input 	reset;
input 	resetclk;
output 	cs;
output 	wr_rd;
output 	[15:0] ADDR;
output 	[31:0] Data_BUS_WRITE;
input 	[31:0] Data_BUS_READ;
output 	[31:0] WriteBack;

// Design Ports Information
// cs	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_rd	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[7]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[8]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[9]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[10]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[11]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[12]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[13]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[14]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[15]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[16]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[17]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[18]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[19]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[20]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[21]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[22]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[23]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[24]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[25]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[26]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[27]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[28]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[29]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[30]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[31]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[0]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[1]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[7]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[8]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[9]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[10]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[11]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[12]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[13]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[14]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[15]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[16]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[17]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[18]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[19]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[20]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[21]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[22]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[23]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[24]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[25]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[26]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[27]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[28]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[29]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[30]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[31]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[3]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[5]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[6]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[9]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[10]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[11]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[13]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[14]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[15]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[16]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[17]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[18]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[19]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[20]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[21]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[22]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[23]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[24]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[25]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[26]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[27]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[28]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[29]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[30]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[31]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetclk	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Data_BUS_READ[0]~input_o ;
wire \Data_BUS_READ[1]~input_o ;
wire \Data_BUS_READ[2]~input_o ;
wire \Data_BUS_READ[3]~input_o ;
wire \Data_BUS_READ[4]~input_o ;
wire \Data_BUS_READ[5]~input_o ;
wire \Data_BUS_READ[6]~input_o ;
wire \Data_BUS_READ[7]~input_o ;
wire \Data_BUS_READ[8]~input_o ;
wire \Data_BUS_READ[9]~input_o ;
wire \Data_BUS_READ[10]~input_o ;
wire \Data_BUS_READ[11]~input_o ;
wire \Data_BUS_READ[12]~input_o ;
wire \Data_BUS_READ[13]~input_o ;
wire \Data_BUS_READ[14]~input_o ;
wire \Data_BUS_READ[15]~input_o ;
wire \Data_BUS_READ[16]~input_o ;
wire \Data_BUS_READ[17]~input_o ;
wire \Data_BUS_READ[18]~input_o ;
wire \Data_BUS_READ[19]~input_o ;
wire \Data_BUS_READ[20]~input_o ;
wire \Data_BUS_READ[21]~input_o ;
wire \Data_BUS_READ[22]~input_o ;
wire \Data_BUS_READ[23]~input_o ;
wire \Data_BUS_READ[24]~input_o ;
wire \Data_BUS_READ[25]~input_o ;
wire \Data_BUS_READ[26]~input_o ;
wire \Data_BUS_READ[27]~input_o ;
wire \Data_BUS_READ[28]~input_o ;
wire \Data_BUS_READ[29]~input_o ;
wire \Data_BUS_READ[30]~input_o ;
wire \Data_BUS_READ[31]~input_o ;
wire \~ALTERA_NCEO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO~~ibuf_o ;
wire \~ALTERA_ASDO~~padout ;
wire \~ALTERA_NCSO~~ibuf_o ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_NCEO~~obuf_o ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \resetclk~input_o ;
wire \CLK~input_o ;
wire \PLLGenerator|altpll_component|auto_generated|wire_pll1_fbout ;
wire CLK_SYS;
wire \CLK_SYS~clkctrl_outclk ;
wire \pc_MIPS|reg_pc[0]~27_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \pc_MIPS|reg_pc[1]~9_combout ;
wire \pc_MIPS|reg_pc[1]~10 ;
wire \pc_MIPS|reg_pc[2]~11_combout ;
wire \pc_MIPS|reg_pc[2]~12 ;
wire \pc_MIPS|reg_pc[3]~13_combout ;
wire \pc_MIPS|reg_pc[3]~14 ;
wire \pc_MIPS|reg_pc[4]~15_combout ;
wire \pc_MIPS|reg_pc[4]~16 ;
wire \pc_MIPS|reg_pc[5]~17_combout ;
wire \pc_MIPS|reg_pc[5]~18 ;
wire \pc_MIPS|reg_pc[6]~19_combout ;
wire \pc_MIPS|reg_pc[6]~20 ;
wire \pc_MIPS|reg_pc[7]~21_combout ;
wire \pc_MIPS|reg_pc[7]~22 ;
wire \pc_MIPS|reg_pc[8]~23_combout ;
wire \pc_MIPS|reg_pc[8]~24 ;
wire \pc_MIPS|reg_pc[9]~25_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a1 ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a2 ;
wire \control_MIPS|output_control[4]~13_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a4 ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a5 ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a27 ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a30 ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a29 ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a31 ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a28 ;
wire \control_MIPS|output_control[0]~0_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a26 ;
wire \control_MIPS|output_control[3]~12_combout ;
wire \control_MIPS|output_control[4]~14_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control_MIPS|output_control[5]~15_combout ;
wire \control_MIPS|output_control[5]~16_combout ;
wire \register_D_1|saida[22]~0_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a10 ;
wire \control_MIPS|Decoder1~0_combout ;
wire CLK_MUL;
wire \CLK_MUL~clkctrl_outclk ;
wire \control_MIPS|WideOr2~0_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a23 ;
wire \control_MIPS|output_control[19]~7_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a22 ;
wire \control_MIPS|output_control[18]~10_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \control_MIPS|output_control[17]~9_combout ;
wire \control_MIPS|alu_control~0_combout ;
wire \control_MIPS|output_control[3]~17_combout ;
wire \control_MIPS|output_control[0]~6_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a18 ;
wire \control_MIPS|output_control[14]~4_combout ;
wire \control_MIPS|output_control[22]~18_combout ;
wire \control_MIPS|output_control[22]~19_combout ;
wire \register_CTRL_3|saida[22]~feeder_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a20 ;
wire \register_CTRL_1|saida[7]~0_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a15 ;
wire \control_MIPS|Selector0~0_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a19 ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a14 ;
wire \control_MIPS|Selector1~0_combout ;
wire \register_CTRL_3|saida[10]~feeder_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a16 ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a11 ;
wire \control_MIPS|Selector4~0_combout ;
wire \registerfile_MIPS|t1[11]~0_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a17 ;
wire \control_MIPS|Selector3~0_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a13 ;
wire \control_MIPS|Selector2~0_combout ;
wire \registerfile_MIPS|t3[1]~0_combout ;
wire \control_MIPS|output_control[12]~2_combout ;
wire \control_MIPS|output_control[13]~1_combout ;
wire \registerfile_MIPS|t2[5]~0_combout ;
wire \registerfile_MIPS|t2[5]~1_combout ;
wire \registerfile_MIPS|t0[11]~0_combout ;
wire \registerfile_MIPS|Mux61~2_combout ;
wire \registerfile_MIPS|t1[11]~1_combout ;
wire \registerfile_MIPS|Mux61~3_combout ;
wire \registerfile_MIPS|s5[28]~0_combout ;
wire \registerfile_MIPS|s3[17]~0_combout ;
wire \registerfile_MIPS|s1[26]~0_combout ;
wire \registerfile_MIPS|s6[26]~0_combout ;
wire \registerfile_MIPS|s0[18]~1_combout ;
wire \registerfile_MIPS|s2[26]~0_combout ;
wire \registerfile_MIPS|Mux61~4_combout ;
wire \registerfile_MIPS|Mux61~5_combout ;
wire \control_MIPS|output_control[15]~3_combout ;
wire \registerfile_MIPS|Mux61~6_combout ;
wire \registerfile_MIPS|s5[28]~1_combout ;
wire \registerfile_MIPS|Mux61~0_combout ;
wire \registerfile_MIPS|s7[7]~0_combout ;
wire \registerfile_MIPS|s6[26]~1_combout ;
wire \registerfile_MIPS|Mux61~1_combout ;
wire \registerfile_MIPS|t7[26]~0_combout ;
wire \registerfile_MIPS|t6[22]~0_combout ;
wire \registerfile_MIPS|t5[14]~0_combout ;
wire \registerfile_MIPS|t4[9]~0_combout ;
wire \registerfile_MIPS|Mux61~7_combout ;
wire \registerfile_MIPS|Mux61~8_combout ;
wire \registerfile_MIPS|Mux61~9_combout ;
wire \control_MIPS|output_control[16]~5_combout ;
wire \alu_MIPS|Add0~9_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a24 ;
wire \control_MIPS|output_control[20]~8_combout ;
wire \registerfile_MIPS|s0~2_combout ;
wire \registerfile_MIPS|Mux30~7_combout ;
wire \registerfile_MIPS|t7[1]~feeder_combout ;
wire \registerfile_MIPS|Mux30~8_combout ;
wire \registerfile_MIPS|Mux30~4_combout ;
wire \registerfile_MIPS|s4[19]~0_combout ;
wire \registerfile_MIPS|Mux30~5_combout ;
wire \registerfile_MIPS|Mux30~2_combout ;
wire \registerfile_MIPS|Mux30~3_combout ;
wire \registerfile_MIPS|Mux30~6_combout ;
wire \registerfile_MIPS|Mux30~0_combout ;
wire \registerfile_MIPS|Mux30~1_combout ;
wire \registerfile_MIPS|Mux30~9_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a25 ;
wire \control_MIPS|output_control[21]~11_combout ;
wire \registerfile_MIPS|Mux30~10_combout ;
wire \mux_Execute_1|out[1]~2_combout ;
wire \register_D_1|saida[22]~1_combout ;
wire \register_CTRL_3|saida[0]~feeder_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a6 ;
wire \multiplicador|COUNT0|n[0]~6_combout ;
wire \multiplicador|COUNT0|n[2]~12 ;
wire \multiplicador|COUNT0|n[3]~13_combout ;
wire \~GND~combout ;
wire \multiplicador|COUNT0|n[4]~16 ;
wire \multiplicador|COUNT0|n[5]~17_combout ;
wire \multiplicador|COUNT0|n[1]~8_combout ;
wire \multiplicador|COUNT0|n[3]~14 ;
wire \multiplicador|COUNT0|n[4]~15_combout ;
wire \multiplicador|CON0|state~11_combout ;
wire \multiplicador|CON0|state.S3~q ;
wire \multiplicador|CON0|Selector0~0_combout ;
wire \multiplicador|CON0|state.S0~q ;
wire \multiplicador|CON0|Load~0_combout ;
wire \multiplicador|COUNT0|n[0]~7 ;
wire \multiplicador|COUNT0|n[1]~9_combout ;
wire \multiplicador|COUNT0|n[1]~10 ;
wire \multiplicador|COUNT0|n[2]~11_combout ;
wire \multiplicador|COUNT0|Equal0~0_combout ;
wire \multiplicador|CON0|Selector1~0_combout ;
wire \multiplicador|CON0|Selector1~1_combout ;
wire \multiplicador|CON0|state.S1~q ;
wire \multiplicador|CON0|state.S2~feeder_combout ;
wire \multiplicador|CON0|state.S2~q ;
wire \registerfile_MIPS|s0~11_combout ;
wire \registerfile_MIPS|Mux21~7_combout ;
wire \registerfile_MIPS|Mux21~8_combout ;
wire \registerfile_MIPS|Mux21~0_combout ;
wire \registerfile_MIPS|Mux21~1_combout ;
wire \registerfile_MIPS|Mux21~2_combout ;
wire \registerfile_MIPS|Mux21~3_combout ;
wire \registerfile_MIPS|Mux21~4_combout ;
wire \registerfile_MIPS|Mux21~5_combout ;
wire \registerfile_MIPS|Mux21~6_combout ;
wire \registerfile_MIPS|Mux21~9_combout ;
wire \registerfile_MIPS|Mux21~10_combout ;
wire \register_B_1|saida[13]~feeder_combout ;
wire \registerfile_MIPS|s0~14_combout ;
wire \registerfile_MIPS|Mux50~7_combout ;
wire \registerfile_MIPS|Mux50~8_combout ;
wire \registerfile_MIPS|Mux50~4_combout ;
wire \registerfile_MIPS|Mux50~5_combout ;
wire \registerfile_MIPS|Mux50~2_combout ;
wire \registerfile_MIPS|Mux50~3_combout ;
wire \registerfile_MIPS|Mux50~6_combout ;
wire \registerfile_MIPS|Mux50~0_combout ;
wire \registerfile_MIPS|Mux50~1_combout ;
wire \registerfile_MIPS|Mux50~9_combout ;
wire \alu_MIPS|Add0~41_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a9 ;
wire \alu_MIPS|Add0~2_combout ;
wire \registerfile_MIPS|s0~10_combout ;
wire \registerfile_MIPS|Mux22~7_combout ;
wire \registerfile_MIPS|Mux22~8_combout ;
wire \registerfile_MIPS|Mux22~2_combout ;
wire \registerfile_MIPS|Mux22~3_combout ;
wire \registerfile_MIPS|Mux22~4_combout ;
wire \registerfile_MIPS|Mux22~5_combout ;
wire \registerfile_MIPS|Mux22~6_combout ;
wire \registerfile_MIPS|Mux22~0_combout ;
wire \registerfile_MIPS|Mux22~1_combout ;
wire \registerfile_MIPS|Mux22~9_combout ;
wire \registerfile_MIPS|Mux22~10_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a8 ;
wire \registerfile_MIPS|Mux55~0_combout ;
wire \registerfile_MIPS|Mux55~1_combout ;
wire \registerfile_MIPS|Mux55~2_combout ;
wire \registerfile_MIPS|Mux55~3_combout ;
wire \registerfile_MIPS|Mux55~4_combout ;
wire \registerfile_MIPS|Mux55~5_combout ;
wire \registerfile_MIPS|Mux55~6_combout ;
wire \registerfile_MIPS|Mux55~7_combout ;
wire \registerfile_MIPS|Mux55~8_combout ;
wire \registerfile_MIPS|Mux55~9_combout ;
wire \alu_MIPS|Add0~3_combout ;
wire \register_B_2|saida[1]~feeder_combout ;
wire \registerfile_MIPS|s0~5_combout ;
wire \registerfile_MIPS|Mux59~7_combout ;
wire \registerfile_MIPS|Mux59~8_combout ;
wire \registerfile_MIPS|Mux59~4_combout ;
wire \registerfile_MIPS|Mux59~5_combout ;
wire \registerfile_MIPS|Mux59~2_combout ;
wire \registerfile_MIPS|Mux59~3_combout ;
wire \registerfile_MIPS|Mux59~6_combout ;
wire \registerfile_MIPS|Mux59~0_combout ;
wire \registerfile_MIPS|Mux59~1_combout ;
wire \registerfile_MIPS|Mux59~9_combout ;
wire \register_B_1|saida[7]~feeder_combout ;
wire \registerfile_MIPS|s0~8_combout ;
wire \registerfile_MIPS|Mux56~4_combout ;
wire \registerfile_MIPS|Mux56~5_combout ;
wire \registerfile_MIPS|Mux56~2_combout ;
wire \registerfile_MIPS|Mux56~3_combout ;
wire \registerfile_MIPS|Mux56~6_combout ;
wire \registerfile_MIPS|Mux56~0_combout ;
wire \registerfile_MIPS|Mux56~1_combout ;
wire \registerfile_MIPS|Mux56~7_combout ;
wire \registerfile_MIPS|Mux56~8_combout ;
wire \registerfile_MIPS|Mux56~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \register_B_1|saida[7]~7_combout ;
wire \registerfile_MIPS|Mux24~7_combout ;
wire \registerfile_MIPS|Mux24~8_combout ;
wire \registerfile_MIPS|Mux24~4_combout ;
wire \registerfile_MIPS|Mux24~5_combout ;
wire \registerfile_MIPS|Mux24~2_combout ;
wire \registerfile_MIPS|Mux24~3_combout ;
wire \registerfile_MIPS|Mux24~6_combout ;
wire \registerfile_MIPS|Mux24~0_combout ;
wire \registerfile_MIPS|Mux24~1_combout ;
wire \registerfile_MIPS|Mux24~9_combout ;
wire \registerfile_MIPS|Mux24~10_combout ;
wire \im|instructionInt_rtl_0|auto_generated|ram_block1a7 ;
wire \alu_MIPS|Add0~4_combout ;
wire \alu_MIPS|Add0~5_combout ;
wire \registerfile_MIPS|s0~7_combout ;
wire \registerfile_MIPS|Mux25~7_combout ;
wire \registerfile_MIPS|Mux25~8_combout ;
wire \registerfile_MIPS|Mux25~4_combout ;
wire \registerfile_MIPS|Mux25~5_combout ;
wire \registerfile_MIPS|Mux25~2_combout ;
wire \registerfile_MIPS|Mux25~3_combout ;
wire \registerfile_MIPS|Mux25~6_combout ;
wire \registerfile_MIPS|Mux25~0_combout ;
wire \registerfile_MIPS|Mux25~1_combout ;
wire \registerfile_MIPS|Mux25~9_combout ;
wire \registerfile_MIPS|Mux25~10_combout ;
wire \alu_MIPS|Add0~6_combout ;
wire \registerfile_MIPS|s0~6_combout ;
wire \registerfile_MIPS|Mux26~7_combout ;
wire \registerfile_MIPS|Mux26~8_combout ;
wire \registerfile_MIPS|Mux26~0_combout ;
wire \registerfile_MIPS|Mux26~1_combout ;
wire \registerfile_MIPS|Mux26~4_combout ;
wire \registerfile_MIPS|Mux26~5_combout ;
wire \registerfile_MIPS|Mux26~2_combout ;
wire \registerfile_MIPS|Mux26~3_combout ;
wire \registerfile_MIPS|Mux26~6_combout ;
wire \registerfile_MIPS|Mux26~9_combout ;
wire \registerfile_MIPS|Mux26~10_combout ;
wire \alu_MIPS|Add0~7_combout ;
wire \registerfile_MIPS|s0~4_combout ;
wire \registerfile_MIPS|Mux28~0_combout ;
wire \registerfile_MIPS|Mux28~1_combout ;
wire \registerfile_MIPS|t7[3]~feeder_combout ;
wire \registerfile_MIPS|Mux28~7_combout ;
wire \registerfile_MIPS|Mux28~8_combout ;
wire \registerfile_MIPS|Mux28~4_combout ;
wire \registerfile_MIPS|Mux28~5_combout ;
wire \registerfile_MIPS|Mux28~2_combout ;
wire \registerfile_MIPS|Mux28~3_combout ;
wire \registerfile_MIPS|Mux28~6_combout ;
wire \registerfile_MIPS|Mux28~9_combout ;
wire \registerfile_MIPS|Mux28~10_combout ;
wire \alu_MIPS|Add0~19 ;
wire \alu_MIPS|Add0~21 ;
wire \alu_MIPS|Add0~23 ;
wire \alu_MIPS|Add0~25 ;
wire \alu_MIPS|Add0~27 ;
wire \alu_MIPS|Add0~29 ;
wire \alu_MIPS|Add0~31 ;
wire \alu_MIPS|Add0~32_combout ;
wire \mux_Execute_2|out[9]~18_combout ;
wire \mux_Execute_2|out[9]~19_combout ;
wire \mux_Execute_2|out[9]~20_combout ;
wire \datamemory_MIPS|Add0~0_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a8 ;
wire \register_B_1|saida[8]~8_combout ;
wire \registerfile_MIPS|s0~9_combout ;
wire \registerfile_MIPS|Mux23~4_combout ;
wire \registerfile_MIPS|Mux23~5_combout ;
wire \registerfile_MIPS|Mux23~2_combout ;
wire \registerfile_MIPS|Mux23~3_combout ;
wire \registerfile_MIPS|Mux23~6_combout ;
wire \registerfile_MIPS|Mux23~0_combout ;
wire \registerfile_MIPS|Mux23~1_combout ;
wire \registerfile_MIPS|Mux23~7_combout ;
wire \registerfile_MIPS|Mux23~8_combout ;
wire \registerfile_MIPS|Mux23~9_combout ;
wire \registerfile_MIPS|Mux23~10_combout ;
wire \alu_MIPS|Add0~30_combout ;
wire \mux_Execute_2|out[8]~21_combout ;
wire \mux_Execute_1|out[8]~1_combout ;
wire \mux_Execute_2|out[8]~22_combout ;
wire \output_register_D_1[8]~_wirecell_combout ;
wire \alu_MIPS|Add0~44_combout ;
wire \registerfile_MIPS|s0~15_combout ;
wire \registerfile_MIPS|Mux17~7_combout ;
wire \registerfile_MIPS|Mux17~8_combout ;
wire \registerfile_MIPS|Mux17~0_combout ;
wire \registerfile_MIPS|Mux17~1_combout ;
wire \registerfile_MIPS|Mux17~4_combout ;
wire \registerfile_MIPS|Mux17~5_combout ;
wire \registerfile_MIPS|Mux17~2_combout ;
wire \registerfile_MIPS|Mux17~3_combout ;
wire \registerfile_MIPS|Mux17~6_combout ;
wire \registerfile_MIPS|Mux17~9_combout ;
wire \registerfile_MIPS|Mux17~10_combout ;
wire \alu_MIPS|Add0~43 ;
wire \alu_MIPS|Add0~45_combout ;
wire \mux_Execute_2|out[14]~51_combout ;
wire \mux_Execute_2|out[14]~52_combout ;
wire \multiplicador|ACC0|Saidas~17_combout ;
wire \multiplicador|ADD0|Soma[0]~1 ;
wire \multiplicador|ADD0|Soma[1]~3 ;
wire \multiplicador|ADD0|Soma[2]~5 ;
wire \multiplicador|ADD0|Soma[3]~7 ;
wire \multiplicador|ADD0|Soma[4]~8_combout ;
wire \multiplicador|ADD0|Soma[4]~9 ;
wire \multiplicador|ADD0|Soma[5]~11 ;
wire \multiplicador|ADD0|Soma[6]~13 ;
wire \multiplicador|ADD0|Soma[7]~15 ;
wire \multiplicador|ADD0|Soma[8]~17 ;
wire \multiplicador|ADD0|Soma[9]~19 ;
wire \multiplicador|ADD0|Soma[10]~20_combout ;
wire \multiplicador|ADD0|Soma[10]~21 ;
wire \multiplicador|ADD0|Soma[11]~22_combout ;
wire \multiplicador|ADD0|Soma[11]~23 ;
wire \multiplicador|ADD0|Soma[12]~24_combout ;
wire \multiplicador|ADD0|Soma[12]~25 ;
wire \multiplicador|ADD0|Soma[13]~26_combout ;
wire \mux_Execute_1|out[15]~7_combout ;
wire \registerfile_MIPS|s0~16_combout ;
wire \registerfile_MIPS|Mux16~7_combout ;
wire \registerfile_MIPS|Mux16~8_combout ;
wire \registerfile_MIPS|Mux16~0_combout ;
wire \registerfile_MIPS|Mux16~1_combout ;
wire \registerfile_MIPS|Mux16~2_combout ;
wire \registerfile_MIPS|Mux16~3_combout ;
wire \registerfile_MIPS|Mux16~4_combout ;
wire \registerfile_MIPS|Mux16~5_combout ;
wire \registerfile_MIPS|Mux16~6_combout ;
wire \registerfile_MIPS|Mux16~9_combout ;
wire \registerfile_MIPS|Mux16~10_combout ;
wire \alu_MIPS|Add0~47_combout ;
wire \alu_MIPS|Add0~46 ;
wire \alu_MIPS|Add0~48_combout ;
wire \mux_Execute_2|out[15]~54_combout ;
wire \mux_Execute_2|out[15]~55_combout ;
wire \mux_Execute_1|out[17]~8_combout ;
wire \registerfile_MIPS|s0~18_combout ;
wire \registerfile_MIPS|Mux14~7_combout ;
wire \registerfile_MIPS|Mux14~8_combout ;
wire \registerfile_MIPS|Mux14~4_combout ;
wire \registerfile_MIPS|Mux14~5_combout ;
wire \registerfile_MIPS|Mux14~2_combout ;
wire \registerfile_MIPS|Mux14~3_combout ;
wire \registerfile_MIPS|Mux14~6_combout ;
wire \registerfile_MIPS|Mux14~0_combout ;
wire \registerfile_MIPS|Mux14~1_combout ;
wire \registerfile_MIPS|Mux14~9_combout ;
wire \registerfile_MIPS|Mux14~10_combout ;
wire \alu_MIPS|Add0~53_combout ;
wire \alu_MIPS|Add0~50_combout ;
wire \registerfile_MIPS|s0~17_combout ;
wire \registerfile_MIPS|Mux15~0_combout ;
wire \registerfile_MIPS|Mux15~1_combout ;
wire \registerfile_MIPS|Mux15~7_combout ;
wire \registerfile_MIPS|Mux15~8_combout ;
wire \registerfile_MIPS|Mux15~4_combout ;
wire \registerfile_MIPS|Mux15~5_combout ;
wire \registerfile_MIPS|Mux15~2_combout ;
wire \registerfile_MIPS|Mux15~3_combout ;
wire \registerfile_MIPS|Mux15~6_combout ;
wire \registerfile_MIPS|Mux15~9_combout ;
wire \registerfile_MIPS|Mux15~10_combout ;
wire \alu_MIPS|Add0~49 ;
wire \alu_MIPS|Add0~52 ;
wire \alu_MIPS|Add0~54_combout ;
wire \mux_Execute_2|out[17]~58_combout ;
wire \mux_Execute_2|out[17]~59_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a17 ;
wire \register_B_1|saida[17]~17_combout ;
wire \register_B_1|saida[17]~feeder_combout ;
wire \registerfile_MIPS|Mux46~7_combout ;
wire \registerfile_MIPS|Mux46~8_combout ;
wire \registerfile_MIPS|Mux46~0_combout ;
wire \registerfile_MIPS|Mux46~1_combout ;
wire \registerfile_MIPS|Mux46~4_combout ;
wire \registerfile_MIPS|Mux46~5_combout ;
wire \registerfile_MIPS|Mux46~2_combout ;
wire \registerfile_MIPS|Mux46~3_combout ;
wire \registerfile_MIPS|Mux46~6_combout ;
wire \registerfile_MIPS|Mux46~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a16 ;
wire \alu_MIPS|Add0~51_combout ;
wire \mux_Execute_2|out[16]~57_combout ;
wire \mux_Execute_2|out[16]~56_combout ;
wire \mux_Execute_2|out[16]~88_combout ;
wire \register_B_1|saida[16]~16_combout ;
wire \registerfile_MIPS|Mux47~7_combout ;
wire \registerfile_MIPS|Mux47~8_combout ;
wire \registerfile_MIPS|Mux47~2_combout ;
wire \registerfile_MIPS|Mux47~3_combout ;
wire \registerfile_MIPS|Mux47~4_combout ;
wire \registerfile_MIPS|Mux47~5_combout ;
wire \registerfile_MIPS|Mux47~6_combout ;
wire \registerfile_MIPS|Mux47~0_combout ;
wire \registerfile_MIPS|Mux47~1_combout ;
wire \registerfile_MIPS|Mux47~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a15 ;
wire \register_B_1|saida[15]~15_combout ;
wire \registerfile_MIPS|Mux48~2_combout ;
wire \registerfile_MIPS|Mux48~3_combout ;
wire \registerfile_MIPS|Mux48~4_combout ;
wire \registerfile_MIPS|Mux48~5_combout ;
wire \registerfile_MIPS|Mux48~6_combout ;
wire \registerfile_MIPS|Mux48~0_combout ;
wire \registerfile_MIPS|Mux48~1_combout ;
wire \registerfile_MIPS|Mux48~7_combout ;
wire \registerfile_MIPS|Mux48~8_combout ;
wire \registerfile_MIPS|Mux48~9_combout ;
wire \multiplicador|ADD0|Soma[13]~27 ;
wire \multiplicador|ADD0|Soma[14]~29 ;
wire \multiplicador|ADD0|Soma[15]~31 ;
wire \multiplicador|ADD0|Soma[16]~32_combout ;
wire \multiplicador|ACC0|Saidas~36_combout ;
wire \multiplicador|ADD0|Soma[15]~30_combout ;
wire \multiplicador|ACC0|Saidas~35_combout ;
wire \multiplicador|ACC0|Saidas[18]~19_combout ;
wire \multiplicador|ACC0|Saidas[18]~20_combout ;
wire \multiplicador|ADD0|Soma[14]~28_combout ;
wire \multiplicador|ACC0|Saidas~34_combout ;
wire \multiplicador|ACC0|Saidas~33_combout ;
wire \multiplicador|ACC0|Saidas~32_combout ;
wire \multiplicador|ACC0|Saidas~31_combout ;
wire \multiplicador|ACC0|Saidas~30_combout ;
wire \multiplicador|ADD0|Soma[9]~18_combout ;
wire \multiplicador|ACC0|Saidas~29_combout ;
wire \multiplicador|ADD0|Soma[8]~16_combout ;
wire \multiplicador|ACC0|Saidas~28_combout ;
wire \multiplicador|ADD0|Soma[7]~14_combout ;
wire \multiplicador|ACC0|Saidas~27_combout ;
wire \multiplicador|ADD0|Soma[6]~12_combout ;
wire \multiplicador|ACC0|Saidas~26_combout ;
wire \multiplicador|ADD0|Soma[5]~10_combout ;
wire \multiplicador|ACC0|Saidas~25_combout ;
wire \multiplicador|ACC0|Saidas~24_combout ;
wire \multiplicador|ADD0|Soma[3]~6_combout ;
wire \multiplicador|ACC0|Saidas~23_combout ;
wire \multiplicador|ADD0|Soma[2]~4_combout ;
wire \multiplicador|ACC0|Saidas~22_combout ;
wire \multiplicador|ADD0|Soma[1]~2_combout ;
wire \multiplicador|ACC0|Saidas~21_combout ;
wire \multiplicador|ADD0|Soma[0]~0_combout ;
wire \multiplicador|ACC0|Saidas~18_combout ;
wire \multiplicador|ACC0|Saidas~16_combout ;
wire \multiplicador|ACC0|Saidas[7]~1_combout ;
wire \multiplicador|ACC0|Saidas~15_combout ;
wire \mux_Execute_2|out[14]~53_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a14 ;
wire \register_B_1|saida[14]~14_combout ;
wire \registerfile_MIPS|Mux49~0_combout ;
wire \registerfile_MIPS|Mux49~1_combout ;
wire \registerfile_MIPS|Mux49~2_combout ;
wire \registerfile_MIPS|Mux49~3_combout ;
wire \registerfile_MIPS|Mux49~4_combout ;
wire \registerfile_MIPS|Mux49~5_combout ;
wire \registerfile_MIPS|Mux49~6_combout ;
wire \registerfile_MIPS|Mux49~7_combout ;
wire \registerfile_MIPS|Mux49~8_combout ;
wire \registerfile_MIPS|Mux49~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \mux_Execute_1|out[11]~0_combout ;
wire \registerfile_MIPS|s0~12_combout ;
wire \registerfile_MIPS|Mux20~7_combout ;
wire \registerfile_MIPS|Mux20~8_combout ;
wire \registerfile_MIPS|Mux20~0_combout ;
wire \registerfile_MIPS|Mux20~1_combout ;
wire \registerfile_MIPS|Mux20~4_combout ;
wire \registerfile_MIPS|Mux20~5_combout ;
wire \registerfile_MIPS|Mux20~2_combout ;
wire \registerfile_MIPS|Mux20~3_combout ;
wire \registerfile_MIPS|Mux20~6_combout ;
wire \registerfile_MIPS|Mux20~9_combout ;
wire \registerfile_MIPS|Mux20~10_combout ;
wire \alu_MIPS|Add0~0_combout ;
wire \alu_MIPS|Add0~1_combout ;
wire \alu_MIPS|Add0~33 ;
wire \alu_MIPS|Add0~35 ;
wire \alu_MIPS|Add0~36_combout ;
wire \mux_Execute_2|out[11]~16_combout ;
wire \mux_Execute_2|out[11]~17_combout ;
wire \register_D_2|saida[11]~feeder_combout ;
wire \register_B_1|saida[11]~11_combout ;
wire \register_B_1|saida[11]~feeder_combout ;
wire \registerfile_MIPS|Mux52~2_combout ;
wire \registerfile_MIPS|Mux52~3_combout ;
wire \registerfile_MIPS|Mux52~4_combout ;
wire \registerfile_MIPS|Mux52~5_combout ;
wire \registerfile_MIPS|Mux52~6_combout ;
wire \registerfile_MIPS|Mux52~7_combout ;
wire \registerfile_MIPS|Mux52~8_combout ;
wire \registerfile_MIPS|Mux52~0_combout ;
wire \registerfile_MIPS|Mux52~1_combout ;
wire \registerfile_MIPS|Mux52~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a12 ;
wire \registerfile_MIPS|s0~13_combout ;
wire \registerfile_MIPS|Mux19~7_combout ;
wire \registerfile_MIPS|Mux19~8_combout ;
wire \registerfile_MIPS|Mux19~0_combout ;
wire \registerfile_MIPS|Mux19~1_combout ;
wire \registerfile_MIPS|Mux19~4_combout ;
wire \registerfile_MIPS|Mux19~5_combout ;
wire \registerfile_MIPS|Mux19~2_combout ;
wire \registerfile_MIPS|Mux19~3_combout ;
wire \registerfile_MIPS|Mux19~6_combout ;
wire \registerfile_MIPS|Mux19~9_combout ;
wire \registerfile_MIPS|Mux19~10_combout ;
wire \alu_MIPS|Add0~37 ;
wire \alu_MIPS|Add0~39_combout ;
wire \mux_Execute_2|out[12]~46_combout ;
wire \mux_Execute_2|out[12]~47_combout ;
wire \mux_Execute_2|out[12]~48_combout ;
wire \register_B_1|saida[12]~12_combout ;
wire \register_B_1|saida[12]~feeder_combout ;
wire \registerfile_MIPS|Mux51~4_combout ;
wire \registerfile_MIPS|Mux51~5_combout ;
wire \registerfile_MIPS|Mux51~2_combout ;
wire \registerfile_MIPS|Mux51~3_combout ;
wire \registerfile_MIPS|Mux51~6_combout ;
wire \registerfile_MIPS|Mux51~0_combout ;
wire \registerfile_MIPS|Mux51~1_combout ;
wire \registerfile_MIPS|Mux51~7_combout ;
wire \registerfile_MIPS|Mux51~8_combout ;
wire \registerfile_MIPS|Mux51~9_combout ;
wire \alu_MIPS|Add0~38_combout ;
wire \alu_MIPS|Add0~40 ;
wire \alu_MIPS|Add0~42_combout ;
wire \mux_Execute_2|out[13]~49_combout ;
wire \mux_Execute_1|out[13]~6_combout ;
wire \mux_Execute_2|out[13]~50_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a13 ;
wire \register_B_1|saida[13]~13_combout ;
wire \registerfile_MIPS|Mux18~7_combout ;
wire \registerfile_MIPS|Mux18~8_combout ;
wire \registerfile_MIPS|Mux18~2_combout ;
wire \registerfile_MIPS|Mux18~3_combout ;
wire \registerfile_MIPS|Mux18~4_combout ;
wire \registerfile_MIPS|Mux18~5_combout ;
wire \registerfile_MIPS|Mux18~6_combout ;
wire \registerfile_MIPS|Mux18~0_combout ;
wire \registerfile_MIPS|Mux18~1_combout ;
wire \registerfile_MIPS|Mux18~9_combout ;
wire \registerfile_MIPS|Mux18~10_combout ;
wire \multiplicador|ACC0|Saidas~14_combout ;
wire \multiplicador|ACC0|Saidas~13_combout ;
wire \multiplicador|ACC0|Saidas~0_combout ;
wire \multiplicador|ACC0|Saidas~4_combout ;
wire \multiplicador|ACC0|Saidas~2_combout ;
wire \multiplicador|ACC0|Saidas~3_combout ;
wire \multiplicador|ACC0|Saidas~12_combout ;
wire \alu_MIPS|Add0~28_combout ;
wire \mux_Execute_2|out[7]~44_combout ;
wire \mux_Execute_1|out[7]~5_combout ;
wire \mux_Execute_2|out[7]~45_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \register_B_1|saida[6]~6_combout ;
wire \register_B_1|saida[6]~feeder_combout ;
wire \registerfile_MIPS|Mux57~0_combout ;
wire \registerfile_MIPS|Mux57~1_combout ;
wire \registerfile_MIPS|Mux57~7_combout ;
wire \registerfile_MIPS|Mux57~8_combout ;
wire \registerfile_MIPS|Mux57~4_combout ;
wire \registerfile_MIPS|Mux57~5_combout ;
wire \registerfile_MIPS|Mux57~2_combout ;
wire \registerfile_MIPS|Mux57~3_combout ;
wire \registerfile_MIPS|Mux57~6_combout ;
wire \registerfile_MIPS|Mux57~9_combout ;
wire \mux_Execute_2|out[6]~41_combout ;
wire \mux_Execute_2|out[6]~42_combout ;
wire \multiplicador|ACC0|Saidas~11_combout ;
wire \alu_MIPS|Add0~26_combout ;
wire \mux_Execute_2|out[6]~43_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \register_B_1|saida[5]~5_combout ;
wire \registerfile_MIPS|Mux58~2_combout ;
wire \registerfile_MIPS|Mux58~3_combout ;
wire \registerfile_MIPS|Mux58~4_combout ;
wire \registerfile_MIPS|Mux58~5_combout ;
wire \registerfile_MIPS|Mux58~6_combout ;
wire \registerfile_MIPS|Mux58~0_combout ;
wire \registerfile_MIPS|Mux58~1_combout ;
wire \registerfile_MIPS|Mux58~7_combout ;
wire \registerfile_MIPS|Mux58~8_combout ;
wire \registerfile_MIPS|Mux58~9_combout ;
wire \mux_Execute_1|out[5]~4_combout ;
wire \alu_MIPS|Add0~24_combout ;
wire \multiplicador|ACC0|Saidas~10_combout ;
wire \mux_Execute_2|out[5]~39_combout ;
wire \mux_Execute_2|out[5]~40_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \register_B_1|saida[4]~4_combout ;
wire \registerfile_MIPS|Mux27~4_combout ;
wire \registerfile_MIPS|Mux27~5_combout ;
wire \registerfile_MIPS|Mux27~2_combout ;
wire \registerfile_MIPS|Mux27~3_combout ;
wire \registerfile_MIPS|Mux27~6_combout ;
wire \registerfile_MIPS|Mux27~0_combout ;
wire \registerfile_MIPS|Mux27~1_combout ;
wire \registerfile_MIPS|Mux27~7_combout ;
wire \registerfile_MIPS|Mux27~8_combout ;
wire \registerfile_MIPS|Mux27~9_combout ;
wire \registerfile_MIPS|Mux27~10_combout ;
wire \mux_Execute_2|out[4]~36_combout ;
wire \mux_Execute_2|out[4]~37_combout ;
wire \multiplicador|ACC0|Saidas~9_combout ;
wire \alu_MIPS|Add0~22_combout ;
wire \mux_Execute_2|out[4]~38_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \register_B_1|saida[3]~3_combout ;
wire \register_B_1|saida[3]~feeder_combout ;
wire \registerfile_MIPS|Mux60~4_combout ;
wire \registerfile_MIPS|Mux60~5_combout ;
wire \registerfile_MIPS|Mux60~2_combout ;
wire \registerfile_MIPS|Mux60~3_combout ;
wire \registerfile_MIPS|Mux60~6_combout ;
wire \registerfile_MIPS|Mux60~7_combout ;
wire \registerfile_MIPS|Mux60~8_combout ;
wire \registerfile_MIPS|Mux60~0_combout ;
wire \registerfile_MIPS|Mux60~1_combout ;
wire \registerfile_MIPS|Mux60~9_combout ;
wire \alu_MIPS|Add0~8_combout ;
wire \alu_MIPS|Add0~20_combout ;
wire \multiplicador|ACC0|Saidas~8_combout ;
wire \mux_Execute_2|out[3]~34_combout ;
wire \mux_Execute_1|out[3]~3_combout ;
wire \mux_Execute_2|out[3]~35_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \register_B_1|saida[0]~0_combout ;
wire \register_B_1|saida[0]~feeder_combout ;
wire \registerfile_MIPS|s0~0_combout ;
wire \registerfile_MIPS|Mux63~7_combout ;
wire \registerfile_MIPS|Mux63~8_combout ;
wire \registerfile_MIPS|Mux63~0_combout ;
wire \registerfile_MIPS|Mux63~1_combout ;
wire \registerfile_MIPS|Mux63~2_combout ;
wire \registerfile_MIPS|Mux63~3_combout ;
wire \registerfile_MIPS|Mux63~4_combout ;
wire \registerfile_MIPS|Mux63~5_combout ;
wire \registerfile_MIPS|Mux63~6_combout ;
wire \registerfile_MIPS|Mux63~9_combout ;
wire \alu_MIPS|Add0~11_combout ;
wire \registerfile_MIPS|Mux31~7_combout ;
wire \registerfile_MIPS|Mux31~8_combout ;
wire \registerfile_MIPS|Mux31~4_combout ;
wire \registerfile_MIPS|Mux31~5_combout ;
wire \registerfile_MIPS|Mux31~2_combout ;
wire \registerfile_MIPS|Mux31~3_combout ;
wire \registerfile_MIPS|Mux31~6_combout ;
wire \registerfile_MIPS|Mux31~0_combout ;
wire \registerfile_MIPS|Mux31~1_combout ;
wire \registerfile_MIPS|Mux31~9_combout ;
wire \registerfile_MIPS|Mux31~10_combout ;
wire \alu_MIPS|Add0~13_cout ;
wire \alu_MIPS|Add0~15 ;
wire \alu_MIPS|Add0~16_combout ;
wire \mux_Execute_2|out[1]~29_combout ;
wire \mux_Execute_2|out[1]~30_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \register_B_1|saida[1]~1_combout ;
wire \register_B_1|saida[1]~feeder_combout ;
wire \registerfile_MIPS|Mux62~7_combout ;
wire \registerfile_MIPS|Mux62~8_combout ;
wire \registerfile_MIPS|Mux62~0_combout ;
wire \registerfile_MIPS|Mux62~1_combout ;
wire \registerfile_MIPS|Mux62~4_combout ;
wire \registerfile_MIPS|Mux62~5_combout ;
wire \registerfile_MIPS|Mux62~2_combout ;
wire \registerfile_MIPS|Mux62~3_combout ;
wire \registerfile_MIPS|Mux62~6_combout ;
wire \registerfile_MIPS|Mux62~9_combout ;
wire \alu_MIPS|Add0~10_combout ;
wire \alu_MIPS|Add0~17 ;
wire \alu_MIPS|Add0~18_combout ;
wire \mux_Execute_2|out[2]~31_combout ;
wire \mux_Execute_2|out[2]~32_combout ;
wire \mux_Execute_2|out[2]~33_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \register_B_1|saida[2]~2_combout ;
wire \registerfile_MIPS|s0~3_combout ;
wire \registerfile_MIPS|Mux29~0_combout ;
wire \registerfile_MIPS|Mux29~1_combout ;
wire \registerfile_MIPS|Mux29~7_combout ;
wire \registerfile_MIPS|Mux29~8_combout ;
wire \registerfile_MIPS|Mux29~4_combout ;
wire \registerfile_MIPS|Mux29~5_combout ;
wire \registerfile_MIPS|Mux29~2_combout ;
wire \registerfile_MIPS|Mux29~3_combout ;
wire \registerfile_MIPS|Mux29~6_combout ;
wire \registerfile_MIPS|Mux29~9_combout ;
wire \registerfile_MIPS|Mux29~10_combout ;
wire \multiplicador|ACC0|Saidas~7_combout ;
wire \multiplicador|ACC0|Saidas~6_combout ;
wire \multiplicador|ACC0|Saidas~5_combout ;
wire \mux_Execute_2|out[0]~26_combout ;
wire \mux_Execute_2|out[0]~27_combout ;
wire \alu_MIPS|Add0~14_combout ;
wire \mux_Execute_2|out[0]~28_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \register_B_1|saida[9]~9_combout ;
wire \register_B_1|saida[9]~feeder_combout ;
wire \registerfile_MIPS|Mux54~0_combout ;
wire \registerfile_MIPS|Mux54~1_combout ;
wire \registerfile_MIPS|Mux54~7_combout ;
wire \registerfile_MIPS|Mux54~8_combout ;
wire \registerfile_MIPS|Mux54~2_combout ;
wire \registerfile_MIPS|Mux54~3_combout ;
wire \registerfile_MIPS|Mux54~4_combout ;
wire \registerfile_MIPS|Mux54~5_combout ;
wire \registerfile_MIPS|Mux54~6_combout ;
wire \registerfile_MIPS|Mux54~9_combout ;
wire \register_B_2|saida[9]~feeder_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a10 ;
wire \register_B_1|saida[10]~10_combout ;
wire \register_B_1|saida[10]~feeder_combout ;
wire \registerfile_MIPS|Mux53~2_combout ;
wire \registerfile_MIPS|Mux53~3_combout ;
wire \registerfile_MIPS|Mux53~4_combout ;
wire \registerfile_MIPS|Mux53~5_combout ;
wire \registerfile_MIPS|Mux53~6_combout ;
wire \registerfile_MIPS|Mux53~0_combout ;
wire \registerfile_MIPS|Mux53~1_combout ;
wire \registerfile_MIPS|Mux53~7_combout ;
wire \registerfile_MIPS|Mux53~8_combout ;
wire \registerfile_MIPS|Mux53~9_combout ;
wire \mux_Execute_2|out[10]~23_combout ;
wire \mux_Execute_2|out[10]~24_combout ;
wire \alu_MIPS|Add0~34_combout ;
wire \mux_Execute_2|out[10]~25_combout ;
wire \ADDRDecoding_MIPS|saida~0_combout ;
wire \registerfile_MIPS|s0~19_combout ;
wire \registerfile_MIPS|t7[18]~feeder_combout ;
wire \registerfile_MIPS|Mux13~7_combout ;
wire \registerfile_MIPS|Mux13~8_combout ;
wire \registerfile_MIPS|Mux13~2_combout ;
wire \registerfile_MIPS|Mux13~3_combout ;
wire \registerfile_MIPS|Mux13~4_combout ;
wire \registerfile_MIPS|Mux13~5_combout ;
wire \registerfile_MIPS|Mux13~6_combout ;
wire \registerfile_MIPS|Mux13~0_combout ;
wire \registerfile_MIPS|Mux13~1_combout ;
wire \registerfile_MIPS|Mux13~9_combout ;
wire \registerfile_MIPS|Mux13~10_combout ;
wire \mux_Execute_2|out[18]~60_combout ;
wire \alu_MIPS|Add0~56_combout ;
wire \alu_MIPS|Add0~55 ;
wire \alu_MIPS|Add0~57_combout ;
wire \mux_Execute_2|out[18]~61_combout ;
wire \mux_Execute_2|out[18]~89_combout ;
wire \registerfile_MIPS|s0~22_combout ;
wire \registerfile_MIPS|Mux10~0_combout ;
wire \registerfile_MIPS|Mux10~1_combout ;
wire \registerfile_MIPS|Mux10~2_combout ;
wire \registerfile_MIPS|Mux10~3_combout ;
wire \registerfile_MIPS|Mux10~4_combout ;
wire \registerfile_MIPS|Mux10~5_combout ;
wire \registerfile_MIPS|Mux10~6_combout ;
wire \registerfile_MIPS|Mux10~7_combout ;
wire \registerfile_MIPS|Mux10~8_combout ;
wire \registerfile_MIPS|Mux10~9_combout ;
wire \registerfile_MIPS|Mux10~10_combout ;
wire \mux_Execute_1|out[21]~10_combout ;
wire \alu_MIPS|Add0~65_combout ;
wire \registerfile_MIPS|s0~21_combout ;
wire \registerfile_MIPS|Mux11~7_combout ;
wire \registerfile_MIPS|Mux11~8_combout ;
wire \registerfile_MIPS|Mux11~4_combout ;
wire \registerfile_MIPS|Mux11~5_combout ;
wire \registerfile_MIPS|Mux11~2_combout ;
wire \registerfile_MIPS|Mux11~3_combout ;
wire \registerfile_MIPS|Mux11~6_combout ;
wire \registerfile_MIPS|Mux11~0_combout ;
wire \registerfile_MIPS|Mux11~1_combout ;
wire \registerfile_MIPS|Mux11~9_combout ;
wire \registerfile_MIPS|Mux11~10_combout ;
wire \alu_MIPS|Add0~62_combout ;
wire \registerfile_MIPS|s0~20_combout ;
wire \registerfile_MIPS|Mux12~7_combout ;
wire \registerfile_MIPS|Mux12~8_combout ;
wire \registerfile_MIPS|Mux12~4_combout ;
wire \registerfile_MIPS|Mux12~5_combout ;
wire \registerfile_MIPS|Mux12~2_combout ;
wire \registerfile_MIPS|Mux12~3_combout ;
wire \registerfile_MIPS|Mux12~6_combout ;
wire \registerfile_MIPS|Mux12~0_combout ;
wire \registerfile_MIPS|Mux12~1_combout ;
wire \registerfile_MIPS|Mux12~9_combout ;
wire \registerfile_MIPS|Mux12~10_combout ;
wire \alu_MIPS|Add0~59_combout ;
wire \alu_MIPS|Add0~58 ;
wire \alu_MIPS|Add0~61 ;
wire \alu_MIPS|Add0~64 ;
wire \alu_MIPS|Add0~66_combout ;
wire \mux_Execute_2|out[21]~66_combout ;
wire \mux_Execute_2|out[21]~67_combout ;
wire \mux_Execute_1|out[23]~11_combout ;
wire \registerfile_MIPS|s0~24_combout ;
wire \registerfile_MIPS|Mux8~2_combout ;
wire \registerfile_MIPS|Mux8~3_combout ;
wire \registerfile_MIPS|Mux8~4_combout ;
wire \registerfile_MIPS|Mux8~5_combout ;
wire \registerfile_MIPS|Mux8~6_combout ;
wire \registerfile_MIPS|Mux8~7_combout ;
wire \registerfile_MIPS|Mux8~8_combout ;
wire \registerfile_MIPS|Mux8~0_combout ;
wire \registerfile_MIPS|Mux8~1_combout ;
wire \registerfile_MIPS|Mux8~9_combout ;
wire \registerfile_MIPS|Mux8~10_combout ;
wire \alu_MIPS|Add0~71_combout ;
wire \registerfile_MIPS|s0~23_combout ;
wire \registerfile_MIPS|Mux9~2_combout ;
wire \registerfile_MIPS|Mux9~3_combout ;
wire \registerfile_MIPS|Mux9~4_combout ;
wire \registerfile_MIPS|Mux9~5_combout ;
wire \registerfile_MIPS|Mux9~6_combout ;
wire \registerfile_MIPS|t7[22]~feeder_combout ;
wire \registerfile_MIPS|Mux9~7_combout ;
wire \registerfile_MIPS|Mux9~8_combout ;
wire \registerfile_MIPS|Mux9~0_combout ;
wire \registerfile_MIPS|Mux9~1_combout ;
wire \registerfile_MIPS|Mux9~9_combout ;
wire \registerfile_MIPS|Mux9~10_combout ;
wire \alu_MIPS|Add0~68_combout ;
wire \alu_MIPS|Add0~67 ;
wire \alu_MIPS|Add0~70 ;
wire \alu_MIPS|Add0~72_combout ;
wire \mux_Execute_2|out[23]~70_combout ;
wire \mux_Execute_2|out[23]~71_combout ;
wire \registerfile_MIPS|s0~26_combout ;
wire \registerfile_MIPS|Mux6~0_combout ;
wire \registerfile_MIPS|Mux6~1_combout ;
wire \registerfile_MIPS|Mux6~4_combout ;
wire \registerfile_MIPS|Mux6~5_combout ;
wire \registerfile_MIPS|Mux6~2_combout ;
wire \registerfile_MIPS|Mux6~3_combout ;
wire \registerfile_MIPS|Mux6~6_combout ;
wire \registerfile_MIPS|Mux6~7_combout ;
wire \registerfile_MIPS|Mux6~8_combout ;
wire \registerfile_MIPS|Mux6~9_combout ;
wire \registerfile_MIPS|Mux6~10_combout ;
wire \alu_MIPS|Add0~77_combout ;
wire \registerfile_MIPS|s0~25_combout ;
wire \registerfile_MIPS|Mux7~7_combout ;
wire \registerfile_MIPS|Mux7~8_combout ;
wire \registerfile_MIPS|Mux7~4_combout ;
wire \registerfile_MIPS|Mux7~5_combout ;
wire \registerfile_MIPS|Mux7~2_combout ;
wire \registerfile_MIPS|Mux7~3_combout ;
wire \registerfile_MIPS|Mux7~6_combout ;
wire \registerfile_MIPS|Mux7~0_combout ;
wire \registerfile_MIPS|Mux7~1_combout ;
wire \registerfile_MIPS|Mux7~9_combout ;
wire \registerfile_MIPS|Mux7~10_combout ;
wire \alu_MIPS|Add0~74_combout ;
wire \alu_MIPS|Add0~73 ;
wire \alu_MIPS|Add0~76 ;
wire \alu_MIPS|Add0~78_combout ;
wire \mux_Execute_2|out[25]~74_combout ;
wire \mux_Execute_1|out[25]~12_combout ;
wire \mux_Execute_2|out[25]~75_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a26 ;
wire \registerfile_MIPS|s0~27_combout ;
wire \registerfile_MIPS|Mux5~2_combout ;
wire \registerfile_MIPS|Mux5~3_combout ;
wire \registerfile_MIPS|Mux5~4_combout ;
wire \registerfile_MIPS|Mux5~5_combout ;
wire \registerfile_MIPS|Mux5~6_combout ;
wire \registerfile_MIPS|Mux5~7_combout ;
wire \registerfile_MIPS|Mux5~8_combout ;
wire \registerfile_MIPS|Mux5~0_combout ;
wire \registerfile_MIPS|Mux5~1_combout ;
wire \registerfile_MIPS|Mux5~9_combout ;
wire \registerfile_MIPS|Mux5~10_combout ;
wire \alu_MIPS|Add0~80_combout ;
wire \alu_MIPS|Add0~79 ;
wire \alu_MIPS|Add0~81_combout ;
wire \mux_Execute_2|out[26]~77_combout ;
wire \mux_Execute_2|out[26]~76_combout ;
wire \mux_Execute_2|out[26]~93_combout ;
wire \register_B_1|saida[26]~26_combout ;
wire \registerfile_MIPS|Mux37~4_combout ;
wire \registerfile_MIPS|Mux37~5_combout ;
wire \registerfile_MIPS|Mux37~2_combout ;
wire \registerfile_MIPS|Mux37~3_combout ;
wire \registerfile_MIPS|Mux37~6_combout ;
wire \registerfile_MIPS|Mux37~7_combout ;
wire \registerfile_MIPS|Mux37~8_combout ;
wire \registerfile_MIPS|Mux37~0_combout ;
wire \registerfile_MIPS|Mux37~1_combout ;
wire \registerfile_MIPS|Mux37~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a25 ;
wire \register_B_1|saida[25]~25_combout ;
wire \registerfile_MIPS|Mux38~0_combout ;
wire \registerfile_MIPS|Mux38~1_combout ;
wire \registerfile_MIPS|Mux38~7_combout ;
wire \registerfile_MIPS|Mux38~8_combout ;
wire \registerfile_MIPS|Mux38~4_combout ;
wire \registerfile_MIPS|Mux38~5_combout ;
wire \registerfile_MIPS|Mux38~2_combout ;
wire \registerfile_MIPS|Mux38~3_combout ;
wire \registerfile_MIPS|Mux38~6_combout ;
wire \registerfile_MIPS|Mux38~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a24 ;
wire \alu_MIPS|Add0~75_combout ;
wire \mux_Execute_2|out[24]~73_combout ;
wire \mux_Execute_2|out[24]~72_combout ;
wire \mux_Execute_2|out[24]~92_combout ;
wire \register_B_1|saida[24]~24_combout ;
wire \registerfile_MIPS|Mux39~2_combout ;
wire \registerfile_MIPS|Mux39~3_combout ;
wire \registerfile_MIPS|Mux39~4_combout ;
wire \registerfile_MIPS|Mux39~5_combout ;
wire \registerfile_MIPS|Mux39~6_combout ;
wire \registerfile_MIPS|Mux39~7_combout ;
wire \registerfile_MIPS|Mux39~8_combout ;
wire \registerfile_MIPS|Mux39~0_combout ;
wire \registerfile_MIPS|Mux39~1_combout ;
wire \registerfile_MIPS|Mux39~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a23 ;
wire \register_B_1|saida[23]~23_combout ;
wire \register_B_1|saida[23]~feeder_combout ;
wire \registerfile_MIPS|Mux40~0_combout ;
wire \registerfile_MIPS|Mux40~1_combout ;
wire \registerfile_MIPS|Mux40~7_combout ;
wire \registerfile_MIPS|Mux40~8_combout ;
wire \registerfile_MIPS|Mux40~4_combout ;
wire \registerfile_MIPS|Mux40~5_combout ;
wire \registerfile_MIPS|Mux40~2_combout ;
wire \registerfile_MIPS|Mux40~3_combout ;
wire \registerfile_MIPS|Mux40~6_combout ;
wire \registerfile_MIPS|Mux40~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a22 ;
wire \mux_Execute_2|out[22]~68_combout ;
wire \alu_MIPS|Add0~69_combout ;
wire \mux_Execute_2|out[22]~69_combout ;
wire \mux_Execute_2|out[22]~91_combout ;
wire \register_B_1|saida[22]~22_combout ;
wire \register_B_1|saida[22]~feeder_combout ;
wire \registerfile_MIPS|Mux41~4_combout ;
wire \registerfile_MIPS|Mux41~5_combout ;
wire \registerfile_MIPS|Mux41~2_combout ;
wire \registerfile_MIPS|Mux41~3_combout ;
wire \registerfile_MIPS|Mux41~6_combout ;
wire \registerfile_MIPS|Mux41~7_combout ;
wire \registerfile_MIPS|Mux41~8_combout ;
wire \registerfile_MIPS|Mux41~0_combout ;
wire \registerfile_MIPS|Mux41~1_combout ;
wire \registerfile_MIPS|Mux41~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a21 ;
wire \register_B_1|saida[21]~21_combout ;
wire \register_B_1|saida[21]~feeder_combout ;
wire \registerfile_MIPS|Mux42~0_combout ;
wire \registerfile_MIPS|Mux42~1_combout ;
wire \registerfile_MIPS|Mux42~7_combout ;
wire \registerfile_MIPS|Mux42~8_combout ;
wire \registerfile_MIPS|Mux42~4_combout ;
wire \registerfile_MIPS|Mux42~5_combout ;
wire \registerfile_MIPS|Mux42~2_combout ;
wire \registerfile_MIPS|Mux42~3_combout ;
wire \registerfile_MIPS|Mux42~6_combout ;
wire \registerfile_MIPS|Mux42~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a20 ;
wire \alu_MIPS|Add0~63_combout ;
wire \mux_Execute_2|out[20]~65_combout ;
wire \mux_Execute_2|out[20]~64_combout ;
wire \mux_Execute_2|out[20]~90_combout ;
wire \register_B_1|saida[20]~20_combout ;
wire \register_B_1|saida[20]~feeder_combout ;
wire \registerfile_MIPS|Mux43~2_combout ;
wire \registerfile_MIPS|Mux43~3_combout ;
wire \registerfile_MIPS|Mux43~4_combout ;
wire \registerfile_MIPS|Mux43~5_combout ;
wire \registerfile_MIPS|Mux43~6_combout ;
wire \registerfile_MIPS|Mux43~7_combout ;
wire \registerfile_MIPS|Mux43~8_combout ;
wire \registerfile_MIPS|Mux43~0_combout ;
wire \registerfile_MIPS|Mux43~1_combout ;
wire \registerfile_MIPS|Mux43~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a19 ;
wire \mux_Execute_1|out[19]~9_combout ;
wire \alu_MIPS|Add0~60_combout ;
wire \mux_Execute_2|out[19]~62_combout ;
wire \mux_Execute_2|out[19]~63_combout ;
wire \register_B_1|saida[19]~19_combout ;
wire \register_B_1|saida[19]~feeder_combout ;
wire \registerfile_MIPS|Mux44~0_combout ;
wire \registerfile_MIPS|Mux44~1_combout ;
wire \registerfile_MIPS|Mux44~7_combout ;
wire \registerfile_MIPS|Mux44~8_combout ;
wire \registerfile_MIPS|Mux44~2_combout ;
wire \registerfile_MIPS|Mux44~3_combout ;
wire \registerfile_MIPS|Mux44~4_combout ;
wire \registerfile_MIPS|Mux44~5_combout ;
wire \registerfile_MIPS|Mux44~6_combout ;
wire \registerfile_MIPS|Mux44~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \register_B_1|saida[18]~18_combout ;
wire \registerfile_MIPS|Mux45~7_combout ;
wire \registerfile_MIPS|Mux45~8_combout ;
wire \registerfile_MIPS|Mux45~4_combout ;
wire \registerfile_MIPS|Mux45~5_combout ;
wire \registerfile_MIPS|Mux45~2_combout ;
wire \registerfile_MIPS|Mux45~3_combout ;
wire \registerfile_MIPS|Mux45~6_combout ;
wire \registerfile_MIPS|Mux45~0_combout ;
wire \registerfile_MIPS|Mux45~1_combout ;
wire \registerfile_MIPS|Mux45~9_combout ;
wire \alu_MIPS|Add0~83_combout ;
wire \registerfile_MIPS|s0~28_combout ;
wire \registerfile_MIPS|Mux4~7_combout ;
wire \registerfile_MIPS|Mux4~8_combout ;
wire \registerfile_MIPS|Mux4~4_combout ;
wire \registerfile_MIPS|Mux4~5_combout ;
wire \registerfile_MIPS|Mux4~2_combout ;
wire \registerfile_MIPS|Mux4~3_combout ;
wire \registerfile_MIPS|Mux4~6_combout ;
wire \registerfile_MIPS|Mux4~0_combout ;
wire \registerfile_MIPS|Mux4~1_combout ;
wire \registerfile_MIPS|Mux4~9_combout ;
wire \registerfile_MIPS|Mux4~10_combout ;
wire \alu_MIPS|Add0~82 ;
wire \alu_MIPS|Add0~84_combout ;
wire \mux_Execute_2|out[27]~78_combout ;
wire \mux_Execute_1|out[27]~13_combout ;
wire \mux_Execute_2|out[27]~79_combout ;
wire \alu_MIPS|Add0~86_combout ;
wire \registerfile_MIPS|s0~29_combout ;
wire \registerfile_MIPS|Mux3~4_combout ;
wire \registerfile_MIPS|Mux3~5_combout ;
wire \registerfile_MIPS|Mux3~2_combout ;
wire \registerfile_MIPS|Mux3~3_combout ;
wire \registerfile_MIPS|Mux3~6_combout ;
wire \registerfile_MIPS|Mux3~7_combout ;
wire \registerfile_MIPS|Mux3~8_combout ;
wire \registerfile_MIPS|Mux3~0_combout ;
wire \registerfile_MIPS|Mux3~1_combout ;
wire \registerfile_MIPS|Mux3~9_combout ;
wire \registerfile_MIPS|Mux3~10_combout ;
wire \alu_MIPS|Add0~85 ;
wire \alu_MIPS|Add0~87_combout ;
wire \mux_Execute_2|out[28]~81_combout ;
wire \mux_Execute_2|out[28]~80_combout ;
wire \mux_Execute_2|out[28]~94_combout ;
wire \registerfile_MIPS|s0~30_combout ;
wire \registerfile_MIPS|Mux2~0_combout ;
wire \registerfile_MIPS|Mux2~1_combout ;
wire \registerfile_MIPS|Mux2~2_combout ;
wire \registerfile_MIPS|Mux2~3_combout ;
wire \registerfile_MIPS|Mux2~4_combout ;
wire \registerfile_MIPS|Mux2~5_combout ;
wire \registerfile_MIPS|Mux2~6_combout ;
wire \registerfile_MIPS|Mux2~7_combout ;
wire \registerfile_MIPS|Mux2~8_combout ;
wire \registerfile_MIPS|Mux2~9_combout ;
wire \registerfile_MIPS|Mux2~10_combout ;
wire \alu_MIPS|Add0~89_combout ;
wire \alu_MIPS|Add0~88 ;
wire \alu_MIPS|Add0~90_combout ;
wire \mux_Execute_2|out[29]~82_combout ;
wire \mux_Execute_1|out[29]~14_combout ;
wire \mux_Execute_2|out[29]~83_combout ;
wire \registerfile_MIPS|s0~31_combout ;
wire \registerfile_MIPS|Mux1~0_combout ;
wire \registerfile_MIPS|Mux1~1_combout ;
wire \registerfile_MIPS|Mux1~7_combout ;
wire \registerfile_MIPS|Mux1~8_combout ;
wire \registerfile_MIPS|Mux1~2_combout ;
wire \registerfile_MIPS|Mux1~3_combout ;
wire \registerfile_MIPS|Mux1~4_combout ;
wire \registerfile_MIPS|Mux1~5_combout ;
wire \registerfile_MIPS|Mux1~6_combout ;
wire \registerfile_MIPS|Mux1~9_combout ;
wire \registerfile_MIPS|Mux1~10_combout ;
wire \mux_Execute_2|out[30]~84_combout ;
wire \alu_MIPS|Add0~92_combout ;
wire \alu_MIPS|Add0~91 ;
wire \alu_MIPS|Add0~93_combout ;
wire \mux_Execute_2|out[30]~85_combout ;
wire \mux_Execute_2|out[30]~95_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a31 ;
wire \registerfile_MIPS|s0~32_combout ;
wire \registerfile_MIPS|Mux0~2_combout ;
wire \registerfile_MIPS|Mux0~3_combout ;
wire \registerfile_MIPS|Mux0~4_combout ;
wire \registerfile_MIPS|Mux0~5_combout ;
wire \registerfile_MIPS|Mux0~6_combout ;
wire \registerfile_MIPS|Mux0~7_combout ;
wire \registerfile_MIPS|Mux0~8_combout ;
wire \registerfile_MIPS|Mux0~0_combout ;
wire \registerfile_MIPS|Mux0~1_combout ;
wire \registerfile_MIPS|Mux0~9_combout ;
wire \registerfile_MIPS|Mux0~10_combout ;
wire \mux_Execute_1|out[31]~15_combout ;
wire \alu_MIPS|Add0~95_combout ;
wire \alu_MIPS|Add0~94 ;
wire \alu_MIPS|Add0~96_combout ;
wire \mux_Execute_2|out[31]~86_combout ;
wire \mux_Execute_2|out[31]~87_combout ;
wire \register_B_1|saida[31]~31_combout ;
wire \registerfile_MIPS|Mux32~0_combout ;
wire \registerfile_MIPS|Mux32~1_combout ;
wire \registerfile_MIPS|Mux32~7_combout ;
wire \registerfile_MIPS|Mux32~8_combout ;
wire \registerfile_MIPS|Mux32~4_combout ;
wire \registerfile_MIPS|Mux32~5_combout ;
wire \registerfile_MIPS|Mux32~2_combout ;
wire \registerfile_MIPS|Mux32~3_combout ;
wire \registerfile_MIPS|Mux32~6_combout ;
wire \registerfile_MIPS|Mux32~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a30 ;
wire \register_B_1|saida[30]~30_combout ;
wire \register_B_1|saida[30]~feeder_combout ;
wire \registerfile_MIPS|Mux33~4_combout ;
wire \registerfile_MIPS|Mux33~5_combout ;
wire \registerfile_MIPS|Mux33~2_combout ;
wire \registerfile_MIPS|Mux33~3_combout ;
wire \registerfile_MIPS|Mux33~6_combout ;
wire \registerfile_MIPS|Mux33~0_combout ;
wire \registerfile_MIPS|Mux33~1_combout ;
wire \registerfile_MIPS|Mux33~7_combout ;
wire \registerfile_MIPS|Mux33~8_combout ;
wire \registerfile_MIPS|Mux33~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a29 ;
wire \register_B_1|saida[29]~29_combout ;
wire \registerfile_MIPS|Mux34~0_combout ;
wire \registerfile_MIPS|Mux34~1_combout ;
wire \registerfile_MIPS|Mux34~7_combout ;
wire \registerfile_MIPS|Mux34~8_combout ;
wire \registerfile_MIPS|Mux34~4_combout ;
wire \registerfile_MIPS|Mux34~5_combout ;
wire \registerfile_MIPS|Mux34~2_combout ;
wire \registerfile_MIPS|Mux34~3_combout ;
wire \registerfile_MIPS|Mux34~6_combout ;
wire \registerfile_MIPS|Mux34~9_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \register_B_1|saida[28]~28_combout ;
wire \register_B_1|saida[28]~feeder_combout ;
wire \registerfile_MIPS|Mux35~7_combout ;
wire \registerfile_MIPS|Mux35~8_combout ;
wire \registerfile_MIPS|Mux35~0_combout ;
wire \registerfile_MIPS|Mux35~1_combout ;
wire \registerfile_MIPS|Mux35~2_combout ;
wire \registerfile_MIPS|Mux35~3_combout ;
wire \registerfile_MIPS|Mux35~4_combout ;
wire \registerfile_MIPS|Mux35~5_combout ;
wire \registerfile_MIPS|Mux35~6_combout ;
wire \registerfile_MIPS|Mux35~9_combout ;
wire \register_B_2|saida[28]~feeder_combout ;
wire \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \register_B_1|saida[27]~27_combout ;
wire \registerfile_MIPS|Mux36~7_combout ;
wire \registerfile_MIPS|Mux36~8_combout ;
wire \registerfile_MIPS|Mux36~0_combout ;
wire \registerfile_MIPS|Mux36~1_combout ;
wire \registerfile_MIPS|Mux36~4_combout ;
wire \registerfile_MIPS|Mux36~5_combout ;
wire \registerfile_MIPS|Mux36~2_combout ;
wire \registerfile_MIPS|Mux36~3_combout ;
wire \registerfile_MIPS|Mux36~6_combout ;
wire \registerfile_MIPS|Mux36~9_combout ;
wire [4:0] \PLLGenerator|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \register_B_1|saida ;
wire [31:0] \register_B_2|saida ;
wire [9:0] \pc_MIPS|reg_pc ;
wire [32:0] \multiplicador|ACC0|Saidas ;
wire [31:0] \registerfile_MIPS|t2 ;
wire [5:0] \multiplicador|COUNT0|n ;
wire [31:0] \register_CTRL_2|saida ;
wire [31:0] \registerfile_MIPS|s5 ;
wire [31:0] \register_CTRL_3|saida ;
wire [31:0] \registerfile_MIPS|t5 ;
wire [31:0] \register_D_2|saida ;
wire [31:0] \register_D_1|saida ;
wire [31:0] \register_IMM|saida ;
wire [31:0] \register_CTRL_1|saida ;
wire [31:0] \registerfile_MIPS|s7 ;
wire [31:0] \register_A|saida ;
wire [31:0] \registerfile_MIPS|t1 ;
wire [31:0] \registerfile_MIPS|t0 ;
wire [31:0] \registerfile_MIPS|t3 ;
wire [31:0] \registerfile_MIPS|s6 ;
wire [31:0] \registerfile_MIPS|s4 ;
wire [31:0] \registerfile_MIPS|s2 ;
wire [31:0] \registerfile_MIPS|s1 ;
wire [31:0] \registerfile_MIPS|s0 ;
wire [31:0] \registerfile_MIPS|s3 ;
wire [31:0] \registerfile_MIPS|t6 ;
wire [31:0] \registerfile_MIPS|t4 ;
wire [31:0] \registerfile_MIPS|t7 ;
wire [31:0] output_register_D_1;
wire [31:0] output_datamemory;
wire [31:0] output_register_ctrl_1;
wire [31:0] output_register_B_1;
wire [31:0] output_register_A;
wire [31:0] output_mult;
wire [31:0] instruction;

wire [4:0] \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [8:0] \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [8:0] \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [8:0] \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [8:0] \im|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;

assign CLK_MUL = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [0];
assign CLK_SYS = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLLGenerator|altpll_component|auto_generated|wire_pll1_clk [2] = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLLGenerator|altpll_component|auto_generated|wire_pll1_clk [3] = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLLGenerator|altpll_component|auto_generated|wire_pll1_clk [4] = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a1  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a2  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a3  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a4  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a5  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a6  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a7  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a8  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a10  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a11  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a12  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a13  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a14  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a15  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a16  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a17  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a19  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a20  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a21  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a22  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a23  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a24  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a25  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a26  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a28  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a29  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a30  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a31  = \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];

assign \im|instructionInt_rtl_0|auto_generated|ram_block1a3~portadataout  = \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a4  = \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a5  = \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a6  = \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a7  = \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a8  = \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a9  = \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a10  = \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a11  = \im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];

assign \im|instructionInt_rtl_0|auto_generated|ram_block1a0~portadataout  = \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a1  = \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a2  = \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a26  = \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a27  = \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a28  = \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a29  = \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a30  = \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a31  = \im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \im|instructionInt_rtl_0|auto_generated|ram_block1a12~portadataout  = \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a13  = \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a14  = \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a15  = \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a16  = \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a17  = \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a18  = \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a19  = \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a20  = \im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];

assign \im|instructionInt_rtl_0|auto_generated|ram_block1a21~portadataout  = \im|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a22  = \im|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a23  = \im|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [2];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a24  = \im|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [3];
assign \im|instructionInt_rtl_0|auto_generated|ram_block1a25  = \im|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [4];

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \cs~output (
	.i(\ADDRDecoding_MIPS|saida~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cs),
	.obar());
// synopsys translate_off
defparam \cs~output .bus_hold = "false";
defparam \cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \wr_rd~output (
	.i(\register_CTRL_2|saida [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_rd),
	.obar());
// synopsys translate_off
defparam \wr_rd~output .bus_hold = "false";
defparam \wr_rd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \ADDR[0]~output (
	.i(output_register_D_1[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[0]),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \ADDR[1]~output (
	.i(output_register_D_1[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[1]),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \ADDR[2]~output (
	.i(output_register_D_1[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[2]),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \ADDR[3]~output (
	.i(output_register_D_1[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[3]),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N2
cycloneiv_io_obuf \ADDR[4]~output (
	.i(output_register_D_1[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[4]),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \ADDR[5]~output (
	.i(output_register_D_1[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[5]),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N2
cycloneiv_io_obuf \ADDR[6]~output (
	.i(output_register_D_1[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[6]),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \ADDR[7]~output (
	.i(output_register_D_1[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[7]),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N9
cycloneiv_io_obuf \ADDR[8]~output (
	.i(output_register_D_1[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[8]),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \ADDR[9]~output (
	.i(output_register_D_1[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[9]),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N9
cycloneiv_io_obuf \ADDR[10]~output (
	.i(output_register_D_1[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[10]),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \ADDR[11]~output (
	.i(output_register_D_1[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[11]),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \ADDR[12]~output (
	.i(output_register_D_1[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[12]),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \ADDR[13]~output (
	.i(output_register_D_1[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[13]),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \ADDR[14]~output (
	.i(output_register_D_1[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[14]),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \ADDR[15]~output (
	.i(output_register_D_1[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[15]),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \Data_BUS_WRITE[0]~output (
	.i(\register_B_2|saida [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[0]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[0]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N9
cycloneiv_io_obuf \Data_BUS_WRITE[1]~output (
	.i(\register_B_2|saida [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[1]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[1]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \Data_BUS_WRITE[2]~output (
	.i(\register_B_2|saida [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[2]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[2]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \Data_BUS_WRITE[3]~output (
	.i(\register_B_2|saida [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[3]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[3]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N9
cycloneiv_io_obuf \Data_BUS_WRITE[4]~output (
	.i(\register_B_2|saida [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[4]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[4]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \Data_BUS_WRITE[5]~output (
	.i(\register_B_2|saida [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[5]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[5]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \Data_BUS_WRITE[6]~output (
	.i(\register_B_2|saida [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[6]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[6]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N16
cycloneiv_io_obuf \Data_BUS_WRITE[7]~output (
	.i(\register_B_2|saida [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[7]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[7]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N9
cycloneiv_io_obuf \Data_BUS_WRITE[8]~output (
	.i(\register_B_2|saida [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[8]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[8]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \Data_BUS_WRITE[9]~output (
	.i(\register_B_2|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[9]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[9]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N16
cycloneiv_io_obuf \Data_BUS_WRITE[10]~output (
	.i(\register_B_2|saida [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[10]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[10]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \Data_BUS_WRITE[11]~output (
	.i(\register_B_2|saida [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[11]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[11]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \Data_BUS_WRITE[12]~output (
	.i(\register_B_2|saida [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[12]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[12]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N9
cycloneiv_io_obuf \Data_BUS_WRITE[13]~output (
	.i(\register_B_2|saida [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[13]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[13]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \Data_BUS_WRITE[14]~output (
	.i(\register_B_2|saida [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[14]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[14]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N2
cycloneiv_io_obuf \Data_BUS_WRITE[15]~output (
	.i(\register_B_2|saida [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[15]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[15]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \Data_BUS_WRITE[16]~output (
	.i(\register_B_2|saida [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[16]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[16]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N2
cycloneiv_io_obuf \Data_BUS_WRITE[17]~output (
	.i(\register_B_2|saida [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[17]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[17]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N9
cycloneiv_io_obuf \Data_BUS_WRITE[18]~output (
	.i(\register_B_2|saida [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[18]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[18]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \Data_BUS_WRITE[19]~output (
	.i(\register_B_2|saida [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[19]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[19]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N2
cycloneiv_io_obuf \Data_BUS_WRITE[20]~output (
	.i(\register_B_2|saida [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[20]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[20]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \Data_BUS_WRITE[21]~output (
	.i(\register_B_2|saida [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[21]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[21]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N2
cycloneiv_io_obuf \Data_BUS_WRITE[22]~output (
	.i(\register_B_2|saida [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[22]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[22]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \Data_BUS_WRITE[23]~output (
	.i(\register_B_2|saida [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[23]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[23]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \Data_BUS_WRITE[24]~output (
	.i(\register_B_2|saida [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[24]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[24]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N2
cycloneiv_io_obuf \Data_BUS_WRITE[25]~output (
	.i(\register_B_2|saida [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[25]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[25]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \Data_BUS_WRITE[26]~output (
	.i(\register_B_2|saida [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[26]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[26]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N23
cycloneiv_io_obuf \Data_BUS_WRITE[27]~output (
	.i(\register_B_2|saida [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[27]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[27]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N9
cycloneiv_io_obuf \Data_BUS_WRITE[28]~output (
	.i(\register_B_2|saida [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[28]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[28]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \Data_BUS_WRITE[29]~output (
	.i(\register_B_2|saida [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[29]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[29]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \Data_BUS_WRITE[30]~output (
	.i(\register_B_2|saida [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[30]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[30]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N2
cycloneiv_io_obuf \Data_BUS_WRITE[31]~output (
	.i(\register_B_2|saida [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[31]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[31]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \WriteBack[0]~output (
	.i(\register_B_1|saida[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[0]),
	.obar());
// synopsys translate_off
defparam \WriteBack[0]~output .bus_hold = "false";
defparam \WriteBack[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N9
cycloneiv_io_obuf \WriteBack[1]~output (
	.i(\register_B_1|saida[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[1]),
	.obar());
// synopsys translate_off
defparam \WriteBack[1]~output .bus_hold = "false";
defparam \WriteBack[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N9
cycloneiv_io_obuf \WriteBack[2]~output (
	.i(\register_B_1|saida[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[2]),
	.obar());
// synopsys translate_off
defparam \WriteBack[2]~output .bus_hold = "false";
defparam \WriteBack[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N2
cycloneiv_io_obuf \WriteBack[3]~output (
	.i(\register_B_1|saida[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[3]),
	.obar());
// synopsys translate_off
defparam \WriteBack[3]~output .bus_hold = "false";
defparam \WriteBack[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N9
cycloneiv_io_obuf \WriteBack[4]~output (
	.i(\register_B_1|saida[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[4]),
	.obar());
// synopsys translate_off
defparam \WriteBack[4]~output .bus_hold = "false";
defparam \WriteBack[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N2
cycloneiv_io_obuf \WriteBack[5]~output (
	.i(\register_B_1|saida[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[5]),
	.obar());
// synopsys translate_off
defparam \WriteBack[5]~output .bus_hold = "false";
defparam \WriteBack[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N9
cycloneiv_io_obuf \WriteBack[6]~output (
	.i(\register_B_1|saida[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[6]),
	.obar());
// synopsys translate_off
defparam \WriteBack[6]~output .bus_hold = "false";
defparam \WriteBack[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \WriteBack[7]~output (
	.i(\register_B_1|saida[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[7]),
	.obar());
// synopsys translate_off
defparam \WriteBack[7]~output .bus_hold = "false";
defparam \WriteBack[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \WriteBack[8]~output (
	.i(\register_B_1|saida[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[8]),
	.obar());
// synopsys translate_off
defparam \WriteBack[8]~output .bus_hold = "false";
defparam \WriteBack[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \WriteBack[9]~output (
	.i(\register_B_1|saida[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[9]),
	.obar());
// synopsys translate_off
defparam \WriteBack[9]~output .bus_hold = "false";
defparam \WriteBack[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N9
cycloneiv_io_obuf \WriteBack[10]~output (
	.i(\register_B_1|saida[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[10]),
	.obar());
// synopsys translate_off
defparam \WriteBack[10]~output .bus_hold = "false";
defparam \WriteBack[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \WriteBack[11]~output (
	.i(\register_B_1|saida[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[11]),
	.obar());
// synopsys translate_off
defparam \WriteBack[11]~output .bus_hold = "false";
defparam \WriteBack[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \WriteBack[12]~output (
	.i(\register_B_1|saida[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[12]),
	.obar());
// synopsys translate_off
defparam \WriteBack[12]~output .bus_hold = "false";
defparam \WriteBack[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiv_io_obuf \WriteBack[13]~output (
	.i(\register_B_1|saida[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[13]),
	.obar());
// synopsys translate_off
defparam \WriteBack[13]~output .bus_hold = "false";
defparam \WriteBack[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \WriteBack[14]~output (
	.i(\register_B_1|saida[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[14]),
	.obar());
// synopsys translate_off
defparam \WriteBack[14]~output .bus_hold = "false";
defparam \WriteBack[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \WriteBack[15]~output (
	.i(\register_B_1|saida[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[15]),
	.obar());
// synopsys translate_off
defparam \WriteBack[15]~output .bus_hold = "false";
defparam \WriteBack[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \WriteBack[16]~output (
	.i(\register_B_1|saida[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[16]),
	.obar());
// synopsys translate_off
defparam \WriteBack[16]~output .bus_hold = "false";
defparam \WriteBack[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \WriteBack[17]~output (
	.i(\register_B_1|saida[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[17]),
	.obar());
// synopsys translate_off
defparam \WriteBack[17]~output .bus_hold = "false";
defparam \WriteBack[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y41_N2
cycloneiv_io_obuf \WriteBack[18]~output (
	.i(\register_B_1|saida[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[18]),
	.obar());
// synopsys translate_off
defparam \WriteBack[18]~output .bus_hold = "false";
defparam \WriteBack[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N2
cycloneiv_io_obuf \WriteBack[19]~output (
	.i(\register_B_1|saida[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[19]),
	.obar());
// synopsys translate_off
defparam \WriteBack[19]~output .bus_hold = "false";
defparam \WriteBack[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \WriteBack[20]~output (
	.i(\register_B_1|saida[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[20]),
	.obar());
// synopsys translate_off
defparam \WriteBack[20]~output .bus_hold = "false";
defparam \WriteBack[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \WriteBack[21]~output (
	.i(\register_B_1|saida[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[21]),
	.obar());
// synopsys translate_off
defparam \WriteBack[21]~output .bus_hold = "false";
defparam \WriteBack[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N2
cycloneiv_io_obuf \WriteBack[22]~output (
	.i(\register_B_1|saida[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[22]),
	.obar());
// synopsys translate_off
defparam \WriteBack[22]~output .bus_hold = "false";
defparam \WriteBack[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N9
cycloneiv_io_obuf \WriteBack[23]~output (
	.i(\register_B_1|saida[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[23]),
	.obar());
// synopsys translate_off
defparam \WriteBack[23]~output .bus_hold = "false";
defparam \WriteBack[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \WriteBack[24]~output (
	.i(\register_B_1|saida[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[24]),
	.obar());
// synopsys translate_off
defparam \WriteBack[24]~output .bus_hold = "false";
defparam \WriteBack[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \WriteBack[25]~output (
	.i(\register_B_1|saida[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[25]),
	.obar());
// synopsys translate_off
defparam \WriteBack[25]~output .bus_hold = "false";
defparam \WriteBack[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N2
cycloneiv_io_obuf \WriteBack[26]~output (
	.i(\register_B_1|saida[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[26]),
	.obar());
// synopsys translate_off
defparam \WriteBack[26]~output .bus_hold = "false";
defparam \WriteBack[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneiv_io_obuf \WriteBack[27]~output (
	.i(\register_B_1|saida[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[27]),
	.obar());
// synopsys translate_off
defparam \WriteBack[27]~output .bus_hold = "false";
defparam \WriteBack[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N2
cycloneiv_io_obuf \WriteBack[28]~output (
	.i(\register_B_1|saida[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[28]),
	.obar());
// synopsys translate_off
defparam \WriteBack[28]~output .bus_hold = "false";
defparam \WriteBack[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \WriteBack[29]~output (
	.i(\register_B_1|saida[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[29]),
	.obar());
// synopsys translate_off
defparam \WriteBack[29]~output .bus_hold = "false";
defparam \WriteBack[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \WriteBack[30]~output (
	.i(\register_B_1|saida[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[30]),
	.obar());
// synopsys translate_off
defparam \WriteBack[30]~output .bus_hold = "false";
defparam \WriteBack[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiv_io_obuf \WriteBack[31]~output (
	.i(\register_B_1|saida[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[31]),
	.obar());
// synopsys translate_off
defparam \WriteBack[31]~output .bus_hold = "false";
defparam \WriteBack[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneiv_io_ibuf \resetclk~input (
	.i(resetclk),
	.ibar(gnd),
	.o(\resetclk~input_o ));
// synopsys translate_off
defparam \resetclk~input .bus_hold = "false";
defparam \resetclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneiv_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneiv_pll \PLLGenerator|altpll_component|auto_generated|pll1 (
	.areset(\resetclk~input_o ),
	.pfdena(vcc),
	.fbin(\PLLGenerator|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLLGenerator|altpll_component|auto_generated|wire_pll1_fbout ),
	.icdrclk(),
	.fref(),
	.clk(\PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_high = 102;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_low = 102;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_divide_by = 34;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .dpa_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .dpa_divider = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .dpa_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .feedback_external_loop_divider = "false";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .feedback_source = -1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .m = 6;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .pll_type = "mpll";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \CLK_SYS~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,CLK_SYS}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_SYS~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_SYS~clkctrl .clock_type = "global clock";
defparam \CLK_SYS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneiv_lcell_comb \pc_MIPS|reg_pc[0]~27 (
// Equation(s):
// \pc_MIPS|reg_pc[0]~27_combout  = !\pc_MIPS|reg_pc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_MIPS|reg_pc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_MIPS|reg_pc[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pc_MIPS|reg_pc[0]~27 .lut_mask = 16'h0F0F;
defparam \pc_MIPS|reg_pc[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneiv_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneiv_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \pc_MIPS|reg_pc[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[0]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[0] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneiv_lcell_comb \pc_MIPS|reg_pc[1]~9 (
// Equation(s):
// \pc_MIPS|reg_pc[1]~9_combout  = (\pc_MIPS|reg_pc [1] & (\pc_MIPS|reg_pc [0] $ (VCC))) # (!\pc_MIPS|reg_pc [1] & (\pc_MIPS|reg_pc [0] & VCC))
// \pc_MIPS|reg_pc[1]~10  = CARRY((\pc_MIPS|reg_pc [1] & \pc_MIPS|reg_pc [0]))

	.dataa(\pc_MIPS|reg_pc [1]),
	.datab(\pc_MIPS|reg_pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc_MIPS|reg_pc[1]~9_combout ),
	.cout(\pc_MIPS|reg_pc[1]~10 ));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[1]~9 .lut_mask = 16'h6688;
defparam \pc_MIPS|reg_pc[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \pc_MIPS|reg_pc[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[1] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneiv_lcell_comb \pc_MIPS|reg_pc[2]~11 (
// Equation(s):
// \pc_MIPS|reg_pc[2]~11_combout  = (\pc_MIPS|reg_pc [2] & (!\pc_MIPS|reg_pc[1]~10 )) # (!\pc_MIPS|reg_pc [2] & ((\pc_MIPS|reg_pc[1]~10 ) # (GND)))
// \pc_MIPS|reg_pc[2]~12  = CARRY((!\pc_MIPS|reg_pc[1]~10 ) # (!\pc_MIPS|reg_pc [2]))

	.dataa(gnd),
	.datab(\pc_MIPS|reg_pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|reg_pc[1]~10 ),
	.combout(\pc_MIPS|reg_pc[2]~11_combout ),
	.cout(\pc_MIPS|reg_pc[2]~12 ));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[2]~11 .lut_mask = 16'h3C3F;
defparam \pc_MIPS|reg_pc[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \pc_MIPS|reg_pc[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[2] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneiv_lcell_comb \pc_MIPS|reg_pc[3]~13 (
// Equation(s):
// \pc_MIPS|reg_pc[3]~13_combout  = (\pc_MIPS|reg_pc [3] & (\pc_MIPS|reg_pc[2]~12  $ (GND))) # (!\pc_MIPS|reg_pc [3] & (!\pc_MIPS|reg_pc[2]~12  & VCC))
// \pc_MIPS|reg_pc[3]~14  = CARRY((\pc_MIPS|reg_pc [3] & !\pc_MIPS|reg_pc[2]~12 ))

	.dataa(\pc_MIPS|reg_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|reg_pc[2]~12 ),
	.combout(\pc_MIPS|reg_pc[3]~13_combout ),
	.cout(\pc_MIPS|reg_pc[3]~14 ));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[3]~13 .lut_mask = 16'hA50A;
defparam \pc_MIPS|reg_pc[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \pc_MIPS|reg_pc[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[3] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneiv_lcell_comb \pc_MIPS|reg_pc[4]~15 (
// Equation(s):
// \pc_MIPS|reg_pc[4]~15_combout  = (\pc_MIPS|reg_pc [4] & (!\pc_MIPS|reg_pc[3]~14 )) # (!\pc_MIPS|reg_pc [4] & ((\pc_MIPS|reg_pc[3]~14 ) # (GND)))
// \pc_MIPS|reg_pc[4]~16  = CARRY((!\pc_MIPS|reg_pc[3]~14 ) # (!\pc_MIPS|reg_pc [4]))

	.dataa(\pc_MIPS|reg_pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|reg_pc[3]~14 ),
	.combout(\pc_MIPS|reg_pc[4]~15_combout ),
	.cout(\pc_MIPS|reg_pc[4]~16 ));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[4]~15 .lut_mask = 16'h5A5F;
defparam \pc_MIPS|reg_pc[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \pc_MIPS|reg_pc[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[4] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneiv_lcell_comb \pc_MIPS|reg_pc[5]~17 (
// Equation(s):
// \pc_MIPS|reg_pc[5]~17_combout  = (\pc_MIPS|reg_pc [5] & (\pc_MIPS|reg_pc[4]~16  $ (GND))) # (!\pc_MIPS|reg_pc [5] & (!\pc_MIPS|reg_pc[4]~16  & VCC))
// \pc_MIPS|reg_pc[5]~18  = CARRY((\pc_MIPS|reg_pc [5] & !\pc_MIPS|reg_pc[4]~16 ))

	.dataa(gnd),
	.datab(\pc_MIPS|reg_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|reg_pc[4]~16 ),
	.combout(\pc_MIPS|reg_pc[5]~17_combout ),
	.cout(\pc_MIPS|reg_pc[5]~18 ));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[5]~17 .lut_mask = 16'hC30C;
defparam \pc_MIPS|reg_pc[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \pc_MIPS|reg_pc[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[5] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneiv_lcell_comb \pc_MIPS|reg_pc[6]~19 (
// Equation(s):
// \pc_MIPS|reg_pc[6]~19_combout  = (\pc_MIPS|reg_pc [6] & (!\pc_MIPS|reg_pc[5]~18 )) # (!\pc_MIPS|reg_pc [6] & ((\pc_MIPS|reg_pc[5]~18 ) # (GND)))
// \pc_MIPS|reg_pc[6]~20  = CARRY((!\pc_MIPS|reg_pc[5]~18 ) # (!\pc_MIPS|reg_pc [6]))

	.dataa(gnd),
	.datab(\pc_MIPS|reg_pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|reg_pc[5]~18 ),
	.combout(\pc_MIPS|reg_pc[6]~19_combout ),
	.cout(\pc_MIPS|reg_pc[6]~20 ));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[6]~19 .lut_mask = 16'h3C3F;
defparam \pc_MIPS|reg_pc[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \pc_MIPS|reg_pc[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[6] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneiv_lcell_comb \pc_MIPS|reg_pc[7]~21 (
// Equation(s):
// \pc_MIPS|reg_pc[7]~21_combout  = (\pc_MIPS|reg_pc [7] & (\pc_MIPS|reg_pc[6]~20  $ (GND))) # (!\pc_MIPS|reg_pc [7] & (!\pc_MIPS|reg_pc[6]~20  & VCC))
// \pc_MIPS|reg_pc[7]~22  = CARRY((\pc_MIPS|reg_pc [7] & !\pc_MIPS|reg_pc[6]~20 ))

	.dataa(gnd),
	.datab(\pc_MIPS|reg_pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|reg_pc[6]~20 ),
	.combout(\pc_MIPS|reg_pc[7]~21_combout ),
	.cout(\pc_MIPS|reg_pc[7]~22 ));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[7]~21 .lut_mask = 16'hC30C;
defparam \pc_MIPS|reg_pc[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \pc_MIPS|reg_pc[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[7] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneiv_lcell_comb \pc_MIPS|reg_pc[8]~23 (
// Equation(s):
// \pc_MIPS|reg_pc[8]~23_combout  = (\pc_MIPS|reg_pc [8] & (!\pc_MIPS|reg_pc[7]~22 )) # (!\pc_MIPS|reg_pc [8] & ((\pc_MIPS|reg_pc[7]~22 ) # (GND)))
// \pc_MIPS|reg_pc[8]~24  = CARRY((!\pc_MIPS|reg_pc[7]~22 ) # (!\pc_MIPS|reg_pc [8]))

	.dataa(gnd),
	.datab(\pc_MIPS|reg_pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|reg_pc[7]~22 ),
	.combout(\pc_MIPS|reg_pc[8]~23_combout ),
	.cout(\pc_MIPS|reg_pc[8]~24 ));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[8]~23 .lut_mask = 16'h3C3F;
defparam \pc_MIPS|reg_pc[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \pc_MIPS|reg_pc[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[8]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[8] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneiv_lcell_comb \pc_MIPS|reg_pc[9]~25 (
// Equation(s):
// \pc_MIPS|reg_pc[9]~25_combout  = \pc_MIPS|reg_pc [9] $ (!\pc_MIPS|reg_pc[8]~24 )

	.dataa(\pc_MIPS|reg_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pc_MIPS|reg_pc[8]~24 ),
	.combout(\pc_MIPS|reg_pc[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pc_MIPS|reg_pc[9]~25 .lut_mask = 16'hA5A5;
defparam \pc_MIPS|reg_pc[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \pc_MIPS|reg_pc[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|reg_pc[9]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|reg_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|reg_pc[9] .is_wysiwyg = "true";
defparam \pc_MIPS|reg_pc[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneiv_ram_block \im|instructionInt_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\pc_MIPS|reg_pc [9],\pc_MIPS|reg_pc [8],\pc_MIPS|reg_pc [7],\pc_MIPS|reg_pc [6],\pc_MIPS|reg_pc [5],\pc_MIPS|reg_pc [4],\pc_MIPS|reg_pc [3],\pc_MIPS|reg_pc [2],\pc_MIPS|reg_pc [1],\pc_MIPS|reg_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\im|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "instructionmemory:im|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 9;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 9;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000047D40A02A281415450280ACA05028140A050281411F2A550ACA05028140A0;
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneiv_lcell_comb \instruction[3] (
// Equation(s):
// instruction[3] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a3~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im|instructionInt_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[3]),
	.cout());
// synopsys translate_off
defparam \instruction[3] .lut_mask = 16'hF0F0;
defparam \instruction[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneiv_ram_block \im|instructionInt_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\pc_MIPS|reg_pc [9],\pc_MIPS|reg_pc [8],\pc_MIPS|reg_pc [7],\pc_MIPS|reg_pc [6],\pc_MIPS|reg_pc [5],\pc_MIPS|reg_pc [4],\pc_MIPS|reg_pc [3],\pc_MIPS|reg_pc [2],\pc_MIPS|reg_pc [1],\pc_MIPS|reg_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\im|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "instructionmemory:im|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C201005040200808040141008040261208840201F050201413090442010;
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneiv_lcell_comb \instruction[1] (
// Equation(s):
// instruction[1] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a1 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im|instructionInt_rtl_0|auto_generated|ram_block1a1 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[1]),
	.cout());
// synopsys translate_off
defparam \instruction[1] .lut_mask = 16'hF0F0;
defparam \instruction[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneiv_lcell_comb \instruction[2] (
// Equation(s):
// instruction[2] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a2 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(instruction[2]),
	.cout());
// synopsys translate_off
defparam \instruction[2] .lut_mask = 16'hFF00;
defparam \instruction[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneiv_lcell_comb \control_MIPS|output_control[4]~13 (
// Equation(s):
// \control_MIPS|output_control[4]~13_combout  = (!instruction[3] & (!instruction[1] & instruction[2]))

	.dataa(instruction[3]),
	.datab(instruction[1]),
	.datac(instruction[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_MIPS|output_control[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[4]~13 .lut_mask = 16'h1010;
defparam \control_MIPS|output_control[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneiv_lcell_comb \instruction[4] (
// Equation(s):
// instruction[4] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a4 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(instruction[4]),
	.cout());
// synopsys translate_off
defparam \instruction[4] .lut_mask = 16'hFF00;
defparam \instruction[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneiv_lcell_comb \instruction[5] (
// Equation(s):
// instruction[5] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(instruction[5]),
	.cout());
// synopsys translate_off
defparam \instruction[5] .lut_mask = 16'hFF00;
defparam \instruction[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneiv_lcell_comb \instruction[27] (
// Equation(s):
// instruction[27] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a27 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(instruction[27]),
	.cout());
// synopsys translate_off
defparam \instruction[27] .lut_mask = 16'hFF00;
defparam \instruction[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneiv_lcell_comb \instruction[30] (
// Equation(s):
// instruction[30] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a30 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im|instructionInt_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[30]),
	.cout());
// synopsys translate_off
defparam \instruction[30] .lut_mask = 16'hF0F0;
defparam \instruction[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneiv_lcell_comb \instruction[29] (
// Equation(s):
// instruction[29] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a29 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im|instructionInt_rtl_0|auto_generated|ram_block1a29 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[29]),
	.cout());
// synopsys translate_off
defparam \instruction[29] .lut_mask = 16'hF0F0;
defparam \instruction[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneiv_lcell_comb \instruction[31] (
// Equation(s):
// instruction[31] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a31 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(instruction[31]),
	.cout());
// synopsys translate_off
defparam \instruction[31] .lut_mask = 16'hFF00;
defparam \instruction[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneiv_lcell_comb \instruction[28] (
// Equation(s):
// instruction[28] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a28 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(instruction[28]),
	.cout());
// synopsys translate_off
defparam \instruction[28] .lut_mask = 16'hFF00;
defparam \instruction[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneiv_lcell_comb \control_MIPS|output_control[0]~0 (
// Equation(s):
// \control_MIPS|output_control[0]~0_combout  = (!instruction[30] & (!instruction[29] & (!instruction[31] & !instruction[28])))

	.dataa(instruction[30]),
	.datab(instruction[29]),
	.datac(instruction[31]),
	.datad(instruction[28]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[0]~0 .lut_mask = 16'h0001;
defparam \control_MIPS|output_control[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneiv_lcell_comb \instruction[26] (
// Equation(s):
// instruction[26] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a26 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im|instructionInt_rtl_0|auto_generated|ram_block1a26 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[26]),
	.cout());
// synopsys translate_off
defparam \instruction[26] .lut_mask = 16'hF0F0;
defparam \instruction[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneiv_lcell_comb \control_MIPS|output_control[3]~12 (
// Equation(s):
// \control_MIPS|output_control[3]~12_combout  = (instruction[5] & (!instruction[27] & (\control_MIPS|output_control[0]~0_combout  & instruction[26])))

	.dataa(instruction[5]),
	.datab(instruction[27]),
	.datac(\control_MIPS|output_control[0]~0_combout ),
	.datad(instruction[26]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[3]~12 .lut_mask = 16'h2000;
defparam \control_MIPS|output_control[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneiv_lcell_comb \control_MIPS|output_control[4]~14 (
// Equation(s):
// \control_MIPS|output_control[4]~14_combout  = (\control_MIPS|output_control[4]~13_combout  & (!instruction[4] & \control_MIPS|output_control[3]~12_combout ))

	.dataa(\control_MIPS|output_control[4]~13_combout ),
	.datab(instruction[4]),
	.datac(\control_MIPS|output_control[3]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_MIPS|output_control[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[4]~14 .lut_mask = 16'h2020;
defparam \control_MIPS|output_control[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N25
dffeas \register_CTRL_1|saida[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|output_control[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[4] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneiv_lcell_comb \output_register_ctrl_1[4] (
// Equation(s):
// output_register_ctrl_1[4] = LCELL(\register_CTRL_1|saida [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|saida [4]),
	.cin(gnd),
	.combout(output_register_ctrl_1[4]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[4] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneiv_lcell_comb \instruction[0] (
// Equation(s):
// instruction[0] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a0~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im|instructionInt_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[0]),
	.cout());
// synopsys translate_off
defparam \instruction[0] .lut_mask = 16'hF0F0;
defparam \instruction[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneiv_lcell_comb \control_MIPS|output_control[5]~15 (
// Equation(s):
// \control_MIPS|output_control[5]~15_combout  = (!instruction[3] & (instruction[4] & (!instruction[2] & instruction[1])))

	.dataa(instruction[3]),
	.datab(instruction[4]),
	.datac(instruction[2]),
	.datad(instruction[1]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[5]~15 .lut_mask = 16'h0400;
defparam \control_MIPS|output_control[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneiv_lcell_comb \control_MIPS|output_control[5]~16 (
// Equation(s):
// \control_MIPS|output_control[5]~16_combout  = (!instruction[0] & (\control_MIPS|output_control[3]~12_combout  & \control_MIPS|output_control[5]~15_combout ))

	.dataa(gnd),
	.datab(instruction[0]),
	.datac(\control_MIPS|output_control[3]~12_combout ),
	.datad(\control_MIPS|output_control[5]~15_combout ),
	.cin(gnd),
	.combout(\control_MIPS|output_control[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[5]~16 .lut_mask = 16'h3000;
defparam \control_MIPS|output_control[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N19
dffeas \register_CTRL_1|saida[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\control_MIPS|output_control[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[5] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneiv_lcell_comb \output_register_ctrl_1[5] (
// Equation(s):
// output_register_ctrl_1[5] = LCELL(\register_CTRL_1|saida [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_CTRL_1|saida [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[5]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[5] .lut_mask = 16'hF0F0;
defparam \output_register_ctrl_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneiv_lcell_comb \register_D_1|saida[22]~0 (
// Equation(s):
// \register_D_1|saida[22]~0_combout  = (output_register_ctrl_1[4] & !output_register_ctrl_1[5])

	.dataa(gnd),
	.datab(output_register_ctrl_1[4]),
	.datac(output_register_ctrl_1[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_D_1|saida[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_D_1|saida[22]~0 .lut_mask = 16'h0C0C;
defparam \register_D_1|saida[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneiv_lcell_comb \instruction[10] (
// Equation(s):
// instruction[10] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a10 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(instruction[10]),
	.cout());
// synopsys translate_off
defparam \instruction[10] .lut_mask = 16'hFF00;
defparam \instruction[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \register_IMM|saida[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[10] .is_wysiwyg = "true";
defparam \register_IMM|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneiv_lcell_comb \control_MIPS|Decoder1~0 (
// Equation(s):
// \control_MIPS|Decoder1~0_combout  = (instruction[26] & (instruction[27] & \control_MIPS|output_control[0]~0_combout ))

	.dataa(instruction[26]),
	.datab(instruction[27]),
	.datac(\control_MIPS|output_control[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_MIPS|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Decoder1~0 .lut_mask = 16'h8080;
defparam \control_MIPS|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N13
dffeas \register_CTRL_1|saida[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[1] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneiv_lcell_comb \output_register_ctrl_1[1] (
// Equation(s):
// output_register_ctrl_1[1] = LCELL(\register_CTRL_1|saida [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|saida [1]),
	.cin(gnd),
	.combout(output_register_ctrl_1[1]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[1] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \register_CTRL_2|saida[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|saida[1] .is_wysiwyg = "true";
defparam \register_CTRL_2|saida[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneiv_clkctrl \CLK_MUL~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,CLK_MUL}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_MUL~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_MUL~clkctrl .clock_type = "global clock";
defparam \CLK_MUL~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneiv_lcell_comb \control_MIPS|WideOr2~0 (
// Equation(s):
// \control_MIPS|WideOr2~0_combout  = (!instruction[29] & (!instruction[28] & ((instruction[26]) # (instruction[27]))))

	.dataa(instruction[26]),
	.datab(instruction[27]),
	.datac(instruction[29]),
	.datad(instruction[28]),
	.cin(gnd),
	.combout(\control_MIPS|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|WideOr2~0 .lut_mask = 16'h000E;
defparam \control_MIPS|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cycloneiv_ram_block \im|instructionInt_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\pc_MIPS|reg_pc [9],\pc_MIPS|reg_pc [8],\pc_MIPS|reg_pc [7],\pc_MIPS|reg_pc [6],\pc_MIPS|reg_pc [5],\pc_MIPS|reg_pc [4],\pc_MIPS|reg_pc [3],\pc_MIPS|reg_pc [2],\pc_MIPS|reg_pc [1],\pc_MIPS|reg_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\im|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "instructionmemory:im|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 10;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 9;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 1023;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 10;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 9;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A05040140A02028140005028140A05028140A05040080005028140A05;
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneiv_lcell_comb \instruction[23] (
// Equation(s):
// instruction[23] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a23 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(instruction[23]),
	.cout());
// synopsys translate_off
defparam \instruction[23] .lut_mask = 16'hFF00;
defparam \instruction[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneiv_lcell_comb \control_MIPS|output_control[19]~7 (
// Equation(s):
// \control_MIPS|output_control[19]~7_combout  = (!instruction[31] & (\control_MIPS|WideOr2~0_combout  & (!instruction[30] & instruction[23])))

	.dataa(instruction[31]),
	.datab(\control_MIPS|WideOr2~0_combout ),
	.datac(instruction[30]),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[19]~7 .lut_mask = 16'h0400;
defparam \control_MIPS|output_control[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneiv_lcell_comb \instruction[22] (
// Equation(s):
// instruction[22] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a22 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(instruction[22]),
	.cout());
// synopsys translate_off
defparam \instruction[22] .lut_mask = 16'hFF00;
defparam \instruction[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneiv_lcell_comb \control_MIPS|output_control[18]~10 (
// Equation(s):
// \control_MIPS|output_control[18]~10_combout  = (!instruction[31] & (\control_MIPS|WideOr2~0_combout  & (!instruction[30] & instruction[22])))

	.dataa(instruction[31]),
	.datab(\control_MIPS|WideOr2~0_combout ),
	.datac(instruction[30]),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[18]~10 .lut_mask = 16'h0400;
defparam \control_MIPS|output_control[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneiv_lcell_comb \instruction[21] (
// Equation(s):
// instruction[21] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a21~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(instruction[21]),
	.cout());
// synopsys translate_off
defparam \instruction[21] .lut_mask = 16'hFF00;
defparam \instruction[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneiv_lcell_comb \control_MIPS|output_control[17]~9 (
// Equation(s):
// \control_MIPS|output_control[17]~9_combout  = (!instruction[31] & (\control_MIPS|WideOr2~0_combout  & (!instruction[30] & instruction[21])))

	.dataa(instruction[31]),
	.datab(\control_MIPS|WideOr2~0_combout ),
	.datac(instruction[30]),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[17]~9 .lut_mask = 16'h0400;
defparam \control_MIPS|output_control[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \register_IMM|saida[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[2] .is_wysiwyg = "true";
defparam \register_IMM|saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneiv_lcell_comb \control_MIPS|alu_control~0 (
// Equation(s):
// \control_MIPS|alu_control~0_combout  = (!instruction[3] & ((instruction[0] & (instruction[2] & !instruction[1])) # (!instruction[0] & (!instruction[2] & instruction[1]))))

	.dataa(instruction[3]),
	.datab(instruction[0]),
	.datac(instruction[2]),
	.datad(instruction[1]),
	.cin(gnd),
	.combout(\control_MIPS|alu_control~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|alu_control~0 .lut_mask = 16'h0140;
defparam \control_MIPS|alu_control~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneiv_lcell_comb \control_MIPS|output_control[3]~17 (
// Equation(s):
// \control_MIPS|output_control[3]~17_combout  = (\control_MIPS|output_control[3]~12_combout  & (!instruction[4] & \control_MIPS|alu_control~0_combout ))

	.dataa(\control_MIPS|output_control[3]~12_combout ),
	.datab(instruction[4]),
	.datac(\control_MIPS|alu_control~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_MIPS|output_control[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[3]~17 .lut_mask = 16'h2020;
defparam \control_MIPS|output_control[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N13
dffeas \register_CTRL_1|saida[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|output_control[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[3] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneiv_lcell_comb \output_register_ctrl_1[3] (
// Equation(s):
// output_register_ctrl_1[3] = LCELL(\register_CTRL_1|saida [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|saida [3]),
	.cin(gnd),
	.combout(output_register_ctrl_1[3]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[3] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneiv_lcell_comb \control_MIPS|output_control[0]~6 (
// Equation(s):
// \control_MIPS|output_control[0]~6_combout  = (instruction[27] & \control_MIPS|output_control[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(instruction[27]),
	.datad(\control_MIPS|output_control[0]~0_combout ),
	.cin(gnd),
	.combout(\control_MIPS|output_control[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[0]~6 .lut_mask = 16'hF000;
defparam \control_MIPS|output_control[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N3
dffeas \register_CTRL_1|saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|output_control[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[0] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneiv_lcell_comb \output_register_ctrl_1[6] (
// Equation(s):
// output_register_ctrl_1[6] = LCELL(\register_CTRL_1|saida [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_CTRL_1|saida [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[6]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[6] .lut_mask = 16'hF0F0;
defparam \output_register_ctrl_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneiv_ram_block \im|instructionInt_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\pc_MIPS|reg_pc [9],\pc_MIPS|reg_pc [8],\pc_MIPS|reg_pc [7],\pc_MIPS|reg_pc [6],\pc_MIPS|reg_pc [5],\pc_MIPS|reg_pc [4],\pc_MIPS|reg_pc [3],\pc_MIPS|reg_pc [2],\pc_MIPS|reg_pc [1],\pc_MIPS|reg_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\im|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "instructionmemory:im|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 9;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 9;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280E0704A9C0E034381C02870381C0602008000E0A04A8D02830100400070;
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneiv_lcell_comb \instruction[18] (
// Equation(s):
// instruction[18] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a18 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im|instructionInt_rtl_0|auto_generated|ram_block1a18 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[18]),
	.cout());
// synopsys translate_off
defparam \instruction[18] .lut_mask = 16'hF0F0;
defparam \instruction[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneiv_lcell_comb \control_MIPS|output_control[14]~4 (
// Equation(s):
// \control_MIPS|output_control[14]~4_combout  = (!instruction[31] & (instruction[18] & (\control_MIPS|WideOr2~0_combout  & !instruction[30])))

	.dataa(instruction[31]),
	.datab(instruction[18]),
	.datac(\control_MIPS|WideOr2~0_combout ),
	.datad(instruction[30]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[14]~4 .lut_mask = 16'h0040;
defparam \control_MIPS|output_control[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneiv_lcell_comb \control_MIPS|output_control[22]~18 (
// Equation(s):
// \control_MIPS|output_control[22]~18_combout  = (!instruction[29] & (!instruction[28] & (instruction[26] $ (instruction[27]))))

	.dataa(instruction[26]),
	.datab(instruction[27]),
	.datac(instruction[29]),
	.datad(instruction[28]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[22]~18 .lut_mask = 16'h0006;
defparam \control_MIPS|output_control[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneiv_lcell_comb \control_MIPS|output_control[22]~19 (
// Equation(s):
// \control_MIPS|output_control[22]~19_combout  = (!instruction[30] & (!instruction[31] & \control_MIPS|output_control[22]~18_combout ))

	.dataa(gnd),
	.datab(instruction[30]),
	.datac(instruction[31]),
	.datad(\control_MIPS|output_control[22]~18_combout ),
	.cin(gnd),
	.combout(\control_MIPS|output_control[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[22]~19 .lut_mask = 16'h0300;
defparam \control_MIPS|output_control[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \register_CTRL_1|saida[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|output_control[22]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[22] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneiv_lcell_comb \output_register_ctrl_1[22] (
// Equation(s):
// output_register_ctrl_1[22] = LCELL(\register_CTRL_1|saida [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|saida [22]),
	.cin(gnd),
	.combout(output_register_ctrl_1[22]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[22] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \register_CTRL_2|saida[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|saida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|saida[22] .is_wysiwyg = "true";
defparam \register_CTRL_2|saida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneiv_lcell_comb \register_CTRL_3|saida[22]~feeder (
// Equation(s):
// \register_CTRL_3|saida[22]~feeder_combout  = \register_CTRL_2|saida [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_2|saida [22]),
	.cin(gnd),
	.combout(\register_CTRL_3|saida[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_CTRL_3|saida[22]~feeder .lut_mask = 16'hFF00;
defparam \register_CTRL_3|saida[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N27
dffeas \register_CTRL_3|saida[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_CTRL_3|saida[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|saida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|saida[22] .is_wysiwyg = "true";
defparam \register_CTRL_3|saida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneiv_lcell_comb \instruction[20] (
// Equation(s):
// instruction[20] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a20 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(instruction[20]),
	.cout());
// synopsys translate_off
defparam \instruction[20] .lut_mask = 16'hFF00;
defparam \instruction[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneiv_lcell_comb \register_CTRL_1|saida[7]~0 (
// Equation(s):
// \register_CTRL_1|saida[7]~0_combout  = ((!instruction[26] & !instruction[27])) # (!\control_MIPS|output_control[0]~0_combout )

	.dataa(instruction[26]),
	.datab(instruction[27]),
	.datac(\control_MIPS|output_control[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_CTRL_1|saida[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_CTRL_1|saida[7]~0 .lut_mask = 16'h1F1F;
defparam \register_CTRL_1|saida[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneiv_lcell_comb \instruction[15] (
// Equation(s):
// instruction[15] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a15 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(instruction[15]),
	.cout());
// synopsys translate_off
defparam \instruction[15] .lut_mask = 16'hFF00;
defparam \instruction[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneiv_lcell_comb \control_MIPS|Selector0~0 (
// Equation(s):
// \control_MIPS|Selector0~0_combout  = (!\register_CTRL_1|saida[7]~0_combout  & ((instruction[27] & (instruction[20])) # (!instruction[27] & ((instruction[15])))))

	.dataa(instruction[20]),
	.datab(instruction[27]),
	.datac(\register_CTRL_1|saida[7]~0_combout ),
	.datad(instruction[15]),
	.cin(gnd),
	.combout(\control_MIPS|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector0~0 .lut_mask = 16'h0B08;
defparam \control_MIPS|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \register_CTRL_1|saida[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[11] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneiv_lcell_comb \output_register_ctrl_1[11] (
// Equation(s):
// output_register_ctrl_1[11] = LCELL(\register_CTRL_1|saida [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_CTRL_1|saida [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[11]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[11] .lut_mask = 16'hF0F0;
defparam \output_register_ctrl_1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N15
dffeas \register_CTRL_2|saida[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|saida[11] .is_wysiwyg = "true";
defparam \register_CTRL_2|saida[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \register_CTRL_3|saida[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_CTRL_2|saida [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|saida[11] .is_wysiwyg = "true";
defparam \register_CTRL_3|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneiv_lcell_comb \instruction[19] (
// Equation(s):
// instruction[19] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a19 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(instruction[19]),
	.cout());
// synopsys translate_off
defparam \instruction[19] .lut_mask = 16'hFF00;
defparam \instruction[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneiv_lcell_comb \instruction[14] (
// Equation(s):
// instruction[14] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a14 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(instruction[14]),
	.cout());
// synopsys translate_off
defparam \instruction[14] .lut_mask = 16'hFF00;
defparam \instruction[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneiv_lcell_comb \control_MIPS|Selector1~0 (
// Equation(s):
// \control_MIPS|Selector1~0_combout  = (!\register_CTRL_1|saida[7]~0_combout  & ((instruction[27] & (instruction[19])) # (!instruction[27] & ((instruction[14])))))

	.dataa(instruction[19]),
	.datab(instruction[27]),
	.datac(\register_CTRL_1|saida[7]~0_combout ),
	.datad(instruction[14]),
	.cin(gnd),
	.combout(\control_MIPS|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector1~0 .lut_mask = 16'h0B08;
defparam \control_MIPS|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \register_CTRL_1|saida[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[10] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneiv_lcell_comb \output_register_ctrl_1[10] (
// Equation(s):
// output_register_ctrl_1[10] = LCELL(\register_CTRL_1|saida [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|saida [10]),
	.cin(gnd),
	.combout(output_register_ctrl_1[10]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[10] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N9
dffeas \register_CTRL_2|saida[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|saida[10] .is_wysiwyg = "true";
defparam \register_CTRL_2|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneiv_lcell_comb \register_CTRL_3|saida[10]~feeder (
// Equation(s):
// \register_CTRL_3|saida[10]~feeder_combout  = \register_CTRL_2|saida [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_2|saida [10]),
	.cin(gnd),
	.combout(\register_CTRL_3|saida[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_CTRL_3|saida[10]~feeder .lut_mask = 16'hFF00;
defparam \register_CTRL_3|saida[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \register_CTRL_3|saida[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_CTRL_3|saida[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|saida[10] .is_wysiwyg = "true";
defparam \register_CTRL_3|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneiv_lcell_comb \instruction[16] (
// Equation(s):
// instruction[16] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a16 )

	.dataa(\im|instructionInt_rtl_0|auto_generated|ram_block1a16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[16]),
	.cout());
// synopsys translate_off
defparam \instruction[16] .lut_mask = 16'hAAAA;
defparam \instruction[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneiv_lcell_comb \instruction[11] (
// Equation(s):
// instruction[11] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(instruction[11]),
	.cout());
// synopsys translate_off
defparam \instruction[11] .lut_mask = 16'hFF00;
defparam \instruction[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneiv_lcell_comb \control_MIPS|Selector4~0 (
// Equation(s):
// \control_MIPS|Selector4~0_combout  = (!\register_CTRL_1|saida[7]~0_combout  & ((instruction[27] & (instruction[16])) # (!instruction[27] & ((instruction[11])))))

	.dataa(\register_CTRL_1|saida[7]~0_combout ),
	.datab(instruction[16]),
	.datac(instruction[27]),
	.datad(instruction[11]),
	.cin(gnd),
	.combout(\control_MIPS|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector4~0 .lut_mask = 16'h4540;
defparam \control_MIPS|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \register_CTRL_1|saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[7] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneiv_lcell_comb \output_register_ctrl_1[7] (
// Equation(s):
// output_register_ctrl_1[7] = LCELL(\register_CTRL_1|saida [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|saida [7]),
	.cin(gnd),
	.combout(output_register_ctrl_1[7]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[7] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N21
dffeas \register_CTRL_2|saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|saida[7] .is_wysiwyg = "true";
defparam \register_CTRL_2|saida[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \register_CTRL_3|saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_CTRL_2|saida [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|saida[7] .is_wysiwyg = "true";
defparam \register_CTRL_3|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneiv_lcell_comb \registerfile_MIPS|t1[11]~0 (
// Equation(s):
// \registerfile_MIPS|t1[11]~0_combout  = (\register_CTRL_3|saida [22] & (!\register_CTRL_3|saida [11] & (\register_CTRL_3|saida [10] & \register_CTRL_3|saida [7])))

	.dataa(\register_CTRL_3|saida [22]),
	.datab(\register_CTRL_3|saida [11]),
	.datac(\register_CTRL_3|saida [10]),
	.datad(\register_CTRL_3|saida [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|t1[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t1[11]~0 .lut_mask = 16'h2000;
defparam \registerfile_MIPS|t1[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneiv_lcell_comb \instruction[12] (
// Equation(s):
// instruction[12] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a12~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(instruction[12]),
	.cout());
// synopsys translate_off
defparam \instruction[12] .lut_mask = 16'hFF00;
defparam \instruction[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneiv_lcell_comb \instruction[17] (
// Equation(s):
// instruction[17] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(instruction[17]),
	.cout());
// synopsys translate_off
defparam \instruction[17] .lut_mask = 16'hFF00;
defparam \instruction[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneiv_lcell_comb \control_MIPS|Selector3~0 (
// Equation(s):
// \control_MIPS|Selector3~0_combout  = (!\register_CTRL_1|saida[7]~0_combout  & ((instruction[27] & ((instruction[17]))) # (!instruction[27] & (instruction[12]))))

	.dataa(instruction[12]),
	.datab(instruction[27]),
	.datac(\register_CTRL_1|saida[7]~0_combout ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\control_MIPS|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector3~0 .lut_mask = 16'h0E02;
defparam \control_MIPS|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \register_CTRL_1|saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[8] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneiv_lcell_comb \output_register_ctrl_1[8] (
// Equation(s):
// output_register_ctrl_1[8] = LCELL(\register_CTRL_1|saida [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|saida [8]),
	.cin(gnd),
	.combout(output_register_ctrl_1[8]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[8] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \register_CTRL_2|saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|saida[8] .is_wysiwyg = "true";
defparam \register_CTRL_2|saida[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \register_CTRL_3|saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_CTRL_2|saida [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|saida[8] .is_wysiwyg = "true";
defparam \register_CTRL_3|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneiv_lcell_comb \instruction[13] (
// Equation(s):
// instruction[13] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a13 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(instruction[13]),
	.cout());
// synopsys translate_off
defparam \instruction[13] .lut_mask = 16'hFF00;
defparam \instruction[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneiv_lcell_comb \control_MIPS|Selector2~0 (
// Equation(s):
// \control_MIPS|Selector2~0_combout  = (!\register_CTRL_1|saida[7]~0_combout  & ((instruction[27] & ((instruction[18]))) # (!instruction[27] & (instruction[13]))))

	.dataa(instruction[13]),
	.datab(instruction[18]),
	.datac(\register_CTRL_1|saida[7]~0_combout ),
	.datad(instruction[27]),
	.cin(gnd),
	.combout(\control_MIPS|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector2~0 .lut_mask = 16'h0C0A;
defparam \control_MIPS|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \register_CTRL_1|saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|saida[9] .is_wysiwyg = "true";
defparam \register_CTRL_1|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneiv_lcell_comb \output_register_ctrl_1[9] (
// Equation(s):
// output_register_ctrl_1[9] = LCELL(\register_CTRL_1|saida [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|saida [9]),
	.cin(gnd),
	.combout(output_register_ctrl_1[9]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[9] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \register_CTRL_2|saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|saida[9] .is_wysiwyg = "true";
defparam \register_CTRL_2|saida[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \register_CTRL_3|saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_CTRL_2|saida [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|saida[9] .is_wysiwyg = "true";
defparam \register_CTRL_3|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneiv_lcell_comb \registerfile_MIPS|t3[1]~0 (
// Equation(s):
// \registerfile_MIPS|t3[1]~0_combout  = (\reset~input_o ) # ((\registerfile_MIPS|t1[11]~0_combout  & (\register_CTRL_3|saida [8] & !\register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|t1[11]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t3[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t3[1]~0 .lut_mask = 16'hFF08;
defparam \registerfile_MIPS|t3[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \registerfile_MIPS|t3[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneiv_lcell_comb \control_MIPS|output_control[12]~2 (
// Equation(s):
// \control_MIPS|output_control[12]~2_combout  = (!instruction[31] & (instruction[16] & (!instruction[30] & \control_MIPS|WideOr2~0_combout )))

	.dataa(instruction[31]),
	.datab(instruction[16]),
	.datac(instruction[30]),
	.datad(\control_MIPS|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\control_MIPS|output_control[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[12]~2 .lut_mask = 16'h0400;
defparam \control_MIPS|output_control[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneiv_lcell_comb \control_MIPS|output_control[13]~1 (
// Equation(s):
// \control_MIPS|output_control[13]~1_combout  = (!instruction[31] & (instruction[17] & (!instruction[30] & \control_MIPS|WideOr2~0_combout )))

	.dataa(instruction[31]),
	.datab(instruction[17]),
	.datac(instruction[30]),
	.datad(\control_MIPS|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\control_MIPS|output_control[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[13]~1 .lut_mask = 16'h0400;
defparam \control_MIPS|output_control[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneiv_lcell_comb \registerfile_MIPS|t2[5]~0 (
// Equation(s):
// \registerfile_MIPS|t2[5]~0_combout  = (\register_CTRL_3|saida [22] & (!\register_CTRL_3|saida [11] & (\register_CTRL_3|saida [10] & !\register_CTRL_3|saida [7])))

	.dataa(\register_CTRL_3|saida [22]),
	.datab(\register_CTRL_3|saida [11]),
	.datac(\register_CTRL_3|saida [10]),
	.datad(\register_CTRL_3|saida [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|t2[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t2[5]~0 .lut_mask = 16'h0020;
defparam \registerfile_MIPS|t2[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneiv_lcell_comb \registerfile_MIPS|t2[5]~1 (
// Equation(s):
// \registerfile_MIPS|t2[5]~1_combout  = (\reset~input_o ) # ((\registerfile_MIPS|t2[5]~0_combout  & (\register_CTRL_3|saida [8] & !\register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|t2[5]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t2[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t2[5]~1 .lut_mask = 16'hFF08;
defparam \registerfile_MIPS|t2[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \registerfile_MIPS|t2[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneiv_lcell_comb \registerfile_MIPS|t0[11]~0 (
// Equation(s):
// \registerfile_MIPS|t0[11]~0_combout  = (\reset~input_o ) # ((\registerfile_MIPS|t2[5]~0_combout  & (!\register_CTRL_3|saida [8] & !\register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|t2[5]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t0[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t0[11]~0 .lut_mask = 16'hFF02;
defparam \registerfile_MIPS|t0[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N19
dffeas \registerfile_MIPS|t0[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~2 (
// Equation(s):
// \registerfile_MIPS|Mux61~2_combout  = (\control_MIPS|output_control[12]~2_combout  & (\control_MIPS|output_control[13]~1_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t2 
// [2])) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t0 [2])))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t2 [2]),
	.datad(\registerfile_MIPS|t0 [2]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|t1[11]~1 (
// Equation(s):
// \registerfile_MIPS|t1[11]~1_combout  = (\reset~input_o ) # ((\registerfile_MIPS|t1[11]~0_combout  & (!\register_CTRL_3|saida [8] & !\register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|t1[11]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t1[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t1[11]~1 .lut_mask = 16'hFF02;
defparam \registerfile_MIPS|t1[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N25
dffeas \registerfile_MIPS|t1[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~3 (
// Equation(s):
// \registerfile_MIPS|Mux61~3_combout  = (\registerfile_MIPS|Mux61~2_combout  & ((\registerfile_MIPS|t3 [2]) # ((!\control_MIPS|output_control[12]~2_combout )))) # (!\registerfile_MIPS|Mux61~2_combout  & (((\registerfile_MIPS|t1 [2] & 
// \control_MIPS|output_control[12]~2_combout ))))

	.dataa(\registerfile_MIPS|t3 [2]),
	.datab(\registerfile_MIPS|Mux61~2_combout ),
	.datac(\registerfile_MIPS|t1 [2]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneiv_lcell_comb \registerfile_MIPS|s5[28]~0 (
// Equation(s):
// \registerfile_MIPS|s5[28]~0_combout  = (\register_CTRL_3|saida [22] & (!\register_CTRL_3|saida [10] & (!\register_CTRL_3|saida [11] & \register_CTRL_3|saida [7])))

	.dataa(\register_CTRL_3|saida [22]),
	.datab(\register_CTRL_3|saida [10]),
	.datac(\register_CTRL_3|saida [11]),
	.datad(\register_CTRL_3|saida [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|s5[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s5[28]~0 .lut_mask = 16'h0200;
defparam \registerfile_MIPS|s5[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneiv_lcell_comb \registerfile_MIPS|s3[17]~0 (
// Equation(s):
// \registerfile_MIPS|s3[17]~0_combout  = (\reset~input_o ) # ((\registerfile_MIPS|s5[28]~0_combout  & (\register_CTRL_3|saida [8] & !\register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|s5[28]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s3[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s3[17]~0 .lut_mask = 16'hFF08;
defparam \registerfile_MIPS|s3[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \registerfile_MIPS|s3[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneiv_lcell_comb \registerfile_MIPS|s1[26]~0 (
// Equation(s):
// \registerfile_MIPS|s1[26]~0_combout  = (\reset~input_o ) # ((\registerfile_MIPS|s5[28]~0_combout  & (!\register_CTRL_3|saida [8] & !\register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|s5[28]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s1[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s1[26]~0 .lut_mask = 16'hFF02;
defparam \registerfile_MIPS|s1[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \registerfile_MIPS|s1[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneiv_lcell_comb \registerfile_MIPS|s6[26]~0 (
// Equation(s):
// \registerfile_MIPS|s6[26]~0_combout  = (\register_CTRL_3|saida [22] & (!\register_CTRL_3|saida [11] & (!\register_CTRL_3|saida [10] & !\register_CTRL_3|saida [7])))

	.dataa(\register_CTRL_3|saida [22]),
	.datab(\register_CTRL_3|saida [11]),
	.datac(\register_CTRL_3|saida [10]),
	.datad(\register_CTRL_3|saida [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|s6[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s6[26]~0 .lut_mask = 16'h0002;
defparam \registerfile_MIPS|s6[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneiv_lcell_comb \registerfile_MIPS|s0[18]~1 (
// Equation(s):
// \registerfile_MIPS|s0[18]~1_combout  = (\reset~input_o ) # ((\registerfile_MIPS|s6[26]~0_combout  & (!\register_CTRL_3|saida [8] & !\register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|s6[26]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0[18]~1 .lut_mask = 16'hFF02;
defparam \registerfile_MIPS|s0[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \registerfile_MIPS|s0[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneiv_lcell_comb \registerfile_MIPS|s2[26]~0 (
// Equation(s):
// \registerfile_MIPS|s2[26]~0_combout  = (\reset~input_o ) # ((\registerfile_MIPS|s6[26]~0_combout  & (\register_CTRL_3|saida [8] & !\register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|s6[26]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s2[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s2[26]~0 .lut_mask = 16'hFF08;
defparam \registerfile_MIPS|s2[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \registerfile_MIPS|s2[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~4 (
// Equation(s):
// \registerfile_MIPS|Mux61~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s2 [2]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s0 [2] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s0 [2]),
	.datac(\registerfile_MIPS|s2 [2]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~4 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~5 (
// Equation(s):
// \registerfile_MIPS|Mux61~5_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux61~4_combout  & (\registerfile_MIPS|s3 [2])) # (!\registerfile_MIPS|Mux61~4_combout  & ((\registerfile_MIPS|s1 [2]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux61~4_combout ))))

	.dataa(\registerfile_MIPS|s3 [2]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s1 [2]),
	.datad(\registerfile_MIPS|Mux61~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~5 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneiv_lcell_comb \control_MIPS|output_control[15]~3 (
// Equation(s):
// \control_MIPS|output_control[15]~3_combout  = (instruction[19] & (!instruction[30] & (\control_MIPS|WideOr2~0_combout  & !instruction[31])))

	.dataa(instruction[19]),
	.datab(instruction[30]),
	.datac(\control_MIPS|WideOr2~0_combout ),
	.datad(instruction[31]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[15]~3 .lut_mask = 16'h0020;
defparam \control_MIPS|output_control[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~6 (
// Equation(s):
// \registerfile_MIPS|Mux61~6_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|Mux61~3_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux61~5_combout )))))

	.dataa(\registerfile_MIPS|Mux61~3_combout ),
	.datab(\registerfile_MIPS|Mux61~5_combout ),
	.datac(\control_MIPS|output_control[14]~4_combout ),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~6 .lut_mask = 16'hFA0C;
defparam \registerfile_MIPS|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneiv_lcell_comb \registerfile_MIPS|s5[28]~1 (
// Equation(s):
// \registerfile_MIPS|s5[28]~1_combout  = (\reset~input_o ) # ((\registerfile_MIPS|s5[28]~0_combout  & (!\register_CTRL_3|saida [8] & \register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|s5[28]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s5[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s5[28]~1 .lut_mask = 16'hFF20;
defparam \registerfile_MIPS|s5[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N1
dffeas \registerfile_MIPS|s5[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~0 (
// Equation(s):
// \registerfile_MIPS|Mux61~0_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|s5 [2]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s4 [2]))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s4 [2]),
	.datac(\registerfile_MIPS|s5 [2]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~0 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneiv_lcell_comb \registerfile_MIPS|s7[7]~0 (
// Equation(s):
// \registerfile_MIPS|s7[7]~0_combout  = (\reset~input_o ) # ((\registerfile_MIPS|s5[28]~0_combout  & (\register_CTRL_3|saida [8] & \register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|s5[28]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s7[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s7[7]~0 .lut_mask = 16'hFF80;
defparam \registerfile_MIPS|s7[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N9
dffeas \registerfile_MIPS|s7[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneiv_lcell_comb \registerfile_MIPS|s6[26]~1 (
// Equation(s):
// \registerfile_MIPS|s6[26]~1_combout  = (\reset~input_o ) # ((\registerfile_MIPS|s6[26]~0_combout  & (\register_CTRL_3|saida [8] & \register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|s6[26]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s6[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s6[26]~1 .lut_mask = 16'hFF80;
defparam \registerfile_MIPS|s6[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N21
dffeas \registerfile_MIPS|s6[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~1 (
// Equation(s):
// \registerfile_MIPS|Mux61~1_combout  = (\registerfile_MIPS|Mux61~0_combout  & (((\registerfile_MIPS|s7 [2])) # (!\control_MIPS|output_control[13]~1_combout ))) # (!\registerfile_MIPS|Mux61~0_combout  & (\control_MIPS|output_control[13]~1_combout  & 
// ((\registerfile_MIPS|s6 [2]))))

	.dataa(\registerfile_MIPS|Mux61~0_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s7 [2]),
	.datad(\registerfile_MIPS|s6 [2]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|t7[26]~0 (
// Equation(s):
// \registerfile_MIPS|t7[26]~0_combout  = (\reset~input_o ) # ((\register_CTRL_3|saida [9] & (\register_CTRL_3|saida [8] & \registerfile_MIPS|t1[11]~0_combout )))

	.dataa(\register_CTRL_3|saida [9]),
	.datab(\reset~input_o ),
	.datac(\register_CTRL_3|saida [8]),
	.datad(\registerfile_MIPS|t1[11]~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t7[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t7[26]~0 .lut_mask = 16'hECCC;
defparam \registerfile_MIPS|t7[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \registerfile_MIPS|t7[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneiv_lcell_comb \registerfile_MIPS|t6[22]~0 (
// Equation(s):
// \registerfile_MIPS|t6[22]~0_combout  = (\reset~input_o ) # ((\registerfile_MIPS|t2[5]~0_combout  & (\register_CTRL_3|saida [8] & \register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|t2[5]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t6[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t6[22]~0 .lut_mask = 16'hFF80;
defparam \registerfile_MIPS|t6[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \registerfile_MIPS|t6[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneiv_lcell_comb \registerfile_MIPS|t5[14]~0 (
// Equation(s):
// \registerfile_MIPS|t5[14]~0_combout  = (\reset~input_o ) # ((\registerfile_MIPS|t1[11]~0_combout  & (!\register_CTRL_3|saida [8] & \register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|t1[11]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t5[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t5[14]~0 .lut_mask = 16'hFF20;
defparam \registerfile_MIPS|t5[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N5
dffeas \registerfile_MIPS|t5[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneiv_lcell_comb \registerfile_MIPS|t4[9]~0 (
// Equation(s):
// \registerfile_MIPS|t4[9]~0_combout  = (\reset~input_o ) # ((\register_CTRL_3|saida [9] & (!\register_CTRL_3|saida [8] & \registerfile_MIPS|t2[5]~0_combout )))

	.dataa(\reset~input_o ),
	.datab(\register_CTRL_3|saida [9]),
	.datac(\register_CTRL_3|saida [8]),
	.datad(\registerfile_MIPS|t2[5]~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t4[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t4[9]~0 .lut_mask = 16'hAEAA;
defparam \registerfile_MIPS|t4[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N7
dffeas \registerfile_MIPS|t4[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~7 (
// Equation(s):
// \registerfile_MIPS|Mux61~7_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|t5 [2])))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t4 [2]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t5 [2]),
	.datad(\registerfile_MIPS|t4 [2]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~8 (
// Equation(s):
// \registerfile_MIPS|Mux61~8_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux61~7_combout  & (\registerfile_MIPS|t7 [2])) # (!\registerfile_MIPS|Mux61~7_combout  & ((\registerfile_MIPS|t6 [2]))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux61~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [2]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t6 [2]),
	.datad(\registerfile_MIPS|Mux61~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~9 (
// Equation(s):
// \registerfile_MIPS|Mux61~9_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux61~6_combout  & ((\registerfile_MIPS|Mux61~8_combout ))) # (!\registerfile_MIPS|Mux61~6_combout  & (\registerfile_MIPS|Mux61~1_combout )))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux61~6_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux61~6_combout ),
	.datac(\registerfile_MIPS|Mux61~1_combout ),
	.datad(\registerfile_MIPS|Mux61~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~9 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneiv_lcell_comb \control_MIPS|output_control[16]~5 (
// Equation(s):
// \control_MIPS|output_control[16]~5_combout  = ((instruction[31]) # ((instruction[30]) # (!\control_MIPS|WideOr2~0_combout ))) # (!instruction[20])

	.dataa(instruction[20]),
	.datab(instruction[31]),
	.datac(\control_MIPS|WideOr2~0_combout ),
	.datad(instruction[30]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[16]~5 .lut_mask = 16'hFFDF;
defparam \control_MIPS|output_control[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \register_B_1|saida[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[2]~2_combout ),
	.asdata(\registerfile_MIPS|Mux61~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[2] .is_wysiwyg = "true";
defparam \register_B_1|saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneiv_lcell_comb \output_register_B_1[2] (
// Equation(s):
// output_register_B_1[2] = LCELL(\register_B_1|saida [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[2]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[2] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~9 (
// Equation(s):
// \alu_MIPS|Add0~9_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [2])) # (!output_register_ctrl_1[6] & ((output_register_B_1[2])))))

	.dataa(\register_IMM|saida [2]),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[2]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~9 .lut_mask = 16'h636C;
defparam \alu_MIPS|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N27
dffeas \register_IMM|saida[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[1] .is_wysiwyg = "true";
defparam \register_IMM|saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneiv_lcell_comb \instruction[24] (
// Equation(s):
// instruction[24] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a24 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(instruction[24]),
	.cout());
// synopsys translate_off
defparam \instruction[24] .lut_mask = 16'hFF00;
defparam \instruction[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneiv_lcell_comb \control_MIPS|output_control[20]~8 (
// Equation(s):
// \control_MIPS|output_control[20]~8_combout  = (!instruction[31] & (\control_MIPS|WideOr2~0_combout  & (!instruction[30] & instruction[24])))

	.dataa(instruction[31]),
	.datab(\control_MIPS|WideOr2~0_combout ),
	.datac(instruction[30]),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[20]~8 .lut_mask = 16'h0400;
defparam \control_MIPS|output_control[20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneiv_lcell_comb \registerfile_MIPS|s0~2 (
// Equation(s):
// \registerfile_MIPS|s0~2_combout  = (!\reset~input_o  & \register_B_1|saida[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[1]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~2 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \registerfile_MIPS|s3[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \registerfile_MIPS|s7[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~7 (
// Equation(s):
// \registerfile_MIPS|Mux30~7_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout ) # ((\registerfile_MIPS|s7 [1])))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s3 [1])))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s3 [1]),
	.datad(\registerfile_MIPS|s7 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \registerfile_MIPS|t3[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneiv_lcell_comb \registerfile_MIPS|t7[1]~feeder (
// Equation(s):
// \registerfile_MIPS|t7[1]~feeder_combout  = \registerfile_MIPS|s0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerfile_MIPS|s0~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t7[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t7[1]~feeder .lut_mask = 16'hFF00;
defparam \registerfile_MIPS|t7[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \registerfile_MIPS|t7[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|t7[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~8 (
// Equation(s):
// \registerfile_MIPS|Mux30~8_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux30~7_combout  & ((\registerfile_MIPS|t7 [1]))) # (!\registerfile_MIPS|Mux30~7_combout  & (\registerfile_MIPS|t3 [1])))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux30~7_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux30~7_combout ),
	.datac(\registerfile_MIPS|t3 [1]),
	.datad(\registerfile_MIPS|t7 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \registerfile_MIPS|s0[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \registerfile_MIPS|t0[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~4 (
// Equation(s):
// \registerfile_MIPS|Mux30~4_combout  = (\control_MIPS|output_control[19]~7_combout  & (\control_MIPS|output_control[20]~8_combout )) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|t0 
// [1]))) # (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s0 [1]))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s0 [1]),
	.datad(\registerfile_MIPS|t0 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \registerfile_MIPS|t4[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneiv_lcell_comb \registerfile_MIPS|s4[19]~0 (
// Equation(s):
// \registerfile_MIPS|s4[19]~0_combout  = (\reset~input_o ) # ((\registerfile_MIPS|s6[26]~0_combout  & (!\register_CTRL_3|saida [8] & \register_CTRL_3|saida [9])))

	.dataa(\registerfile_MIPS|s6[26]~0_combout ),
	.datab(\register_CTRL_3|saida [8]),
	.datac(\register_CTRL_3|saida [9]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s4[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s4[19]~0 .lut_mask = 16'hFF20;
defparam \registerfile_MIPS|s4[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \registerfile_MIPS|s4[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~5 (
// Equation(s):
// \registerfile_MIPS|Mux30~5_combout  = (\registerfile_MIPS|Mux30~4_combout  & (((\registerfile_MIPS|t4 [1])) # (!\control_MIPS|output_control[19]~7_combout ))) # (!\registerfile_MIPS|Mux30~4_combout  & (\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|s4 [1]))))

	.dataa(\registerfile_MIPS|Mux30~4_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|t4 [1]),
	.datad(\registerfile_MIPS|s4 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \registerfile_MIPS|s1[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \registerfile_MIPS|s5[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~2 (
// Equation(s):
// \registerfile_MIPS|Mux30~2_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout ) # ((\registerfile_MIPS|s5 [1])))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s1 [1])))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s1 [1]),
	.datad(\registerfile_MIPS|s5 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \registerfile_MIPS|t5[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \registerfile_MIPS|t1[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~3 (
// Equation(s):
// \registerfile_MIPS|Mux30~3_combout  = (\registerfile_MIPS|Mux30~2_combout  & (((\registerfile_MIPS|t5 [1])) # (!\control_MIPS|output_control[20]~8_combout ))) # (!\registerfile_MIPS|Mux30~2_combout  & (\control_MIPS|output_control[20]~8_combout  & 
// ((\registerfile_MIPS|t1 [1]))))

	.dataa(\registerfile_MIPS|Mux30~2_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|t5 [1]),
	.datad(\registerfile_MIPS|t1 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~6 (
// Equation(s):
// \registerfile_MIPS|Mux30~6_combout  = (\control_MIPS|output_control[18]~10_combout  & (((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & 
// ((\registerfile_MIPS|Mux30~3_combout ))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux30~5_combout ))))

	.dataa(\registerfile_MIPS|Mux30~5_combout ),
	.datab(\registerfile_MIPS|Mux30~3_combout ),
	.datac(\control_MIPS|output_control[18]~10_combout ),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~6 .lut_mask = 16'hFC0A;
defparam \registerfile_MIPS|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \registerfile_MIPS|t6[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \registerfile_MIPS|s6[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \registerfile_MIPS|s2[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \registerfile_MIPS|t2[1] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~0 (
// Equation(s):
// \registerfile_MIPS|Mux30~0_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout ) # ((\registerfile_MIPS|t2 [1])))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s2 [1])))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [1]),
	.datad(\registerfile_MIPS|t2 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~1 (
// Equation(s):
// \registerfile_MIPS|Mux30~1_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux30~0_combout  & (\registerfile_MIPS|t6 [1])) # (!\registerfile_MIPS|Mux30~0_combout  & ((\registerfile_MIPS|s6 [1]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux30~0_combout ))))

	.dataa(\registerfile_MIPS|t6 [1]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s6 [1]),
	.datad(\registerfile_MIPS|Mux30~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~9 (
// Equation(s):
// \registerfile_MIPS|Mux30~9_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux30~6_combout  & (\registerfile_MIPS|Mux30~8_combout )) # (!\registerfile_MIPS|Mux30~6_combout  & ((\registerfile_MIPS|Mux30~1_combout ))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux30~6_combout ))))

	.dataa(\registerfile_MIPS|Mux30~8_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|Mux30~6_combout ),
	.datad(\registerfile_MIPS|Mux30~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~9 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneiv_lcell_comb \instruction[25] (
// Equation(s):
// instruction[25] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a25 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(instruction[25]),
	.cout());
// synopsys translate_off
defparam \instruction[25] .lut_mask = 16'hFF00;
defparam \instruction[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneiv_lcell_comb \control_MIPS|output_control[21]~11 (
// Equation(s):
// \control_MIPS|output_control[21]~11_combout  = (!instruction[31] & (\control_MIPS|WideOr2~0_combout  & (!instruction[30] & instruction[25])))

	.dataa(instruction[31]),
	.datab(\control_MIPS|WideOr2~0_combout ),
	.datac(instruction[30]),
	.datad(instruction[25]),
	.cin(gnd),
	.combout(\control_MIPS|output_control[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|output_control[21]~11 .lut_mask = 16'h0400;
defparam \control_MIPS|output_control[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~10 (
// Equation(s):
// \registerfile_MIPS|Mux30~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[1]~1_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux30~9_combout ))

	.dataa(\registerfile_MIPS|Mux30~9_combout ),
	.datab(\register_B_1|saida[1]~1_combout ),
	.datac(gnd),
	.datad(\control_MIPS|output_control[21]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~10 .lut_mask = 16'hCCAA;
defparam \registerfile_MIPS|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N3
dffeas \register_A|saida[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux30~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[1] .is_wysiwyg = "true";
defparam \register_A|saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneiv_lcell_comb \output_register_A[1] (
// Equation(s):
// output_register_A[1] = LCELL(\register_A|saida [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [1]),
	.cin(gnd),
	.combout(output_register_A[1]),
	.cout());
// synopsys translate_off
defparam \output_register_A[1] .lut_mask = 16'hFF00;
defparam \output_register_A[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneiv_lcell_comb \mux_Execute_1|out[1]~2 (
// Equation(s):
// \mux_Execute_1|out[1]~2_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [1])) # (!output_register_ctrl_1[6] & ((output_register_B_1[1])))

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(\register_IMM|saida [1]),
	.datad(output_register_B_1[1]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[1]~2 .lut_mask = 16'hF5A0;
defparam \mux_Execute_1|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneiv_lcell_comb \output_mult[1] (
// Equation(s):
// output_mult[1] = LCELL(\multiplicador|ACC0|Saidas [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [1]),
	.cin(gnd),
	.combout(output_mult[1]),
	.cout());
// synopsys translate_off
defparam \output_mult[1] .lut_mask = 16'hFF00;
defparam \output_mult[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneiv_lcell_comb \register_D_1|saida[22]~1 (
// Equation(s):
// \register_D_1|saida[22]~1_combout  = (!output_register_ctrl_1[5] & ((output_register_ctrl_1[3]) # (!output_register_ctrl_1[4])))

	.dataa(gnd),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_ctrl_1[5]),
	.datad(output_register_ctrl_1[4]),
	.cin(gnd),
	.combout(\register_D_1|saida[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_D_1|saida[22]~1 .lut_mask = 16'h0C0F;
defparam \register_D_1|saida[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \register_D_2|saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[0] .is_wysiwyg = "true";
defparam \register_D_2|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneiv_lcell_comb \output_register_ctrl_1[0] (
// Equation(s):
// output_register_ctrl_1[0] = LCELL(\register_CTRL_1|saida [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_CTRL_1|saida [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[0]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[0] .lut_mask = 16'hF0F0;
defparam \output_register_ctrl_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \register_CTRL_2|saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|saida[0] .is_wysiwyg = "true";
defparam \register_CTRL_2|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneiv_lcell_comb \register_CTRL_3|saida[0]~feeder (
// Equation(s):
// \register_CTRL_3|saida[0]~feeder_combout  = \register_CTRL_2|saida [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_2|saida [0]),
	.cin(gnd),
	.combout(\register_CTRL_3|saida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_CTRL_3|saida[0]~feeder .lut_mask = 16'hFF00;
defparam \register_CTRL_3|saida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \register_CTRL_3|saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_CTRL_3|saida[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|saida[0] .is_wysiwyg = "true";
defparam \register_CTRL_3|saida[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \register_B_2|saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[0] .is_wysiwyg = "true";
defparam \register_B_2|saida[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \register_IMM|saida[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[3] .is_wysiwyg = "true";
defparam \register_IMM|saida[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \register_IMM|saida[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[5] .is_wysiwyg = "true";
defparam \register_IMM|saida[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \register_D_2|saida[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_D_1[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[5] .is_wysiwyg = "true";
defparam \register_D_2|saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneiv_lcell_comb \instruction[6] (
// Equation(s):
// instruction[6] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a6 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im|instructionInt_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[6]),
	.cout());
// synopsys translate_off
defparam \instruction[6] .lut_mask = 16'hF0F0;
defparam \instruction[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N3
dffeas \register_IMM|saida[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[6] .is_wysiwyg = "true";
defparam \register_IMM|saida[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \register_D_2|saida[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[6] .is_wysiwyg = "true";
defparam \register_D_2|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneiv_lcell_comb \multiplicador|COUNT0|n[0]~6 (
// Equation(s):
// \multiplicador|COUNT0|n[0]~6_combout  = \multiplicador|COUNT0|n [0] $ (VCC)
// \multiplicador|COUNT0|n[0]~7  = CARRY(\multiplicador|COUNT0|n [0])

	.dataa(\multiplicador|COUNT0|n [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\multiplicador|COUNT0|n[0]~6_combout ),
	.cout(\multiplicador|COUNT0|n[0]~7 ));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[0]~6 .lut_mask = 16'h55AA;
defparam \multiplicador|COUNT0|n[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneiv_lcell_comb \multiplicador|COUNT0|n[2]~11 (
// Equation(s):
// \multiplicador|COUNT0|n[2]~11_combout  = (\multiplicador|COUNT0|n [2] & (\multiplicador|COUNT0|n[1]~10  $ (GND))) # (!\multiplicador|COUNT0|n [2] & (!\multiplicador|COUNT0|n[1]~10  & VCC))
// \multiplicador|COUNT0|n[2]~12  = CARRY((\multiplicador|COUNT0|n [2] & !\multiplicador|COUNT0|n[1]~10 ))

	.dataa(\multiplicador|COUNT0|n [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|COUNT0|n[1]~10 ),
	.combout(\multiplicador|COUNT0|n[2]~11_combout ),
	.cout(\multiplicador|COUNT0|n[2]~12 ));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[2]~11 .lut_mask = 16'hA50A;
defparam \multiplicador|COUNT0|n[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneiv_lcell_comb \multiplicador|COUNT0|n[3]~13 (
// Equation(s):
// \multiplicador|COUNT0|n[3]~13_combout  = (\multiplicador|COUNT0|n [3] & (!\multiplicador|COUNT0|n[2]~12 )) # (!\multiplicador|COUNT0|n [3] & ((\multiplicador|COUNT0|n[2]~12 ) # (GND)))
// \multiplicador|COUNT0|n[3]~14  = CARRY((!\multiplicador|COUNT0|n[2]~12 ) # (!\multiplicador|COUNT0|n [3]))

	.dataa(\multiplicador|COUNT0|n [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|COUNT0|n[2]~12 ),
	.combout(\multiplicador|COUNT0|n[3]~13_combout ),
	.cout(\multiplicador|COUNT0|n[3]~14 ));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[3]~13 .lut_mask = 16'h5A5F;
defparam \multiplicador|COUNT0|n[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneiv_lcell_comb \multiplicador|COUNT0|n[4]~15 (
// Equation(s):
// \multiplicador|COUNT0|n[4]~15_combout  = (\multiplicador|COUNT0|n [4] & (\multiplicador|COUNT0|n[3]~14  $ (GND))) # (!\multiplicador|COUNT0|n [4] & (!\multiplicador|COUNT0|n[3]~14  & VCC))
// \multiplicador|COUNT0|n[4]~16  = CARRY((\multiplicador|COUNT0|n [4] & !\multiplicador|COUNT0|n[3]~14 ))

	.dataa(gnd),
	.datab(\multiplicador|COUNT0|n [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|COUNT0|n[3]~14 ),
	.combout(\multiplicador|COUNT0|n[4]~15_combout ),
	.cout(\multiplicador|COUNT0|n[4]~16 ));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[4]~15 .lut_mask = 16'hC30C;
defparam \multiplicador|COUNT0|n[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneiv_lcell_comb \multiplicador|COUNT0|n[5]~17 (
// Equation(s):
// \multiplicador|COUNT0|n[5]~17_combout  = \multiplicador|COUNT0|n[4]~16  $ (\multiplicador|COUNT0|n [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|COUNT0|n [5]),
	.cin(\multiplicador|COUNT0|n[4]~16 ),
	.combout(\multiplicador|COUNT0|n[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|COUNT0|n[5]~17 .lut_mask = 16'h0FF0;
defparam \multiplicador|COUNT0|n[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \multiplicador|COUNT0|n[5] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|COUNT0|n[5]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador|CON0|Load~0_combout ),
	.ena(\multiplicador|COUNT0|n[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|COUNT0|n [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[5] .is_wysiwyg = "true";
defparam \multiplicador|COUNT0|n[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneiv_lcell_comb \multiplicador|COUNT0|n[1]~8 (
// Equation(s):
// \multiplicador|COUNT0|n[1]~8_combout  = ((\multiplicador|COUNT0|n [5]) # ((\multiplicador|COUNT0|n [4]) # (\multiplicador|CON0|Load~0_combout ))) # (!\multiplicador|COUNT0|Equal0~0_combout )

	.dataa(\multiplicador|COUNT0|Equal0~0_combout ),
	.datab(\multiplicador|COUNT0|n [5]),
	.datac(\multiplicador|COUNT0|n [4]),
	.datad(\multiplicador|CON0|Load~0_combout ),
	.cin(gnd),
	.combout(\multiplicador|COUNT0|n[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|COUNT0|n[1]~8 .lut_mask = 16'hFFFD;
defparam \multiplicador|COUNT0|n[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N13
dffeas \multiplicador|COUNT0|n[3] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|COUNT0|n[3]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador|CON0|Load~0_combout ),
	.ena(\multiplicador|COUNT0|n[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|COUNT0|n [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[3] .is_wysiwyg = "true";
defparam \multiplicador|COUNT0|n[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N15
dffeas \multiplicador|COUNT0|n[4] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|COUNT0|n[4]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador|CON0|Load~0_combout ),
	.ena(\multiplicador|COUNT0|n[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|COUNT0|n [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[4] .is_wysiwyg = "true";
defparam \multiplicador|COUNT0|n[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneiv_lcell_comb \multiplicador|CON0|state~11 (
// Equation(s):
// \multiplicador|CON0|state~11_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|COUNT0|Equal0~0_combout  & (!\multiplicador|COUNT0|n [4] & \multiplicador|COUNT0|n [5])))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(\multiplicador|COUNT0|Equal0~0_combout ),
	.datac(\multiplicador|COUNT0|n [4]),
	.datad(\multiplicador|COUNT0|n [5]),
	.cin(gnd),
	.combout(\multiplicador|CON0|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|CON0|state~11 .lut_mask = 16'h0800;
defparam \multiplicador|CON0|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \multiplicador|CON0|state.S3 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|CON0|state~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|CON0|state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|CON0|state.S3 .is_wysiwyg = "true";
defparam \multiplicador|CON0|state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneiv_lcell_comb \multiplicador|CON0|Selector0~0 (
// Equation(s):
// \multiplicador|CON0|Selector0~0_combout  = (!\multiplicador|CON0|state.S3~q  & ((output_register_ctrl_1[5]) # (\multiplicador|CON0|state.S0~q )))

	.dataa(output_register_ctrl_1[5]),
	.datab(gnd),
	.datac(\multiplicador|CON0|state.S0~q ),
	.datad(\multiplicador|CON0|state.S3~q ),
	.cin(gnd),
	.combout(\multiplicador|CON0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|CON0|Selector0~0 .lut_mask = 16'h00FA;
defparam \multiplicador|CON0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N25
dffeas \multiplicador|CON0|state.S0 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|CON0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|CON0|state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|CON0|state.S0 .is_wysiwyg = "true";
defparam \multiplicador|CON0|state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneiv_lcell_comb \multiplicador|CON0|Load~0 (
// Equation(s):
// \multiplicador|CON0|Load~0_combout  = (output_register_ctrl_1[5] & !\multiplicador|CON0|state.S0~q )

	.dataa(output_register_ctrl_1[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|CON0|state.S0~q ),
	.cin(gnd),
	.combout(\multiplicador|CON0|Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|CON0|Load~0 .lut_mask = 16'h00AA;
defparam \multiplicador|CON0|Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N7
dffeas \multiplicador|COUNT0|n[0] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|COUNT0|n[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador|CON0|Load~0_combout ),
	.ena(\multiplicador|COUNT0|n[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|COUNT0|n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[0] .is_wysiwyg = "true";
defparam \multiplicador|COUNT0|n[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneiv_lcell_comb \multiplicador|COUNT0|n[1]~9 (
// Equation(s):
// \multiplicador|COUNT0|n[1]~9_combout  = (\multiplicador|COUNT0|n [1] & (!\multiplicador|COUNT0|n[0]~7 )) # (!\multiplicador|COUNT0|n [1] & ((\multiplicador|COUNT0|n[0]~7 ) # (GND)))
// \multiplicador|COUNT0|n[1]~10  = CARRY((!\multiplicador|COUNT0|n[0]~7 ) # (!\multiplicador|COUNT0|n [1]))

	.dataa(gnd),
	.datab(\multiplicador|COUNT0|n [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|COUNT0|n[0]~7 ),
	.combout(\multiplicador|COUNT0|n[1]~9_combout ),
	.cout(\multiplicador|COUNT0|n[1]~10 ));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[1]~9 .lut_mask = 16'h3C3F;
defparam \multiplicador|COUNT0|n[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \multiplicador|COUNT0|n[1] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|COUNT0|n[1]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador|CON0|Load~0_combout ),
	.ena(\multiplicador|COUNT0|n[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|COUNT0|n [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[1] .is_wysiwyg = "true";
defparam \multiplicador|COUNT0|n[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N11
dffeas \multiplicador|COUNT0|n[2] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|COUNT0|n[2]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador|CON0|Load~0_combout ),
	.ena(\multiplicador|COUNT0|n[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|COUNT0|n [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|COUNT0|n[2] .is_wysiwyg = "true";
defparam \multiplicador|COUNT0|n[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneiv_lcell_comb \multiplicador|COUNT0|Equal0~0 (
// Equation(s):
// \multiplicador|COUNT0|Equal0~0_combout  = (!\multiplicador|COUNT0|n [2] & (!\multiplicador|COUNT0|n [3] & (!\multiplicador|COUNT0|n [1] & !\multiplicador|COUNT0|n [0])))

	.dataa(\multiplicador|COUNT0|n [2]),
	.datab(\multiplicador|COUNT0|n [3]),
	.datac(\multiplicador|COUNT0|n [1]),
	.datad(\multiplicador|COUNT0|n [0]),
	.cin(gnd),
	.combout(\multiplicador|COUNT0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|COUNT0|Equal0~0 .lut_mask = 16'h0001;
defparam \multiplicador|COUNT0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneiv_lcell_comb \multiplicador|CON0|Selector1~0 (
// Equation(s):
// \multiplicador|CON0|Selector1~0_combout  = (\multiplicador|COUNT0|n [4]) # (!\multiplicador|COUNT0|n [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|COUNT0|n [4]),
	.datad(\multiplicador|COUNT0|n [5]),
	.cin(gnd),
	.combout(\multiplicador|CON0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|CON0|Selector1~0 .lut_mask = 16'hF0FF;
defparam \multiplicador|CON0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneiv_lcell_comb \multiplicador|CON0|Selector1~1 (
// Equation(s):
// \multiplicador|CON0|Selector1~1_combout  = (\multiplicador|CON0|Load~0_combout ) # ((\multiplicador|CON0|state.S2~q  & ((\multiplicador|CON0|Selector1~0_combout ) # (!\multiplicador|COUNT0|Equal0~0_combout ))))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(\multiplicador|COUNT0|Equal0~0_combout ),
	.datac(\multiplicador|CON0|Selector1~0_combout ),
	.datad(\multiplicador|CON0|Load~0_combout ),
	.cin(gnd),
	.combout(\multiplicador|CON0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|CON0|Selector1~1 .lut_mask = 16'hFFA2;
defparam \multiplicador|CON0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N19
dffeas \multiplicador|CON0|state.S1 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|CON0|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|CON0|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|CON0|state.S1 .is_wysiwyg = "true";
defparam \multiplicador|CON0|state.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneiv_lcell_comb \multiplicador|CON0|state.S2~feeder (
// Equation(s):
// \multiplicador|CON0|state.S2~feeder_combout  = \multiplicador|CON0|state.S1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|CON0|state.S1~q ),
	.cin(gnd),
	.combout(\multiplicador|CON0|state.S2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|CON0|state.S2~feeder .lut_mask = 16'hFF00;
defparam \multiplicador|CON0|state.S2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N17
dffeas \multiplicador|CON0|state.S2 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|CON0|state.S2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|CON0|state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|CON0|state.S2 .is_wysiwyg = "true";
defparam \multiplicador|CON0|state.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneiv_lcell_comb \registerfile_MIPS|s0~11 (
// Equation(s):
// \registerfile_MIPS|s0~11_combout  = (\register_B_1|saida[10]~10_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\register_B_1|saida[10]~10_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~11 .lut_mask = 16'h0C0C;
defparam \registerfile_MIPS|s0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N15
dffeas \registerfile_MIPS|t4[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \registerfile_MIPS|t5[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~7 (
// Equation(s):
// \registerfile_MIPS|Mux21~7_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout ) # ((\registerfile_MIPS|t5 [10])))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t4 [10])))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t4 [10]),
	.datad(\registerfile_MIPS|t5 [10]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \registerfile_MIPS|t6[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \registerfile_MIPS|t7[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~8 (
// Equation(s):
// \registerfile_MIPS|Mux21~8_combout  = (\registerfile_MIPS|Mux21~7_combout  & (((\registerfile_MIPS|t7 [10])) # (!\control_MIPS|output_control[18]~10_combout ))) # (!\registerfile_MIPS|Mux21~7_combout  & (\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|t6 [10])))

	.dataa(\registerfile_MIPS|Mux21~7_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t6 [10]),
	.datad(\registerfile_MIPS|t7 [10]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N19
dffeas \registerfile_MIPS|s4[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N9
dffeas \registerfile_MIPS|s5[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~0 (
// Equation(s):
// \registerfile_MIPS|Mux21~0_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s5 
// [10]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [10]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [10]),
	.datad(\registerfile_MIPS|s5 [10]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \registerfile_MIPS|s6[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \registerfile_MIPS|s7[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~1 (
// Equation(s):
// \registerfile_MIPS|Mux21~1_combout  = (\registerfile_MIPS|Mux21~0_combout  & (((\registerfile_MIPS|s7 [10])) # (!\control_MIPS|output_control[18]~10_combout ))) # (!\registerfile_MIPS|Mux21~0_combout  & (\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|s6 [10])))

	.dataa(\registerfile_MIPS|Mux21~0_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s6 [10]),
	.datad(\registerfile_MIPS|s7 [10]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N11
dffeas \registerfile_MIPS|t0[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \registerfile_MIPS|t2[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~2 (
// Equation(s):
// \registerfile_MIPS|Mux21~2_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t2 
// [10]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t0 [10]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t0 [10]),
	.datad(\registerfile_MIPS|t2 [10]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N23
dffeas \registerfile_MIPS|t1[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \registerfile_MIPS|t3[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~3 (
// Equation(s):
// \registerfile_MIPS|Mux21~3_combout  = (\registerfile_MIPS|Mux21~2_combout  & (((\registerfile_MIPS|t3 [10]) # (!\control_MIPS|output_control[17]~9_combout )))) # (!\registerfile_MIPS|Mux21~2_combout  & (\registerfile_MIPS|t1 [10] & 
// ((\control_MIPS|output_control[17]~9_combout ))))

	.dataa(\registerfile_MIPS|Mux21~2_combout ),
	.datab(\registerfile_MIPS|t1 [10]),
	.datac(\registerfile_MIPS|t3 [10]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N9
dffeas \registerfile_MIPS|s2[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N3
dffeas \registerfile_MIPS|s0[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~4 (
// Equation(s):
// \registerfile_MIPS|Mux21~4_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|s2 [10]) # ((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|s0 [10] & 
// !\control_MIPS|output_control[17]~9_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|s2 [10]),
	.datac(\registerfile_MIPS|s0 [10]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~4 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \registerfile_MIPS|s3[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \registerfile_MIPS|s1[10] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~5 (
// Equation(s):
// \registerfile_MIPS|Mux21~5_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux21~4_combout  & (\registerfile_MIPS|s3 [10])) # (!\registerfile_MIPS|Mux21~4_combout  & ((\registerfile_MIPS|s1 [10]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux21~4_combout ))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux21~4_combout ),
	.datac(\registerfile_MIPS|s3 [10]),
	.datad(\registerfile_MIPS|s1 [10]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~6 (
// Equation(s):
// \registerfile_MIPS|Mux21~6_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|Mux21~3_combout )) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux21~5_combout )))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|Mux21~3_combout ),
	.datac(\control_MIPS|output_control[20]~8_combout ),
	.datad(\registerfile_MIPS|Mux21~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~6 .lut_mask = 16'hE5E0;
defparam \registerfile_MIPS|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~9 (
// Equation(s):
// \registerfile_MIPS|Mux21~9_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux21~6_combout  & (\registerfile_MIPS|Mux21~8_combout )) # (!\registerfile_MIPS|Mux21~6_combout  & ((\registerfile_MIPS|Mux21~1_combout ))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux21~6_combout ))))

	.dataa(\registerfile_MIPS|Mux21~8_combout ),
	.datab(\registerfile_MIPS|Mux21~1_combout ),
	.datac(\control_MIPS|output_control[19]~7_combout ),
	.datad(\registerfile_MIPS|Mux21~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~10 (
// Equation(s):
// \registerfile_MIPS|Mux21~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[10]~10_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux21~9_combout )))

	.dataa(\control_MIPS|output_control[21]~11_combout ),
	.datab(\register_B_1|saida[10]~10_combout ),
	.datac(\registerfile_MIPS|Mux21~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~10 .lut_mask = 16'hD8D8;
defparam \registerfile_MIPS|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \register_A|saida[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux21~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[10] .is_wysiwyg = "true";
defparam \register_A|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneiv_lcell_comb \output_register_A[10] (
// Equation(s):
// output_register_A[10] = LCELL(\register_A|saida [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [10]),
	.cin(gnd),
	.combout(output_register_A[10]),
	.cout());
// synopsys translate_off
defparam \output_register_A[10] .lut_mask = 16'hFF00;
defparam \output_register_A[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \register_IMM|saida[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[13] .is_wysiwyg = "true";
defparam \register_IMM|saida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneiv_lcell_comb \register_B_1|saida[13]~feeder (
// Equation(s):
// \register_B_1|saida[13]~feeder_combout  = \register_B_1|saida[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[13]~13_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[13]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneiv_lcell_comb \registerfile_MIPS|s0~14 (
// Equation(s):
// \registerfile_MIPS|s0~14_combout  = (!\reset~input_o  & \register_B_1|saida[13]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[13]~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~14 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \registerfile_MIPS|t7[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \registerfile_MIPS|s3[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \registerfile_MIPS|s7[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~7 (
// Equation(s):
// \registerfile_MIPS|Mux50~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s7 [13]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s3 [13] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s3 [13]),
	.datac(\registerfile_MIPS|s7 [13]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \registerfile_MIPS|t3[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~8 (
// Equation(s):
// \registerfile_MIPS|Mux50~8_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux50~7_combout  & (\registerfile_MIPS|t7 [13])) # (!\registerfile_MIPS|Mux50~7_combout  & ((\registerfile_MIPS|t3 [13]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux50~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [13]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|Mux50~7_combout ),
	.datad(\registerfile_MIPS|t3 [13]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~8 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \registerfile_MIPS|s0[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \registerfile_MIPS|t0[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~4 (
// Equation(s):
// \registerfile_MIPS|Mux50~4_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t0 [13]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s0 [13]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s0 [13]),
	.datac(\registerfile_MIPS|t0 [13]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~4 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N11
dffeas \registerfile_MIPS|s4[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N21
dffeas \registerfile_MIPS|t4[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~5 (
// Equation(s):
// \registerfile_MIPS|Mux50~5_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux50~4_combout  & ((\registerfile_MIPS|t4 [13]))) # (!\registerfile_MIPS|Mux50~4_combout  & (\registerfile_MIPS|s4 [13])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux50~4_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux50~4_combout ),
	.datac(\registerfile_MIPS|s4 [13]),
	.datad(\registerfile_MIPS|t4 [13]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \registerfile_MIPS|s5[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \registerfile_MIPS|s1[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~2 (
// Equation(s):
// \registerfile_MIPS|Mux50~2_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s5 
// [13])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s1 [13])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s5 [13]),
	.datad(\registerfile_MIPS|s1 [13]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \registerfile_MIPS|t5[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \registerfile_MIPS|t1[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~3 (
// Equation(s):
// \registerfile_MIPS|Mux50~3_combout  = (\registerfile_MIPS|Mux50~2_combout  & ((\registerfile_MIPS|t5 [13]) # ((!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux50~2_combout  & (((\registerfile_MIPS|t1 [13] & 
// \control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|Mux50~2_combout ),
	.datab(\registerfile_MIPS|t5 [13]),
	.datac(\registerfile_MIPS|t1 [13]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~3 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~6 (
// Equation(s):
// \registerfile_MIPS|Mux50~6_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|Mux50~3_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|Mux50~5_combout )))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux50~5_combout ),
	.datad(\registerfile_MIPS|Mux50~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~6 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \registerfile_MIPS|s6[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \registerfile_MIPS|t6[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \registerfile_MIPS|t2[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \registerfile_MIPS|s2[13] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~0 (
// Equation(s):
// \registerfile_MIPS|Mux50~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t2 [13])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [13]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t2 [13]),
	.datad(\registerfile_MIPS|s2 [13]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~1 (
// Equation(s):
// \registerfile_MIPS|Mux50~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux50~0_combout  & ((\registerfile_MIPS|t6 [13]))) # (!\registerfile_MIPS|Mux50~0_combout  & (\registerfile_MIPS|s6 [13])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux50~0_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s6 [13]),
	.datac(\registerfile_MIPS|t6 [13]),
	.datad(\registerfile_MIPS|Mux50~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~1 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~9 (
// Equation(s):
// \registerfile_MIPS|Mux50~9_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux50~6_combout  & (\registerfile_MIPS|Mux50~8_combout )) # (!\registerfile_MIPS|Mux50~6_combout  & ((\registerfile_MIPS|Mux50~1_combout ))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux50~6_combout ))))

	.dataa(\registerfile_MIPS|Mux50~8_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux50~6_combout ),
	.datad(\registerfile_MIPS|Mux50~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~9 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \register_B_1|saida[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[13]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux50~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[13] .is_wysiwyg = "true";
defparam \register_B_1|saida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneiv_lcell_comb \output_register_B_1[13] (
// Equation(s):
// output_register_B_1[13] = LCELL(\register_B_1|saida [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[13]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[13] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneiv_lcell_comb \alu_MIPS|Add0~41 (
// Equation(s):
// \alu_MIPS|Add0~41_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [13])) # (!output_register_ctrl_1[6] & ((output_register_B_1[13])))))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_ctrl_1[3]),
	.datac(\register_IMM|saida [13]),
	.datad(output_register_B_1[13]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~41 .lut_mask = 16'h396C;
defparam \alu_MIPS|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \register_IMM|saida[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[12] .is_wysiwyg = "true";
defparam \register_IMM|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneiv_lcell_comb \output_mult[8] (
// Equation(s):
// output_mult[8] = LCELL(\multiplicador|ACC0|Saidas [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[8]),
	.cout());
// synopsys translate_off
defparam \output_mult[8] .lut_mask = 16'hF0F0;
defparam \output_mult[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneiv_lcell_comb \output_mult[9] (
// Equation(s):
// output_mult[9] = LCELL(\multiplicador|ACC0|Saidas [9])

	.dataa(gnd),
	.datab(\multiplicador|ACC0|Saidas [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[9]),
	.cout());
// synopsys translate_off
defparam \output_mult[9] .lut_mask = 16'hCCCC;
defparam \output_mult[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneiv_lcell_comb \instruction[9] (
// Equation(s):
// instruction[9] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(instruction[9]),
	.cout());
// synopsys translate_off
defparam \instruction[9] .lut_mask = 16'hFF00;
defparam \instruction[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N19
dffeas \register_IMM|saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[9] .is_wysiwyg = "true";
defparam \register_IMM|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~2 (
// Equation(s):
// \alu_MIPS|Add0~2_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [9])) # (!output_register_ctrl_1[6] & ((output_register_B_1[9])))))

	.dataa(output_register_ctrl_1[6]),
	.datab(\register_IMM|saida [9]),
	.datac(output_register_ctrl_1[3]),
	.datad(output_register_B_1[9]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~2 .lut_mask = 16'h2D78;
defparam \alu_MIPS|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneiv_lcell_comb \registerfile_MIPS|s0~10 (
// Equation(s):
// \registerfile_MIPS|s0~10_combout  = (\register_B_1|saida[9]~9_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\register_B_1|saida[9]~9_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~10 .lut_mask = 16'h0C0C;
defparam \registerfile_MIPS|s0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \registerfile_MIPS|s7[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \registerfile_MIPS|s3[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~7 (
// Equation(s):
// \registerfile_MIPS|Mux22~7_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & 
// (\registerfile_MIPS|s7 [9])) # (!\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s3 [9])))))

	.dataa(\registerfile_MIPS|s7 [9]),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s3 [9]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \registerfile_MIPS|t7[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \registerfile_MIPS|t3[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~8 (
// Equation(s):
// \registerfile_MIPS|Mux22~8_combout  = (\registerfile_MIPS|Mux22~7_combout  & ((\registerfile_MIPS|t7 [9]) # ((!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux22~7_combout  & (((\registerfile_MIPS|t3 [9] & 
// \control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|Mux22~7_combout ),
	.datab(\registerfile_MIPS|t7 [9]),
	.datac(\registerfile_MIPS|t3 [9]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~8 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \registerfile_MIPS|s5[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \registerfile_MIPS|s1[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~2 (
// Equation(s):
// \registerfile_MIPS|Mux22~2_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s5 [9]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s1 [9] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s5 [9]),
	.datac(\registerfile_MIPS|s1 [9]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~2 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \registerfile_MIPS|t5[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \registerfile_MIPS|t1[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~3 (
// Equation(s):
// \registerfile_MIPS|Mux22~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux22~2_combout  & (\registerfile_MIPS|t5 [9])) # (!\registerfile_MIPS|Mux22~2_combout  & ((\registerfile_MIPS|t1 [9]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux22~2_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux22~2_combout ),
	.datac(\registerfile_MIPS|t5 [9]),
	.datad(\registerfile_MIPS|t1 [9]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \registerfile_MIPS|t0[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \registerfile_MIPS|s0[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~4 (
// Equation(s):
// \registerfile_MIPS|Mux22~4_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t0 [9])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s0 [9])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t0 [9]),
	.datac(\registerfile_MIPS|s0 [9]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~4 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \registerfile_MIPS|t4[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \registerfile_MIPS|s4[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~5 (
// Equation(s):
// \registerfile_MIPS|Mux22~5_combout  = (\registerfile_MIPS|Mux22~4_combout  & (((\registerfile_MIPS|t4 [9])) # (!\control_MIPS|output_control[19]~7_combout ))) # (!\registerfile_MIPS|Mux22~4_combout  & (\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|s4 [9]))))

	.dataa(\registerfile_MIPS|Mux22~4_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|t4 [9]),
	.datad(\registerfile_MIPS|s4 [9]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~6 (
// Equation(s):
// \registerfile_MIPS|Mux22~6_combout  = (\control_MIPS|output_control[18]~10_combout  & (((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|Mux22~3_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux22~5_combout )))))

	.dataa(\registerfile_MIPS|Mux22~3_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|Mux22~5_combout ),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~6 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \registerfile_MIPS|t6[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \registerfile_MIPS|s6[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \registerfile_MIPS|s2[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \registerfile_MIPS|t2[9] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~0 (
// Equation(s):
// \registerfile_MIPS|Mux22~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (\control_MIPS|output_control[20]~8_combout )) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|t2 
// [9]))) # (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s2 [9]))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s2 [9]),
	.datad(\registerfile_MIPS|t2 [9]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~1 (
// Equation(s):
// \registerfile_MIPS|Mux22~1_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux22~0_combout  & (\registerfile_MIPS|t6 [9])) # (!\registerfile_MIPS|Mux22~0_combout  & ((\registerfile_MIPS|s6 [9]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux22~0_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t6 [9]),
	.datac(\registerfile_MIPS|s6 [9]),
	.datad(\registerfile_MIPS|Mux22~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~9 (
// Equation(s):
// \registerfile_MIPS|Mux22~9_combout  = (\registerfile_MIPS|Mux22~6_combout  & ((\registerfile_MIPS|Mux22~8_combout ) # ((!\control_MIPS|output_control[18]~10_combout )))) # (!\registerfile_MIPS|Mux22~6_combout  & 
// (((\control_MIPS|output_control[18]~10_combout  & \registerfile_MIPS|Mux22~1_combout ))))

	.dataa(\registerfile_MIPS|Mux22~8_combout ),
	.datab(\registerfile_MIPS|Mux22~6_combout ),
	.datac(\control_MIPS|output_control[18]~10_combout ),
	.datad(\registerfile_MIPS|Mux22~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~9 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~10 (
// Equation(s):
// \registerfile_MIPS|Mux22~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[9]~9_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux22~9_combout ))

	.dataa(gnd),
	.datab(\control_MIPS|output_control[21]~11_combout ),
	.datac(\registerfile_MIPS|Mux22~9_combout ),
	.datad(\register_B_1|saida[9]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~10 .lut_mask = 16'hFC30;
defparam \registerfile_MIPS|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N27
dffeas \register_A|saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux22~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[9] .is_wysiwyg = "true";
defparam \register_A|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneiv_lcell_comb \output_register_A[9] (
// Equation(s):
// output_register_A[9] = LCELL(\register_A|saida [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|saida [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[9]),
	.cout());
// synopsys translate_off
defparam \output_register_A[9] .lut_mask = 16'hF0F0;
defparam \output_register_A[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneiv_lcell_comb \instruction[8] (
// Equation(s):
// instruction[8] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a8 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im|instructionInt_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[8]),
	.cout());
// synopsys translate_off
defparam \instruction[8] .lut_mask = 16'hF0F0;
defparam \instruction[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \register_IMM|saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[8] .is_wysiwyg = "true";
defparam \register_IMM|saida[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \registerfile_MIPS|t2[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \registerfile_MIPS|t3[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N31
dffeas \registerfile_MIPS|t0[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \registerfile_MIPS|t1[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~0 (
// Equation(s):
// \registerfile_MIPS|Mux55~0_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|t1 [8]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t0 [8]))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|t0 [8]),
	.datac(\registerfile_MIPS|t1 [8]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~0 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~1 (
// Equation(s):
// \registerfile_MIPS|Mux55~1_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux55~0_combout  & ((\registerfile_MIPS|t3 [8]))) # (!\registerfile_MIPS|Mux55~0_combout  & (\registerfile_MIPS|t2 [8])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux55~0_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|t2 [8]),
	.datac(\registerfile_MIPS|t3 [8]),
	.datad(\registerfile_MIPS|Mux55~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~1 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \registerfile_MIPS|s7[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N31
dffeas \registerfile_MIPS|s4[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \registerfile_MIPS|s6[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~2 (
// Equation(s):
// \registerfile_MIPS|Mux55~2_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s6 [8]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s4 [8] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s4 [8]),
	.datac(\registerfile_MIPS|s6 [8]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N13
dffeas \registerfile_MIPS|s5[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~3 (
// Equation(s):
// \registerfile_MIPS|Mux55~3_combout  = (\registerfile_MIPS|Mux55~2_combout  & ((\registerfile_MIPS|s7 [8]) # ((!\control_MIPS|output_control[12]~2_combout )))) # (!\registerfile_MIPS|Mux55~2_combout  & (((\registerfile_MIPS|s5 [8] & 
// \control_MIPS|output_control[12]~2_combout ))))

	.dataa(\registerfile_MIPS|s7 [8]),
	.datab(\registerfile_MIPS|Mux55~2_combout ),
	.datac(\registerfile_MIPS|s5 [8]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N19
dffeas \registerfile_MIPS|s3[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \registerfile_MIPS|s2[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \registerfile_MIPS|s1[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~4 (
// Equation(s):
// \registerfile_MIPS|Mux55~4_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|s1 [8])))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|s0 [8]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s1 [8]),
	.datad(\registerfile_MIPS|s0 [8]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~5 (
// Equation(s):
// \registerfile_MIPS|Mux55~5_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux55~4_combout  & (\registerfile_MIPS|s3 [8])) # (!\registerfile_MIPS|Mux55~4_combout  & ((\registerfile_MIPS|s2 [8]))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux55~4_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s3 [8]),
	.datac(\registerfile_MIPS|s2 [8]),
	.datad(\registerfile_MIPS|Mux55~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~6 (
// Equation(s):
// \registerfile_MIPS|Mux55~6_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux55~3_combout ) # ((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (((\registerfile_MIPS|Mux55~5_combout  & !\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux55~3_combout ),
	.datac(\registerfile_MIPS|Mux55~5_combout ),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~6 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \registerfile_MIPS|t6[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N27
dffeas \registerfile_MIPS|t4[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~7 (
// Equation(s):
// \registerfile_MIPS|Mux55~7_combout  = (\control_MIPS|output_control[12]~2_combout  & (\control_MIPS|output_control[13]~1_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t6 
// [8])) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t4 [8])))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t6 [8]),
	.datad(\registerfile_MIPS|t4 [8]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N9
dffeas \registerfile_MIPS|t5[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \registerfile_MIPS|t7[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~8 (
// Equation(s):
// \registerfile_MIPS|Mux55~8_combout  = (\registerfile_MIPS|Mux55~7_combout  & (((\registerfile_MIPS|t7 [8]) # (!\control_MIPS|output_control[12]~2_combout )))) # (!\registerfile_MIPS|Mux55~7_combout  & (\registerfile_MIPS|t5 [8] & 
// (\control_MIPS|output_control[12]~2_combout )))

	.dataa(\registerfile_MIPS|Mux55~7_combout ),
	.datab(\registerfile_MIPS|t5 [8]),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|t7 [8]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~8 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~9 (
// Equation(s):
// \registerfile_MIPS|Mux55~9_combout  = (\registerfile_MIPS|Mux55~6_combout  & (((\registerfile_MIPS|Mux55~8_combout ) # (!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux55~6_combout  & (\registerfile_MIPS|Mux55~1_combout  & 
// ((\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|Mux55~1_combout ),
	.datab(\registerfile_MIPS|Mux55~6_combout ),
	.datac(\registerfile_MIPS|Mux55~8_combout ),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~9 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \register_B_1|saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[8]~8_combout ),
	.asdata(\registerfile_MIPS|Mux55~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[8] .is_wysiwyg = "true";
defparam \register_B_1|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneiv_lcell_comb \output_register_B_1[8] (
// Equation(s):
// output_register_B_1[8] = LCELL(\register_B_1|saida [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [8]),
	.cin(gnd),
	.combout(output_register_B_1[8]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[8] .lut_mask = 16'hFF00;
defparam \output_register_B_1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneiv_lcell_comb \alu_MIPS|Add0~3 (
// Equation(s):
// \alu_MIPS|Add0~3_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [8])) # (!output_register_ctrl_1[6] & ((output_register_B_1[8])))))

	.dataa(output_register_ctrl_1[6]),
	.datab(\register_IMM|saida [8]),
	.datac(output_register_ctrl_1[3]),
	.datad(output_register_B_1[8]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~3 .lut_mask = 16'h2D78;
defparam \alu_MIPS|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneiv_lcell_comb \register_B_2|saida[1]~feeder (
// Equation(s):
// \register_B_2|saida[1]~feeder_combout  = output_register_B_1[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_B_1[1]),
	.cin(gnd),
	.combout(\register_B_2|saida[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_2|saida[1]~feeder .lut_mask = 16'hFF00;
defparam \register_B_2|saida[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N29
dffeas \register_B_2|saida[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_2|saida[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[1] .is_wysiwyg = "true";
defparam \register_B_2|saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \register_B_2|saida[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[2] .is_wysiwyg = "true";
defparam \register_B_2|saida[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N29
dffeas \register_B_2|saida[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[3] .is_wysiwyg = "true";
defparam \register_B_2|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneiv_lcell_comb \registerfile_MIPS|s0~5 (
// Equation(s):
// \registerfile_MIPS|s0~5_combout  = (\register_B_1|saida[4]~4_combout  & !\reset~input_o )

	.dataa(\register_B_1|saida[4]~4_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~5 .lut_mask = 16'h0A0A;
defparam \registerfile_MIPS|s0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \registerfile_MIPS|t6[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \registerfile_MIPS|t4[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~7 (
// Equation(s):
// \registerfile_MIPS|Mux59~7_combout  = (\control_MIPS|output_control[12]~2_combout  & (\control_MIPS|output_control[13]~1_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t6 
// [4])) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t4 [4])))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t6 [4]),
	.datad(\registerfile_MIPS|t4 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N27
dffeas \registerfile_MIPS|t7[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \registerfile_MIPS|t5[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~8 (
// Equation(s):
// \registerfile_MIPS|Mux59~8_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux59~7_combout  & (\registerfile_MIPS|t7 [4])) # (!\registerfile_MIPS|Mux59~7_combout  & ((\registerfile_MIPS|t5 [4]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|Mux59~7_combout ))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|Mux59~7_combout ),
	.datac(\registerfile_MIPS|t7 [4]),
	.datad(\registerfile_MIPS|t5 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~8 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \registerfile_MIPS|s1[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \registerfile_MIPS|s0[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~4 (
// Equation(s):
// \registerfile_MIPS|Mux59~4_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|s1 [4])))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|s0 [4]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s1 [4]),
	.datad(\registerfile_MIPS|s0 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \registerfile_MIPS|s2[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \registerfile_MIPS|s3[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~5 (
// Equation(s):
// \registerfile_MIPS|Mux59~5_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux59~4_combout  & ((\registerfile_MIPS|s3 [4]))) # (!\registerfile_MIPS|Mux59~4_combout  & (\registerfile_MIPS|s2 [4])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|Mux59~4_combout ))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|Mux59~4_combout ),
	.datac(\registerfile_MIPS|s2 [4]),
	.datad(\registerfile_MIPS|s3 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N17
dffeas \registerfile_MIPS|s7[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \registerfile_MIPS|s6[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N15
dffeas \registerfile_MIPS|s4[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~2 (
// Equation(s):
// \registerfile_MIPS|Mux59~2_combout  = (\control_MIPS|output_control[12]~2_combout  & (\control_MIPS|output_control[13]~1_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s6 
// [4])) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|s4 [4])))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s6 [4]),
	.datad(\registerfile_MIPS|s4 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N21
dffeas \registerfile_MIPS|s5[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~3 (
// Equation(s):
// \registerfile_MIPS|Mux59~3_combout  = (\registerfile_MIPS|Mux59~2_combout  & ((\registerfile_MIPS|s7 [4]) # ((!\control_MIPS|output_control[12]~2_combout )))) # (!\registerfile_MIPS|Mux59~2_combout  & (((\registerfile_MIPS|s5 [4] & 
// \control_MIPS|output_control[12]~2_combout ))))

	.dataa(\registerfile_MIPS|s7 [4]),
	.datab(\registerfile_MIPS|Mux59~2_combout ),
	.datac(\registerfile_MIPS|s5 [4]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~6 (
// Equation(s):
// \registerfile_MIPS|Mux59~6_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\control_MIPS|output_control[14]~4_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & 
// ((\registerfile_MIPS|Mux59~3_combout ))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux59~5_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|Mux59~5_combout ),
	.datac(\control_MIPS|output_control[14]~4_combout ),
	.datad(\registerfile_MIPS|Mux59~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~6 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N29
dffeas \registerfile_MIPS|t0[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \registerfile_MIPS|t1[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~0 (
// Equation(s):
// \registerfile_MIPS|Mux59~0_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|t1 [4]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t0 [4]))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|t0 [4]),
	.datac(\registerfile_MIPS|t1 [4]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~0 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N27
dffeas \registerfile_MIPS|t3[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \registerfile_MIPS|t2[4] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~1 (
// Equation(s):
// \registerfile_MIPS|Mux59~1_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux59~0_combout  & (\registerfile_MIPS|t3 [4])) # (!\registerfile_MIPS|Mux59~0_combout  & ((\registerfile_MIPS|t2 [4]))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|Mux59~0_combout ))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|Mux59~0_combout ),
	.datac(\registerfile_MIPS|t3 [4]),
	.datad(\registerfile_MIPS|t2 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~9 (
// Equation(s):
// \registerfile_MIPS|Mux59~9_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux59~6_combout  & (\registerfile_MIPS|Mux59~8_combout )) # (!\registerfile_MIPS|Mux59~6_combout  & ((\registerfile_MIPS|Mux59~1_combout ))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux59~6_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|Mux59~8_combout ),
	.datac(\registerfile_MIPS|Mux59~6_combout ),
	.datad(\registerfile_MIPS|Mux59~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~9 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N25
dffeas \register_B_1|saida[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[4]~4_combout ),
	.asdata(\registerfile_MIPS|Mux59~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[4] .is_wysiwyg = "true";
defparam \register_B_1|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneiv_lcell_comb \output_register_B_1[4] (
// Equation(s):
// output_register_B_1[4] = LCELL(\register_B_1|saida [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [4]),
	.cin(gnd),
	.combout(output_register_B_1[4]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[4] .lut_mask = 16'hFF00;
defparam \output_register_B_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N11
dffeas \register_B_2|saida[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[4] .is_wysiwyg = "true";
defparam \register_B_2|saida[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \register_B_2|saida[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[5] .is_wysiwyg = "true";
defparam \register_B_2|saida[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N29
dffeas \register_B_2|saida[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[6] .is_wysiwyg = "true";
defparam \register_B_2|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneiv_lcell_comb \register_B_1|saida[7]~feeder (
// Equation(s):
// \register_B_1|saida[7]~feeder_combout  = \register_B_1|saida[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[7]~7_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[7]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneiv_lcell_comb \registerfile_MIPS|s0~8 (
// Equation(s):
// \registerfile_MIPS|s0~8_combout  = (\register_B_1|saida[7]~7_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\register_B_1|saida[7]~7_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~8 .lut_mask = 16'h0C0C;
defparam \registerfile_MIPS|s0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \registerfile_MIPS|t4[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \registerfile_MIPS|s4[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \registerfile_MIPS|s0[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~4 (
// Equation(s):
// \registerfile_MIPS|Mux56~4_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s4 
// [7])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s0 [7])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s4 [7]),
	.datad(\registerfile_MIPS|s0 [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \registerfile_MIPS|t0[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~5 (
// Equation(s):
// \registerfile_MIPS|Mux56~5_combout  = (\registerfile_MIPS|Mux56~4_combout  & ((\registerfile_MIPS|t4 [7]) # ((!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux56~4_combout  & (((\registerfile_MIPS|t0 [7] & 
// \control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|t4 [7]),
	.datab(\registerfile_MIPS|Mux56~4_combout ),
	.datac(\registerfile_MIPS|t0 [7]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~5 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \registerfile_MIPS|t6[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \registerfile_MIPS|t2[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \registerfile_MIPS|s2[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \registerfile_MIPS|s6[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~2 (
// Equation(s):
// \registerfile_MIPS|Mux56~2_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s6 [7]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s2 [7] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|s2 [7]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s6 [7]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~3 (
// Equation(s):
// \registerfile_MIPS|Mux56~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux56~2_combout  & (\registerfile_MIPS|t6 [7])) # (!\registerfile_MIPS|Mux56~2_combout  & ((\registerfile_MIPS|t2 [7]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux56~2_combout ))))

	.dataa(\registerfile_MIPS|t6 [7]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t2 [7]),
	.datad(\registerfile_MIPS|Mux56~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~6 (
// Equation(s):
// \registerfile_MIPS|Mux56~6_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout ) # (\registerfile_MIPS|Mux56~3_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & 
// (\registerfile_MIPS|Mux56~5_combout  & (!\control_MIPS|output_control[12]~2_combout )))

	.dataa(\registerfile_MIPS|Mux56~5_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux56~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \registerfile_MIPS|t1[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \registerfile_MIPS|s1[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~0 (
// Equation(s):
// \registerfile_MIPS|Mux56~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t1 [7])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s1 [7]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t1 [7]),
	.datad(\registerfile_MIPS|s1 [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \registerfile_MIPS|t5[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N21
dffeas \registerfile_MIPS|s5[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~1 (
// Equation(s):
// \registerfile_MIPS|Mux56~1_combout  = (\registerfile_MIPS|Mux56~0_combout  & (((\registerfile_MIPS|t5 [7])) # (!\control_MIPS|output_control[14]~4_combout ))) # (!\registerfile_MIPS|Mux56~0_combout  & (\control_MIPS|output_control[14]~4_combout  & 
// ((\registerfile_MIPS|s5 [7]))))

	.dataa(\registerfile_MIPS|Mux56~0_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t5 [7]),
	.datad(\registerfile_MIPS|s5 [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \registerfile_MIPS|t3[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \registerfile_MIPS|s3[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~7 (
// Equation(s):
// \registerfile_MIPS|Mux56~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (\control_MIPS|output_control[15]~3_combout )) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|t3 
// [7])) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s3 [7])))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t3 [7]),
	.datad(\registerfile_MIPS|s3 [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N27
dffeas \registerfile_MIPS|s7[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \registerfile_MIPS|t7[7] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~8 (
// Equation(s):
// \registerfile_MIPS|Mux56~8_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux56~7_combout  & ((\registerfile_MIPS|t7 [7]))) # (!\registerfile_MIPS|Mux56~7_combout  & (\registerfile_MIPS|s7 [7])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux56~7_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux56~7_combout ),
	.datac(\registerfile_MIPS|s7 [7]),
	.datad(\registerfile_MIPS|t7 [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~9 (
// Equation(s):
// \registerfile_MIPS|Mux56~9_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux56~6_combout  & ((\registerfile_MIPS|Mux56~8_combout ))) # (!\registerfile_MIPS|Mux56~6_combout  & (\registerfile_MIPS|Mux56~1_combout )))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|Mux56~6_combout ))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|Mux56~6_combout ),
	.datac(\registerfile_MIPS|Mux56~1_combout ),
	.datad(\registerfile_MIPS|Mux56~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~9 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N11
dffeas \register_B_1|saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[7]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux56~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[7] .is_wysiwyg = "true";
defparam \register_B_1|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneiv_lcell_comb \output_register_B_1[7] (
// Equation(s):
// output_register_B_1[7] = LCELL(\register_B_1|saida [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [7]),
	.cin(gnd),
	.combout(output_register_B_1[7]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[7] .lut_mask = 16'hFF00;
defparam \output_register_B_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \register_B_2|saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[7] .is_wysiwyg = "true";
defparam \register_B_2|saida[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \register_B_2|saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[8] .is_wysiwyg = "true";
defparam \register_B_2|saida[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneiv_ram_block \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\register_CTRL_2|saida [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(\CLK_SYS~clkctrl_outclk ),
	.ena0(\register_CTRL_2|saida [1]),
	.ena1(!\register_CTRL_2|saida [1]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\register_B_2|saida [8],\register_B_2|saida [7],\register_B_2|saida [6],\register_B_2|saida [5],\register_B_2|saida [4],\register_B_2|saida [3],\register_B_2|saida [2],\register_B_2|saida [1],\register_B_2|saida [0]}),
	.portaaddr({\datamemory_MIPS|Add0~0_combout ,\output_register_D_1[8]~_wirecell_combout ,output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\datamemory_MIPS|Add0~0_combout ,\output_register_D_1[8]~_wirecell_combout ,output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datamemory:datamemory_MIPS|altsyncram:memory_rtl_0|altsyncram_fli1:auto_generated|ALTSYNCRAM";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DCE2743D1;
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneiv_lcell_comb \output_datamemory[7] (
// Equation(s):
// output_datamemory[7] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a7 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(output_datamemory[7]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[7] .lut_mask = 16'hFF00;
defparam \output_datamemory[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N7
dffeas \register_D_2|saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[7] .is_wysiwyg = "true";
defparam \register_D_2|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneiv_lcell_comb \register_B_1|saida[7]~7 (
// Equation(s):
// \register_B_1|saida[7]~7_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[7])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [7])))

	.dataa(gnd),
	.datab(output_datamemory[7]),
	.datac(\register_CTRL_3|saida [0]),
	.datad(\register_D_2|saida [7]),
	.cin(gnd),
	.combout(\register_B_1|saida[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[7]~7 .lut_mask = 16'hCFC0;
defparam \register_B_1|saida[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~7 (
// Equation(s):
// \registerfile_MIPS|Mux24~7_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t3 [7])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s3 [7])))))

	.dataa(\registerfile_MIPS|t3 [7]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [7]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~8 (
// Equation(s):
// \registerfile_MIPS|Mux24~8_combout  = (\registerfile_MIPS|Mux24~7_combout  & ((\registerfile_MIPS|t7 [7]) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux24~7_combout  & (((\registerfile_MIPS|s7 [7] & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|Mux24~7_combout ),
	.datab(\registerfile_MIPS|t7 [7]),
	.datac(\registerfile_MIPS|s7 [7]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~8 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~4 (
// Equation(s):
// \registerfile_MIPS|Mux24~4_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s4 [7]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s0 [7] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s4 [7]),
	.datac(\registerfile_MIPS|s0 [7]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~4 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~5 (
// Equation(s):
// \registerfile_MIPS|Mux24~5_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux24~4_combout  & (\registerfile_MIPS|t4 [7])) # (!\registerfile_MIPS|Mux24~4_combout  & ((\registerfile_MIPS|t0 [7]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux24~4_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux24~4_combout ),
	.datac(\registerfile_MIPS|t4 [7]),
	.datad(\registerfile_MIPS|t0 [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~2 (
// Equation(s):
// \registerfile_MIPS|Mux24~2_combout  = (\control_MIPS|output_control[20]~8_combout  & (\control_MIPS|output_control[19]~7_combout )) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s6 
// [7]))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s2 [7]))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [7]),
	.datad(\registerfile_MIPS|s6 [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~3 (
// Equation(s):
// \registerfile_MIPS|Mux24~3_combout  = (\registerfile_MIPS|Mux24~2_combout  & (((\registerfile_MIPS|t6 [7]) # (!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux24~2_combout  & (\registerfile_MIPS|t2 [7] & 
// ((\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|Mux24~2_combout ),
	.datab(\registerfile_MIPS|t2 [7]),
	.datac(\registerfile_MIPS|t6 [7]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~6 (
// Equation(s):
// \registerfile_MIPS|Mux24~6_combout  = (\control_MIPS|output_control[17]~9_combout  & (((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & 
// ((\registerfile_MIPS|Mux24~3_combout ))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux24~5_combout ))))

	.dataa(\registerfile_MIPS|Mux24~5_combout ),
	.datab(\registerfile_MIPS|Mux24~3_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~6 .lut_mask = 16'hFC0A;
defparam \registerfile_MIPS|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~0 (
// Equation(s):
// \registerfile_MIPS|Mux24~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (\control_MIPS|output_control[20]~8_combout )) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|t1 
// [7]))) # (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s1 [7]))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s1 [7]),
	.datad(\registerfile_MIPS|t1 [7]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~1 (
// Equation(s):
// \registerfile_MIPS|Mux24~1_combout  = (\registerfile_MIPS|Mux24~0_combout  & ((\registerfile_MIPS|t5 [7]) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux24~0_combout  & (((\registerfile_MIPS|s5 [7] & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|t5 [7]),
	.datab(\registerfile_MIPS|Mux24~0_combout ),
	.datac(\registerfile_MIPS|s5 [7]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~1 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~9 (
// Equation(s):
// \registerfile_MIPS|Mux24~9_combout  = (\registerfile_MIPS|Mux24~6_combout  & ((\registerfile_MIPS|Mux24~8_combout ) # ((!\control_MIPS|output_control[17]~9_combout )))) # (!\registerfile_MIPS|Mux24~6_combout  & 
// (((\control_MIPS|output_control[17]~9_combout  & \registerfile_MIPS|Mux24~1_combout ))))

	.dataa(\registerfile_MIPS|Mux24~8_combout ),
	.datab(\registerfile_MIPS|Mux24~6_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\registerfile_MIPS|Mux24~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~9 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~10 (
// Equation(s):
// \registerfile_MIPS|Mux24~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[7]~7_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux24~9_combout )))

	.dataa(\control_MIPS|output_control[21]~11_combout ),
	.datab(\register_B_1|saida[7]~7_combout ),
	.datac(gnd),
	.datad(\registerfile_MIPS|Mux24~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~10 .lut_mask = 16'hDD88;
defparam \registerfile_MIPS|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N9
dffeas \register_A|saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux24~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[7] .is_wysiwyg = "true";
defparam \register_A|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneiv_lcell_comb \output_register_A[7] (
// Equation(s):
// output_register_A[7] = LCELL(\register_A|saida [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [7]),
	.cin(gnd),
	.combout(output_register_A[7]),
	.cout());
// synopsys translate_off
defparam \output_register_A[7] .lut_mask = 16'hFF00;
defparam \output_register_A[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneiv_lcell_comb \instruction[7] (
// Equation(s):
// instruction[7] = LCELL(\im|instructionInt_rtl_0|auto_generated|ram_block1a7 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\im|instructionInt_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(instruction[7]),
	.cout());
// synopsys translate_off
defparam \instruction[7] .lut_mask = 16'hFF00;
defparam \instruction[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \register_IMM|saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[7] .is_wysiwyg = "true";
defparam \register_IMM|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~4 (
// Equation(s):
// \alu_MIPS|Add0~4_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [7])) # (!output_register_ctrl_1[6] & ((output_register_B_1[7])))))

	.dataa(\register_IMM|saida [7]),
	.datab(output_register_ctrl_1[6]),
	.datac(output_register_B_1[7]),
	.datad(output_register_ctrl_1[3]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~4 .lut_mask = 16'h47B8;
defparam \alu_MIPS|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~5 (
// Equation(s):
// \alu_MIPS|Add0~5_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [6])) # (!output_register_ctrl_1[6] & ((output_register_B_1[6])))))

	.dataa(output_register_ctrl_1[6]),
	.datab(\register_IMM|saida [6]),
	.datac(output_register_ctrl_1[3]),
	.datad(output_register_B_1[6]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~5 .lut_mask = 16'h2D78;
defparam \alu_MIPS|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneiv_lcell_comb \registerfile_MIPS|s0~7 (
// Equation(s):
// \registerfile_MIPS|s0~7_combout  = (\register_B_1|saida[6]~6_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\register_B_1|saida[6]~6_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~7 .lut_mask = 16'h0C0C;
defparam \registerfile_MIPS|s0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \registerfile_MIPS|t7[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \registerfile_MIPS|t6[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \registerfile_MIPS|t4[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \registerfile_MIPS|t5[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~7 (
// Equation(s):
// \registerfile_MIPS|Mux25~7_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout ) # ((\registerfile_MIPS|t5 [6])))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t4 [6])))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t4 [6]),
	.datad(\registerfile_MIPS|t5 [6]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~8 (
// Equation(s):
// \registerfile_MIPS|Mux25~8_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux25~7_combout  & (\registerfile_MIPS|t7 [6])) # (!\registerfile_MIPS|Mux25~7_combout  & ((\registerfile_MIPS|t6 [6]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux25~7_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|t7 [6]),
	.datac(\registerfile_MIPS|t6 [6]),
	.datad(\registerfile_MIPS|Mux25~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \registerfile_MIPS|s0[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \registerfile_MIPS|s2[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~4 (
// Equation(s):
// \registerfile_MIPS|Mux25~4_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s2 [6])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s0 [6])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s0 [6]),
	.datad(\registerfile_MIPS|s2 [6]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \registerfile_MIPS|s3[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \registerfile_MIPS|s1[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~5 (
// Equation(s):
// \registerfile_MIPS|Mux25~5_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux25~4_combout  & (\registerfile_MIPS|s3 [6])) # (!\registerfile_MIPS|Mux25~4_combout  & ((\registerfile_MIPS|s1 [6]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux25~4_combout ))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux25~4_combout ),
	.datac(\registerfile_MIPS|s3 [6]),
	.datad(\registerfile_MIPS|s1 [6]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N25
dffeas \registerfile_MIPS|t0[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \registerfile_MIPS|t2[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~2 (
// Equation(s):
// \registerfile_MIPS|Mux25~2_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t2 
// [6]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t0 [6]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t0 [6]),
	.datad(\registerfile_MIPS|t2 [6]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N19
dffeas \registerfile_MIPS|t1[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N13
dffeas \registerfile_MIPS|t3[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~3 (
// Equation(s):
// \registerfile_MIPS|Mux25~3_combout  = (\registerfile_MIPS|Mux25~2_combout  & (((\registerfile_MIPS|t3 [6]) # (!\control_MIPS|output_control[17]~9_combout )))) # (!\registerfile_MIPS|Mux25~2_combout  & (\registerfile_MIPS|t1 [6] & 
// ((\control_MIPS|output_control[17]~9_combout ))))

	.dataa(\registerfile_MIPS|Mux25~2_combout ),
	.datab(\registerfile_MIPS|t1 [6]),
	.datac(\registerfile_MIPS|t3 [6]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~6 (
// Equation(s):
// \registerfile_MIPS|Mux25~6_combout  = (\control_MIPS|output_control[19]~7_combout  & (\control_MIPS|output_control[20]~8_combout )) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// ((\registerfile_MIPS|Mux25~3_combout ))) # (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux25~5_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux25~5_combout ),
	.datad(\registerfile_MIPS|Mux25~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~6 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N23
dffeas \registerfile_MIPS|s7[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \registerfile_MIPS|s6[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N27
dffeas \registerfile_MIPS|s4[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \registerfile_MIPS|s5[6] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~0 (
// Equation(s):
// \registerfile_MIPS|Mux25~0_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s5 
// [6]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [6]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [6]),
	.datad(\registerfile_MIPS|s5 [6]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~1 (
// Equation(s):
// \registerfile_MIPS|Mux25~1_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux25~0_combout  & (\registerfile_MIPS|s7 [6])) # (!\registerfile_MIPS|Mux25~0_combout  & ((\registerfile_MIPS|s6 [6]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux25~0_combout ))))

	.dataa(\registerfile_MIPS|s7 [6]),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s6 [6]),
	.datad(\registerfile_MIPS|Mux25~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~9 (
// Equation(s):
// \registerfile_MIPS|Mux25~9_combout  = (\registerfile_MIPS|Mux25~6_combout  & ((\registerfile_MIPS|Mux25~8_combout ) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux25~6_combout  & 
// (((\control_MIPS|output_control[19]~7_combout  & \registerfile_MIPS|Mux25~1_combout ))))

	.dataa(\registerfile_MIPS|Mux25~8_combout ),
	.datab(\registerfile_MIPS|Mux25~6_combout ),
	.datac(\control_MIPS|output_control[19]~7_combout ),
	.datad(\registerfile_MIPS|Mux25~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~9 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~10 (
// Equation(s):
// \registerfile_MIPS|Mux25~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[6]~6_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux25~9_combout )))

	.dataa(gnd),
	.datab(\register_B_1|saida[6]~6_combout ),
	.datac(\registerfile_MIPS|Mux25~9_combout ),
	.datad(\control_MIPS|output_control[21]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~10 .lut_mask = 16'hCCF0;
defparam \registerfile_MIPS|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \register_A|saida[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux25~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[6] .is_wysiwyg = "true";
defparam \register_A|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneiv_lcell_comb \output_register_A[6] (
// Equation(s):
// output_register_A[6] = LCELL(\register_A|saida [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [6]),
	.cin(gnd),
	.combout(output_register_A[6]),
	.cout());
// synopsys translate_off
defparam \output_register_A[6] .lut_mask = 16'hFF00;
defparam \output_register_A[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneiv_lcell_comb \alu_MIPS|Add0~6 (
// Equation(s):
// \alu_MIPS|Add0~6_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [5])) # (!output_register_ctrl_1[6] & ((output_register_B_1[5])))))

	.dataa(output_register_ctrl_1[3]),
	.datab(\register_IMM|saida [5]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[5]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~6 .lut_mask = 16'h656A;
defparam \alu_MIPS|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneiv_lcell_comb \registerfile_MIPS|s0~6 (
// Equation(s):
// \registerfile_MIPS|s0~6_combout  = (!\reset~input_o  & \register_B_1|saida[5]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[5]~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~6 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \registerfile_MIPS|t7[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \registerfile_MIPS|t3[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \registerfile_MIPS|s7[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \registerfile_MIPS|s3[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~7 (
// Equation(s):
// \registerfile_MIPS|Mux26~7_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s7 [5]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s3 [5] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|s7 [5]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [5]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~7 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~8 (
// Equation(s):
// \registerfile_MIPS|Mux26~8_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux26~7_combout  & (\registerfile_MIPS|t7 [5])) # (!\registerfile_MIPS|Mux26~7_combout  & ((\registerfile_MIPS|t3 [5]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux26~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [5]),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|t3 [5]),
	.datad(\registerfile_MIPS|Mux26~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \registerfile_MIPS|t6[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \registerfile_MIPS|s6[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \registerfile_MIPS|s2[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \registerfile_MIPS|t2[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~0 (
// Equation(s):
// \registerfile_MIPS|Mux26~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (\control_MIPS|output_control[20]~8_combout )) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|t2 
// [5]))) # (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s2 [5]))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s2 [5]),
	.datad(\registerfile_MIPS|t2 [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~1 (
// Equation(s):
// \registerfile_MIPS|Mux26~1_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux26~0_combout  & (\registerfile_MIPS|t6 [5])) # (!\registerfile_MIPS|Mux26~0_combout  & ((\registerfile_MIPS|s6 [5]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux26~0_combout ))))

	.dataa(\registerfile_MIPS|t6 [5]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s6 [5]),
	.datad(\registerfile_MIPS|Mux26~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \registerfile_MIPS|s0[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \registerfile_MIPS|t0[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~4 (
// Equation(s):
// \registerfile_MIPS|Mux26~4_combout  = (\control_MIPS|output_control[19]~7_combout  & (\control_MIPS|output_control[20]~8_combout )) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|t0 
// [5]))) # (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s0 [5]))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s0 [5]),
	.datad(\registerfile_MIPS|t0 [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \registerfile_MIPS|t4[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \registerfile_MIPS|s4[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~5 (
// Equation(s):
// \registerfile_MIPS|Mux26~5_combout  = (\registerfile_MIPS|Mux26~4_combout  & (((\registerfile_MIPS|t4 [5])) # (!\control_MIPS|output_control[19]~7_combout ))) # (!\registerfile_MIPS|Mux26~4_combout  & (\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|s4 [5]))))

	.dataa(\registerfile_MIPS|Mux26~4_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|t4 [5]),
	.datad(\registerfile_MIPS|s4 [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \registerfile_MIPS|s5[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \registerfile_MIPS|s1[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~2 (
// Equation(s):
// \registerfile_MIPS|Mux26~2_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s5 [5]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s1 [5] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s5 [5]),
	.datac(\registerfile_MIPS|s1 [5]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~2 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \registerfile_MIPS|t5[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \registerfile_MIPS|t1[5] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~3 (
// Equation(s):
// \registerfile_MIPS|Mux26~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux26~2_combout  & (\registerfile_MIPS|t5 [5])) # (!\registerfile_MIPS|Mux26~2_combout  & ((\registerfile_MIPS|t1 [5]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux26~2_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux26~2_combout ),
	.datac(\registerfile_MIPS|t5 [5]),
	.datad(\registerfile_MIPS|t1 [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~6 (
// Equation(s):
// \registerfile_MIPS|Mux26~6_combout  = (\control_MIPS|output_control[17]~9_combout  & (((\control_MIPS|output_control[18]~10_combout ) # (\registerfile_MIPS|Mux26~3_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|Mux26~5_combout  & (!\control_MIPS|output_control[18]~10_combout )))

	.dataa(\registerfile_MIPS|Mux26~5_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\control_MIPS|output_control[18]~10_combout ),
	.datad(\registerfile_MIPS|Mux26~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~9 (
// Equation(s):
// \registerfile_MIPS|Mux26~9_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux26~6_combout  & (\registerfile_MIPS|Mux26~8_combout )) # (!\registerfile_MIPS|Mux26~6_combout  & ((\registerfile_MIPS|Mux26~1_combout ))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux26~6_combout ))))

	.dataa(\registerfile_MIPS|Mux26~8_combout ),
	.datab(\registerfile_MIPS|Mux26~1_combout ),
	.datac(\control_MIPS|output_control[18]~10_combout ),
	.datad(\registerfile_MIPS|Mux26~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~10 (
// Equation(s):
// \registerfile_MIPS|Mux26~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[5]~5_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux26~9_combout )))

	.dataa(gnd),
	.datab(\register_B_1|saida[5]~5_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(\registerfile_MIPS|Mux26~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~10 .lut_mask = 16'hCFC0;
defparam \registerfile_MIPS|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \register_A|saida[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux26~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[5] .is_wysiwyg = "true";
defparam \register_A|saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneiv_lcell_comb \output_register_A[5] (
// Equation(s):
// output_register_A[5] = LCELL(\register_A|saida [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|saida [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[5]),
	.cout());
// synopsys translate_off
defparam \output_register_A[5] .lut_mask = 16'hF0F0;
defparam \output_register_A[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N1
dffeas \register_IMM|saida[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[4] .is_wysiwyg = "true";
defparam \register_IMM|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cycloneiv_lcell_comb \alu_MIPS|Add0~7 (
// Equation(s):
// \alu_MIPS|Add0~7_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [4])) # (!output_register_ctrl_1[6] & ((output_register_B_1[4])))))

	.dataa(output_register_ctrl_1[6]),
	.datab(\register_IMM|saida [4]),
	.datac(output_register_ctrl_1[3]),
	.datad(output_register_B_1[4]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~7 .lut_mask = 16'h2D78;
defparam \alu_MIPS|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneiv_lcell_comb \registerfile_MIPS|s0~4 (
// Equation(s):
// \registerfile_MIPS|s0~4_combout  = (!\reset~input_o  & \register_B_1|saida[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[3]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~4 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \registerfile_MIPS|t1[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \registerfile_MIPS|s1[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~0 (
// Equation(s):
// \registerfile_MIPS|Mux28~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t1 [3])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s1 [3])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t1 [3]),
	.datac(\registerfile_MIPS|s1 [3]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \registerfile_MIPS|s5[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \registerfile_MIPS|t5[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~1 (
// Equation(s):
// \registerfile_MIPS|Mux28~1_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux28~0_combout  & ((\registerfile_MIPS|t5 [3]))) # (!\registerfile_MIPS|Mux28~0_combout  & (\registerfile_MIPS|s5 [3])))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|Mux28~0_combout ))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|Mux28~0_combout ),
	.datac(\registerfile_MIPS|s5 [3]),
	.datad(\registerfile_MIPS|t5 [3]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~1 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneiv_lcell_comb \registerfile_MIPS|t7[3]~feeder (
// Equation(s):
// \registerfile_MIPS|t7[3]~feeder_combout  = \registerfile_MIPS|s0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerfile_MIPS|s0~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t7[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t7[3]~feeder .lut_mask = 16'hFF00;
defparam \registerfile_MIPS|t7[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \registerfile_MIPS|t7[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|t7[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \registerfile_MIPS|s7[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \registerfile_MIPS|s3[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \registerfile_MIPS|t3[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~7 (
// Equation(s):
// \registerfile_MIPS|Mux28~7_combout  = (\control_MIPS|output_control[19]~7_combout  & (\control_MIPS|output_control[20]~8_combout )) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|t3 
// [3]))) # (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s3 [3]))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s3 [3]),
	.datad(\registerfile_MIPS|t3 [3]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~8 (
// Equation(s):
// \registerfile_MIPS|Mux28~8_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux28~7_combout  & (\registerfile_MIPS|t7 [3])) # (!\registerfile_MIPS|Mux28~7_combout  & ((\registerfile_MIPS|s7 [3]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux28~7_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t7 [3]),
	.datac(\registerfile_MIPS|s7 [3]),
	.datad(\registerfile_MIPS|Mux28~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \registerfile_MIPS|s4[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \registerfile_MIPS|s0[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~4 (
// Equation(s):
// \registerfile_MIPS|Mux28~4_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s4 [3]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s0 [3] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s4 [3]),
	.datac(\registerfile_MIPS|s0 [3]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~4 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \registerfile_MIPS|t0[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \registerfile_MIPS|t4[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~5 (
// Equation(s):
// \registerfile_MIPS|Mux28~5_combout  = (\registerfile_MIPS|Mux28~4_combout  & (((\registerfile_MIPS|t4 [3]) # (!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux28~4_combout  & (\registerfile_MIPS|t0 [3] & 
// ((\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|Mux28~4_combout ),
	.datab(\registerfile_MIPS|t0 [3]),
	.datac(\registerfile_MIPS|t4 [3]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~5 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \registerfile_MIPS|t2[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \registerfile_MIPS|s2[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \registerfile_MIPS|s6[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~2 (
// Equation(s):
// \registerfile_MIPS|Mux28~2_combout  = (\control_MIPS|output_control[20]~8_combout  & (\control_MIPS|output_control[19]~7_combout )) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s6 
// [3]))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s2 [3]))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [3]),
	.datad(\registerfile_MIPS|s6 [3]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \registerfile_MIPS|t6[3] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~3 (
// Equation(s):
// \registerfile_MIPS|Mux28~3_combout  = (\registerfile_MIPS|Mux28~2_combout  & (((\registerfile_MIPS|t6 [3]) # (!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux28~2_combout  & (\registerfile_MIPS|t2 [3] & 
// ((\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|t2 [3]),
	.datab(\registerfile_MIPS|Mux28~2_combout ),
	.datac(\registerfile_MIPS|t6 [3]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~3 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~6 (
// Equation(s):
// \registerfile_MIPS|Mux28~6_combout  = (\control_MIPS|output_control[17]~9_combout  & (((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & 
// ((\registerfile_MIPS|Mux28~3_combout ))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux28~5_combout ))))

	.dataa(\registerfile_MIPS|Mux28~5_combout ),
	.datab(\registerfile_MIPS|Mux28~3_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~6 .lut_mask = 16'hFC0A;
defparam \registerfile_MIPS|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~9 (
// Equation(s):
// \registerfile_MIPS|Mux28~9_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux28~6_combout  & ((\registerfile_MIPS|Mux28~8_combout ))) # (!\registerfile_MIPS|Mux28~6_combout  & (\registerfile_MIPS|Mux28~1_combout )))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux28~6_combout ))))

	.dataa(\registerfile_MIPS|Mux28~1_combout ),
	.datab(\registerfile_MIPS|Mux28~8_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\registerfile_MIPS|Mux28~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~10 (
// Equation(s):
// \registerfile_MIPS|Mux28~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[3]~3_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux28~9_combout ))

	.dataa(\registerfile_MIPS|Mux28~9_combout ),
	.datab(\register_B_1|saida[3]~3_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~10 .lut_mask = 16'hCACA;
defparam \registerfile_MIPS|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N3
dffeas \register_A|saida[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux28~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[3] .is_wysiwyg = "true";
defparam \register_A|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneiv_lcell_comb \output_register_A[3] (
// Equation(s):
// output_register_A[3] = LCELL(\register_A|saida [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [3]),
	.cin(gnd),
	.combout(output_register_A[3]),
	.cout());
// synopsys translate_off
defparam \output_register_A[3] .lut_mask = 16'hFF00;
defparam \output_register_A[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneiv_lcell_comb \alu_MIPS|Add0~18 (
// Equation(s):
// \alu_MIPS|Add0~18_combout  = (\alu_MIPS|Add0~9_combout  & ((output_register_A[2] & (\alu_MIPS|Add0~17  & VCC)) # (!output_register_A[2] & (!\alu_MIPS|Add0~17 )))) # (!\alu_MIPS|Add0~9_combout  & ((output_register_A[2] & (!\alu_MIPS|Add0~17 )) # 
// (!output_register_A[2] & ((\alu_MIPS|Add0~17 ) # (GND)))))
// \alu_MIPS|Add0~19  = CARRY((\alu_MIPS|Add0~9_combout  & (!output_register_A[2] & !\alu_MIPS|Add0~17 )) # (!\alu_MIPS|Add0~9_combout  & ((!\alu_MIPS|Add0~17 ) # (!output_register_A[2]))))

	.dataa(\alu_MIPS|Add0~9_combout ),
	.datab(output_register_A[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~17 ),
	.combout(\alu_MIPS|Add0~18_combout ),
	.cout(\alu_MIPS|Add0~19 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~18 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneiv_lcell_comb \alu_MIPS|Add0~20 (
// Equation(s):
// \alu_MIPS|Add0~20_combout  = ((\alu_MIPS|Add0~8_combout  $ (output_register_A[3] $ (!\alu_MIPS|Add0~19 )))) # (GND)
// \alu_MIPS|Add0~21  = CARRY((\alu_MIPS|Add0~8_combout  & ((output_register_A[3]) # (!\alu_MIPS|Add0~19 ))) # (!\alu_MIPS|Add0~8_combout  & (output_register_A[3] & !\alu_MIPS|Add0~19 )))

	.dataa(\alu_MIPS|Add0~8_combout ),
	.datab(output_register_A[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~19 ),
	.combout(\alu_MIPS|Add0~20_combout ),
	.cout(\alu_MIPS|Add0~21 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~20 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneiv_lcell_comb \alu_MIPS|Add0~22 (
// Equation(s):
// \alu_MIPS|Add0~22_combout  = (output_register_A[4] & ((\alu_MIPS|Add0~7_combout  & (\alu_MIPS|Add0~21  & VCC)) # (!\alu_MIPS|Add0~7_combout  & (!\alu_MIPS|Add0~21 )))) # (!output_register_A[4] & ((\alu_MIPS|Add0~7_combout  & (!\alu_MIPS|Add0~21 )) # 
// (!\alu_MIPS|Add0~7_combout  & ((\alu_MIPS|Add0~21 ) # (GND)))))
// \alu_MIPS|Add0~23  = CARRY((output_register_A[4] & (!\alu_MIPS|Add0~7_combout  & !\alu_MIPS|Add0~21 )) # (!output_register_A[4] & ((!\alu_MIPS|Add0~21 ) # (!\alu_MIPS|Add0~7_combout ))))

	.dataa(output_register_A[4]),
	.datab(\alu_MIPS|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~21 ),
	.combout(\alu_MIPS|Add0~22_combout ),
	.cout(\alu_MIPS|Add0~23 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~22 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneiv_lcell_comb \alu_MIPS|Add0~24 (
// Equation(s):
// \alu_MIPS|Add0~24_combout  = ((\alu_MIPS|Add0~6_combout  $ (output_register_A[5] $ (!\alu_MIPS|Add0~23 )))) # (GND)
// \alu_MIPS|Add0~25  = CARRY((\alu_MIPS|Add0~6_combout  & ((output_register_A[5]) # (!\alu_MIPS|Add0~23 ))) # (!\alu_MIPS|Add0~6_combout  & (output_register_A[5] & !\alu_MIPS|Add0~23 )))

	.dataa(\alu_MIPS|Add0~6_combout ),
	.datab(output_register_A[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~23 ),
	.combout(\alu_MIPS|Add0~24_combout ),
	.cout(\alu_MIPS|Add0~25 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~24 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneiv_lcell_comb \alu_MIPS|Add0~26 (
// Equation(s):
// \alu_MIPS|Add0~26_combout  = (\alu_MIPS|Add0~5_combout  & ((output_register_A[6] & (\alu_MIPS|Add0~25  & VCC)) # (!output_register_A[6] & (!\alu_MIPS|Add0~25 )))) # (!\alu_MIPS|Add0~5_combout  & ((output_register_A[6] & (!\alu_MIPS|Add0~25 )) # 
// (!output_register_A[6] & ((\alu_MIPS|Add0~25 ) # (GND)))))
// \alu_MIPS|Add0~27  = CARRY((\alu_MIPS|Add0~5_combout  & (!output_register_A[6] & !\alu_MIPS|Add0~25 )) # (!\alu_MIPS|Add0~5_combout  & ((!\alu_MIPS|Add0~25 ) # (!output_register_A[6]))))

	.dataa(\alu_MIPS|Add0~5_combout ),
	.datab(output_register_A[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~25 ),
	.combout(\alu_MIPS|Add0~26_combout ),
	.cout(\alu_MIPS|Add0~27 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~26 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneiv_lcell_comb \alu_MIPS|Add0~28 (
// Equation(s):
// \alu_MIPS|Add0~28_combout  = ((output_register_A[7] $ (\alu_MIPS|Add0~4_combout  $ (!\alu_MIPS|Add0~27 )))) # (GND)
// \alu_MIPS|Add0~29  = CARRY((output_register_A[7] & ((\alu_MIPS|Add0~4_combout ) # (!\alu_MIPS|Add0~27 ))) # (!output_register_A[7] & (\alu_MIPS|Add0~4_combout  & !\alu_MIPS|Add0~27 )))

	.dataa(output_register_A[7]),
	.datab(\alu_MIPS|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~27 ),
	.combout(\alu_MIPS|Add0~28_combout ),
	.cout(\alu_MIPS|Add0~29 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~28 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneiv_lcell_comb \alu_MIPS|Add0~30 (
// Equation(s):
// \alu_MIPS|Add0~30_combout  = (output_register_A[8] & ((\alu_MIPS|Add0~3_combout  & (\alu_MIPS|Add0~29  & VCC)) # (!\alu_MIPS|Add0~3_combout  & (!\alu_MIPS|Add0~29 )))) # (!output_register_A[8] & ((\alu_MIPS|Add0~3_combout  & (!\alu_MIPS|Add0~29 )) # 
// (!\alu_MIPS|Add0~3_combout  & ((\alu_MIPS|Add0~29 ) # (GND)))))
// \alu_MIPS|Add0~31  = CARRY((output_register_A[8] & (!\alu_MIPS|Add0~3_combout  & !\alu_MIPS|Add0~29 )) # (!output_register_A[8] & ((!\alu_MIPS|Add0~29 ) # (!\alu_MIPS|Add0~3_combout ))))

	.dataa(output_register_A[8]),
	.datab(\alu_MIPS|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~29 ),
	.combout(\alu_MIPS|Add0~30_combout ),
	.cout(\alu_MIPS|Add0~31 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~30 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~32 (
// Equation(s):
// \alu_MIPS|Add0~32_combout  = ((\alu_MIPS|Add0~2_combout  $ (output_register_A[9] $ (!\alu_MIPS|Add0~31 )))) # (GND)
// \alu_MIPS|Add0~33  = CARRY((\alu_MIPS|Add0~2_combout  & ((output_register_A[9]) # (!\alu_MIPS|Add0~31 ))) # (!\alu_MIPS|Add0~2_combout  & (output_register_A[9] & !\alu_MIPS|Add0~31 )))

	.dataa(\alu_MIPS|Add0~2_combout ),
	.datab(output_register_A[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~31 ),
	.combout(\alu_MIPS|Add0~32_combout ),
	.cout(\alu_MIPS|Add0~33 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~32 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneiv_lcell_comb \mux_Execute_2|out[9]~18 (
// Equation(s):
// \mux_Execute_2|out[9]~18_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [9])) # (!output_register_ctrl_1[6] & ((output_register_B_1[9])))

	.dataa(output_register_ctrl_1[6]),
	.datab(\register_IMM|saida [9]),
	.datac(gnd),
	.datad(output_register_B_1[9]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[9]~18 .lut_mask = 16'hDD88;
defparam \mux_Execute_2|out[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneiv_lcell_comb \mux_Execute_2|out[9]~19 (
// Equation(s):
// \mux_Execute_2|out[9]~19_combout  = (\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[9]~18_combout  & ((output_register_A[9]) # (\register_D_1|saida[22]~1_combout ))) # (!\mux_Execute_2|out[9]~18_combout  & (output_register_A[9] & 
// \register_D_1|saida[22]~1_combout )))) # (!\register_D_1|saida[22]~0_combout  & (((!\register_D_1|saida[22]~1_combout ))))

	.dataa(\mux_Execute_2|out[9]~18_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(output_register_A[9]),
	.datad(\register_D_1|saida[22]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[9]~19 .lut_mask = 16'hC8B3;
defparam \mux_Execute_2|out[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneiv_lcell_comb \mux_Execute_2|out[9]~20 (
// Equation(s):
// \mux_Execute_2|out[9]~20_combout  = (\register_D_1|saida[22]~0_combout  & (((\mux_Execute_2|out[9]~19_combout )))) # (!\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[9]~19_combout  & (output_mult[9])) # (!\mux_Execute_2|out[9]~19_combout  & 
// ((\alu_MIPS|Add0~32_combout )))))

	.dataa(output_mult[9]),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(\alu_MIPS|Add0~32_combout ),
	.datad(\mux_Execute_2|out[9]~19_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[9]~20 .lut_mask = 16'hEE30;
defparam \mux_Execute_2|out[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \register_D_1|saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[9] .is_wysiwyg = "true";
defparam \register_D_1|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneiv_lcell_comb \output_register_D_1[9] (
// Equation(s):
// output_register_D_1[9] = LCELL(\register_D_1|saida [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [9]),
	.cin(gnd),
	.combout(output_register_D_1[9]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[9] .lut_mask = 16'hFF00;
defparam \output_register_D_1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneiv_lcell_comb \datamemory_MIPS|Add0~0 (
// Equation(s):
// \datamemory_MIPS|Add0~0_combout  = output_register_D_1[8] $ (!output_register_D_1[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(output_register_D_1[8]),
	.datad(output_register_D_1[9]),
	.cin(gnd),
	.combout(\datamemory_MIPS|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|Add0~0 .lut_mask = 16'hF00F;
defparam \datamemory_MIPS|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneiv_lcell_comb \output_datamemory[8] (
// Equation(s):
// output_datamemory[8] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a8 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[8]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[8] .lut_mask = 16'hF0F0;
defparam \output_datamemory[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \register_D_2|saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[8] .is_wysiwyg = "true";
defparam \register_D_2|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneiv_lcell_comb \register_B_1|saida[8]~8 (
// Equation(s):
// \register_B_1|saida[8]~8_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[8])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [8])))

	.dataa(\register_CTRL_3|saida [0]),
	.datab(output_datamemory[8]),
	.datac(gnd),
	.datad(\register_D_2|saida [8]),
	.cin(gnd),
	.combout(\register_B_1|saida[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[8]~8 .lut_mask = 16'hDD88;
defparam \register_B_1|saida[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneiv_lcell_comb \registerfile_MIPS|s0~9 (
// Equation(s):
// \registerfile_MIPS|s0~9_combout  = (!\reset~input_o  & \register_B_1|saida[8]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[8]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~9 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \registerfile_MIPS|s0[8] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~4 (
// Equation(s):
// \registerfile_MIPS|Mux23~4_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s1 
// [8]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s0 [8]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s0 [8]),
	.datad(\registerfile_MIPS|s1 [8]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~5 (
// Equation(s):
// \registerfile_MIPS|Mux23~5_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux23~4_combout  & (\registerfile_MIPS|s3 [8])) # (!\registerfile_MIPS|Mux23~4_combout  & ((\registerfile_MIPS|s2 [8]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux23~4_combout ))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|Mux23~4_combout ),
	.datac(\registerfile_MIPS|s3 [8]),
	.datad(\registerfile_MIPS|s2 [8]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~2 (
// Equation(s):
// \registerfile_MIPS|Mux23~2_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s6 [8])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [8])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [8]),
	.datad(\registerfile_MIPS|s6 [8]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~3 (
// Equation(s):
// \registerfile_MIPS|Mux23~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux23~2_combout  & (\registerfile_MIPS|s7 [8])) # (!\registerfile_MIPS|Mux23~2_combout  & ((\registerfile_MIPS|s5 [8]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux23~2_combout ))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux23~2_combout ),
	.datac(\registerfile_MIPS|s7 [8]),
	.datad(\registerfile_MIPS|s5 [8]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~6 (
// Equation(s):
// \registerfile_MIPS|Mux23~6_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|Mux23~3_combout ))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|Mux23~5_combout ))))

	.dataa(\registerfile_MIPS|Mux23~5_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux23~3_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~6 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~0 (
// Equation(s):
// \registerfile_MIPS|Mux23~0_combout  = (\control_MIPS|output_control[18]~10_combout  & (((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|t1 [8])) # (!\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t0 [8])))))

	.dataa(\registerfile_MIPS|t1 [8]),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t0 [8]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~0 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~1 (
// Equation(s):
// \registerfile_MIPS|Mux23~1_combout  = (\registerfile_MIPS|Mux23~0_combout  & ((\registerfile_MIPS|t3 [8]) # ((!\control_MIPS|output_control[18]~10_combout )))) # (!\registerfile_MIPS|Mux23~0_combout  & (((\registerfile_MIPS|t2 [8] & 
// \control_MIPS|output_control[18]~10_combout ))))

	.dataa(\registerfile_MIPS|Mux23~0_combout ),
	.datab(\registerfile_MIPS|t3 [8]),
	.datac(\registerfile_MIPS|t2 [8]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~1 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~7 (
// Equation(s):
// \registerfile_MIPS|Mux23~7_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t6 
// [8]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t4 [8]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t4 [8]),
	.datad(\registerfile_MIPS|t6 [8]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~8 (
// Equation(s):
// \registerfile_MIPS|Mux23~8_combout  = (\registerfile_MIPS|Mux23~7_combout  & (((\registerfile_MIPS|t7 [8])) # (!\control_MIPS|output_control[17]~9_combout ))) # (!\registerfile_MIPS|Mux23~7_combout  & (\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|t5 [8])))

	.dataa(\registerfile_MIPS|Mux23~7_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|t5 [8]),
	.datad(\registerfile_MIPS|t7 [8]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~9 (
// Equation(s):
// \registerfile_MIPS|Mux23~9_combout  = (\registerfile_MIPS|Mux23~6_combout  & (((\registerfile_MIPS|Mux23~8_combout )) # (!\control_MIPS|output_control[20]~8_combout ))) # (!\registerfile_MIPS|Mux23~6_combout  & (\control_MIPS|output_control[20]~8_combout  
// & (\registerfile_MIPS|Mux23~1_combout )))

	.dataa(\registerfile_MIPS|Mux23~6_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux23~1_combout ),
	.datad(\registerfile_MIPS|Mux23~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~9 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~10 (
// Equation(s):
// \registerfile_MIPS|Mux23~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[8]~8_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux23~9_combout ))

	.dataa(\registerfile_MIPS|Mux23~9_combout ),
	.datab(\control_MIPS|output_control[21]~11_combout ),
	.datac(gnd),
	.datad(\register_B_1|saida[8]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~10 .lut_mask = 16'hEE22;
defparam \registerfile_MIPS|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \register_A|saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux23~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[8] .is_wysiwyg = "true";
defparam \register_A|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneiv_lcell_comb \output_register_A[8] (
// Equation(s):
// output_register_A[8] = LCELL(\register_A|saida [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [8]),
	.cin(gnd),
	.combout(output_register_A[8]),
	.cout());
// synopsys translate_off
defparam \output_register_A[8] .lut_mask = 16'hFF00;
defparam \output_register_A[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneiv_lcell_comb \mux_Execute_2|out[8]~21 (
// Equation(s):
// \mux_Execute_2|out[8]~21_combout  = (\register_D_1|saida[22]~1_combout  & ((\register_D_1|saida[22]~0_combout ) # ((\alu_MIPS|Add0~30_combout )))) # (!\register_D_1|saida[22]~1_combout  & (!\register_D_1|saida[22]~0_combout  & (output_mult[8])))

	.dataa(\register_D_1|saida[22]~1_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(output_mult[8]),
	.datad(\alu_MIPS|Add0~30_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[8]~21 .lut_mask = 16'hBA98;
defparam \mux_Execute_2|out[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneiv_lcell_comb \mux_Execute_1|out[8]~1 (
// Equation(s):
// \mux_Execute_1|out[8]~1_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [8])) # (!output_register_ctrl_1[6] & ((output_register_B_1[8])))

	.dataa(output_register_ctrl_1[6]),
	.datab(\register_IMM|saida [8]),
	.datac(gnd),
	.datad(output_register_B_1[8]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[8]~1 .lut_mask = 16'hDD88;
defparam \mux_Execute_1|out[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneiv_lcell_comb \mux_Execute_2|out[8]~22 (
// Equation(s):
// \mux_Execute_2|out[8]~22_combout  = (\mux_Execute_2|out[8]~21_combout  & (((output_register_A[8]) # (\mux_Execute_1|out[8]~1_combout )) # (!\register_D_1|saida[22]~0_combout ))) # (!\mux_Execute_2|out[8]~21_combout  & (\register_D_1|saida[22]~0_combout  & 
// (output_register_A[8] & \mux_Execute_1|out[8]~1_combout )))

	.dataa(\mux_Execute_2|out[8]~21_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(output_register_A[8]),
	.datad(\mux_Execute_1|out[8]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[8]~22 .lut_mask = 16'hEAA2;
defparam \mux_Execute_2|out[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \register_D_1|saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[8]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[8] .is_wysiwyg = "true";
defparam \register_D_1|saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneiv_lcell_comb \output_register_D_1[8] (
// Equation(s):
// output_register_D_1[8] = LCELL(\register_D_1|saida [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|saida [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[8]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[8] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneiv_lcell_comb \output_register_D_1[8]~_wirecell (
// Equation(s):
// \output_register_D_1[8]~_wirecell_combout  = !output_register_D_1[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(output_register_D_1[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_register_D_1[8]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[8]~_wirecell .lut_mask = 16'h0F0F;
defparam \output_register_D_1[8]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \register_B_2|saida[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[10] .is_wysiwyg = "true";
defparam \register_B_2|saida[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N21
dffeas \register_B_2|saida[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[12] .is_wysiwyg = "true";
defparam \register_B_2|saida[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \register_B_2|saida[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[13] .is_wysiwyg = "true";
defparam \register_B_2|saida[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \register_IMM|saida[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[14] .is_wysiwyg = "true";
defparam \register_IMM|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~44 (
// Equation(s):
// \alu_MIPS|Add0~44_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & ((\register_IMM|saida [14]))) # (!output_register_ctrl_1[6] & (output_register_B_1[14]))))

	.dataa(output_register_B_1[14]),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_ctrl_1[6]),
	.datad(\register_IMM|saida [14]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~44 .lut_mask = 16'h36C6;
defparam \alu_MIPS|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneiv_lcell_comb \registerfile_MIPS|s0~15 (
// Equation(s):
// \registerfile_MIPS|s0~15_combout  = (!\reset~input_o  & \register_B_1|saida[14]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[14]~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~15 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \registerfile_MIPS|t5[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \registerfile_MIPS|t4[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~7 (
// Equation(s):
// \registerfile_MIPS|Mux17~7_combout  = (\control_MIPS|output_control[18]~10_combout  & (((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|t5 [14])) # (!\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t4 [14])))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|t5 [14]),
	.datac(\registerfile_MIPS|t4 [14]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~7 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \registerfile_MIPS|t7[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \registerfile_MIPS|t6[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~8 (
// Equation(s):
// \registerfile_MIPS|Mux17~8_combout  = (\registerfile_MIPS|Mux17~7_combout  & ((\registerfile_MIPS|t7 [14]) # ((!\control_MIPS|output_control[18]~10_combout )))) # (!\registerfile_MIPS|Mux17~7_combout  & (((\registerfile_MIPS|t6 [14] & 
// \control_MIPS|output_control[18]~10_combout ))))

	.dataa(\registerfile_MIPS|Mux17~7_combout ),
	.datab(\registerfile_MIPS|t7 [14]),
	.datac(\registerfile_MIPS|t6 [14]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~8 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N17
dffeas \registerfile_MIPS|s4[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N7
dffeas \registerfile_MIPS|s5[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~0 (
// Equation(s):
// \registerfile_MIPS|Mux17~0_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s5 
// [14]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [14]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [14]),
	.datad(\registerfile_MIPS|s5 [14]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \registerfile_MIPS|s6[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \registerfile_MIPS|s7[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~1 (
// Equation(s):
// \registerfile_MIPS|Mux17~1_combout  = (\registerfile_MIPS|Mux17~0_combout  & (((\registerfile_MIPS|s7 [14])) # (!\control_MIPS|output_control[18]~10_combout ))) # (!\registerfile_MIPS|Mux17~0_combout  & (\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|s6 [14])))

	.dataa(\registerfile_MIPS|Mux17~0_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s6 [14]),
	.datad(\registerfile_MIPS|s7 [14]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \registerfile_MIPS|s0[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \registerfile_MIPS|s2[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~4 (
// Equation(s):
// \registerfile_MIPS|Mux17~4_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|s2 
// [14]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|s0 [14]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s0 [14]),
	.datad(\registerfile_MIPS|s2 [14]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \registerfile_MIPS|s3[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \registerfile_MIPS|s1[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~5 (
// Equation(s):
// \registerfile_MIPS|Mux17~5_combout  = (\registerfile_MIPS|Mux17~4_combout  & (((\registerfile_MIPS|s3 [14])) # (!\control_MIPS|output_control[17]~9_combout ))) # (!\registerfile_MIPS|Mux17~4_combout  & (\control_MIPS|output_control[17]~9_combout  & 
// ((\registerfile_MIPS|s1 [14]))))

	.dataa(\registerfile_MIPS|Mux17~4_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s3 [14]),
	.datad(\registerfile_MIPS|s1 [14]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \registerfile_MIPS|t1[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \registerfile_MIPS|t3[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \registerfile_MIPS|t2[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \registerfile_MIPS|t0[14] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~2 (
// Equation(s):
// \registerfile_MIPS|Mux17~2_combout  = (\control_MIPS|output_control[17]~9_combout  & (((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|t2 [14])) # (!\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t0 [14])))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t2 [14]),
	.datac(\registerfile_MIPS|t0 [14]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~2 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~3 (
// Equation(s):
// \registerfile_MIPS|Mux17~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux17~2_combout  & ((\registerfile_MIPS|t3 [14]))) # (!\registerfile_MIPS|Mux17~2_combout  & (\registerfile_MIPS|t1 [14])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux17~2_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t1 [14]),
	.datac(\registerfile_MIPS|t3 [14]),
	.datad(\registerfile_MIPS|Mux17~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~3 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~6 (
// Equation(s):
// \registerfile_MIPS|Mux17~6_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout ) # ((\registerfile_MIPS|Mux17~3_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|Mux17~5_combout )))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|Mux17~5_combout ),
	.datad(\registerfile_MIPS|Mux17~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~6 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~9 (
// Equation(s):
// \registerfile_MIPS|Mux17~9_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux17~6_combout  & (\registerfile_MIPS|Mux17~8_combout )) # (!\registerfile_MIPS|Mux17~6_combout  & ((\registerfile_MIPS|Mux17~1_combout ))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux17~6_combout ))))

	.dataa(\registerfile_MIPS|Mux17~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|Mux17~1_combout ),
	.datad(\registerfile_MIPS|Mux17~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~9 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~10 (
// Equation(s):
// \registerfile_MIPS|Mux17~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[14]~14_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux17~9_combout )))

	.dataa(gnd),
	.datab(\register_B_1|saida[14]~14_combout ),
	.datac(\registerfile_MIPS|Mux17~9_combout ),
	.datad(\control_MIPS|output_control[21]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~10 .lut_mask = 16'hCCF0;
defparam \registerfile_MIPS|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \register_A|saida[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux17~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[14] .is_wysiwyg = "true";
defparam \register_A|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneiv_lcell_comb \output_register_A[14] (
// Equation(s):
// output_register_A[14] = LCELL(\register_A|saida [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [14]),
	.cin(gnd),
	.combout(output_register_A[14]),
	.cout());
// synopsys translate_off
defparam \output_register_A[14] .lut_mask = 16'hFF00;
defparam \output_register_A[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~42 (
// Equation(s):
// \alu_MIPS|Add0~42_combout  = ((\alu_MIPS|Add0~41_combout  $ (output_register_A[13] $ (!\alu_MIPS|Add0~40 )))) # (GND)
// \alu_MIPS|Add0~43  = CARRY((\alu_MIPS|Add0~41_combout  & ((output_register_A[13]) # (!\alu_MIPS|Add0~40 ))) # (!\alu_MIPS|Add0~41_combout  & (output_register_A[13] & !\alu_MIPS|Add0~40 )))

	.dataa(\alu_MIPS|Add0~41_combout ),
	.datab(output_register_A[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~40 ),
	.combout(\alu_MIPS|Add0~42_combout ),
	.cout(\alu_MIPS|Add0~43 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~42 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneiv_lcell_comb \alu_MIPS|Add0~45 (
// Equation(s):
// \alu_MIPS|Add0~45_combout  = (\alu_MIPS|Add0~44_combout  & ((output_register_A[14] & (\alu_MIPS|Add0~43  & VCC)) # (!output_register_A[14] & (!\alu_MIPS|Add0~43 )))) # (!\alu_MIPS|Add0~44_combout  & ((output_register_A[14] & (!\alu_MIPS|Add0~43 )) # 
// (!output_register_A[14] & ((\alu_MIPS|Add0~43 ) # (GND)))))
// \alu_MIPS|Add0~46  = CARRY((\alu_MIPS|Add0~44_combout  & (!output_register_A[14] & !\alu_MIPS|Add0~43 )) # (!\alu_MIPS|Add0~44_combout  & ((!\alu_MIPS|Add0~43 ) # (!output_register_A[14]))))

	.dataa(\alu_MIPS|Add0~44_combout ),
	.datab(output_register_A[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~43 ),
	.combout(\alu_MIPS|Add0~45_combout ),
	.cout(\alu_MIPS|Add0~46 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~45 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneiv_lcell_comb \mux_Execute_2|out[14]~51 (
// Equation(s):
// \mux_Execute_2|out[14]~51_combout  = (output_register_ctrl_1[6] & ((\register_IMM|saida [14]))) # (!output_register_ctrl_1[6] & (output_register_B_1[14]))

	.dataa(output_register_B_1[14]),
	.datab(\register_IMM|saida [14]),
	.datac(output_register_ctrl_1[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_2|out[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[14]~51 .lut_mask = 16'hCACA;
defparam \mux_Execute_2|out[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneiv_lcell_comb \mux_Execute_2|out[14]~52 (
// Equation(s):
// \mux_Execute_2|out[14]~52_combout  = (\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[14]~51_combout  & ((output_register_A[14]) # (\register_D_1|saida[22]~1_combout ))) # (!\mux_Execute_2|out[14]~51_combout  & (output_register_A[14] & 
// \register_D_1|saida[22]~1_combout )))) # (!\register_D_1|saida[22]~0_combout  & (((!\register_D_1|saida[22]~1_combout ))))

	.dataa(\mux_Execute_2|out[14]~51_combout ),
	.datab(output_register_A[14]),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(\register_D_1|saida[22]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[14]~52 .lut_mask = 16'hE08F;
defparam \mux_Execute_2|out[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~17 (
// Equation(s):
// \multiplicador|ACC0|Saidas~17_combout  = (\multiplicador|ACC0|Saidas [0] & \multiplicador|CON0|state.S1~q )

	.dataa(gnd),
	.datab(\multiplicador|ACC0|Saidas [0]),
	.datac(\multiplicador|CON0|state.S1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~17_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~17 .lut_mask = 16'hC0C0;
defparam \multiplicador|ACC0|Saidas~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[0]~0 (
// Equation(s):
// \multiplicador|ADD0|Soma[0]~0_combout  = (output_register_B_1[0] & (\multiplicador|ACC0|Saidas [16] $ (VCC))) # (!output_register_B_1[0] & (\multiplicador|ACC0|Saidas [16] & VCC))
// \multiplicador|ADD0|Soma[0]~1  = CARRY((output_register_B_1[0] & \multiplicador|ACC0|Saidas [16]))

	.dataa(output_register_B_1[0]),
	.datab(\multiplicador|ACC0|Saidas [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\multiplicador|ADD0|Soma[0]~0_combout ),
	.cout(\multiplicador|ADD0|Soma[0]~1 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[0]~0 .lut_mask = 16'h6688;
defparam \multiplicador|ADD0|Soma[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[1]~2 (
// Equation(s):
// \multiplicador|ADD0|Soma[1]~2_combout  = (\multiplicador|ACC0|Saidas [17] & ((output_register_B_1[1] & (\multiplicador|ADD0|Soma[0]~1  & VCC)) # (!output_register_B_1[1] & (!\multiplicador|ADD0|Soma[0]~1 )))) # (!\multiplicador|ACC0|Saidas [17] & 
// ((output_register_B_1[1] & (!\multiplicador|ADD0|Soma[0]~1 )) # (!output_register_B_1[1] & ((\multiplicador|ADD0|Soma[0]~1 ) # (GND)))))
// \multiplicador|ADD0|Soma[1]~3  = CARRY((\multiplicador|ACC0|Saidas [17] & (!output_register_B_1[1] & !\multiplicador|ADD0|Soma[0]~1 )) # (!\multiplicador|ACC0|Saidas [17] & ((!\multiplicador|ADD0|Soma[0]~1 ) # (!output_register_B_1[1]))))

	.dataa(\multiplicador|ACC0|Saidas [17]),
	.datab(output_register_B_1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[0]~1 ),
	.combout(\multiplicador|ADD0|Soma[1]~2_combout ),
	.cout(\multiplicador|ADD0|Soma[1]~3 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[1]~2 .lut_mask = 16'h9617;
defparam \multiplicador|ADD0|Soma[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[2]~4 (
// Equation(s):
// \multiplicador|ADD0|Soma[2]~4_combout  = ((\multiplicador|ACC0|Saidas [18] $ (output_register_B_1[2] $ (!\multiplicador|ADD0|Soma[1]~3 )))) # (GND)
// \multiplicador|ADD0|Soma[2]~5  = CARRY((\multiplicador|ACC0|Saidas [18] & ((output_register_B_1[2]) # (!\multiplicador|ADD0|Soma[1]~3 ))) # (!\multiplicador|ACC0|Saidas [18] & (output_register_B_1[2] & !\multiplicador|ADD0|Soma[1]~3 )))

	.dataa(\multiplicador|ACC0|Saidas [18]),
	.datab(output_register_B_1[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[1]~3 ),
	.combout(\multiplicador|ADD0|Soma[2]~4_combout ),
	.cout(\multiplicador|ADD0|Soma[2]~5 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[2]~4 .lut_mask = 16'h698E;
defparam \multiplicador|ADD0|Soma[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[3]~6 (
// Equation(s):
// \multiplicador|ADD0|Soma[3]~6_combout  = (\multiplicador|ACC0|Saidas [19] & ((output_register_B_1[3] & (\multiplicador|ADD0|Soma[2]~5  & VCC)) # (!output_register_B_1[3] & (!\multiplicador|ADD0|Soma[2]~5 )))) # (!\multiplicador|ACC0|Saidas [19] & 
// ((output_register_B_1[3] & (!\multiplicador|ADD0|Soma[2]~5 )) # (!output_register_B_1[3] & ((\multiplicador|ADD0|Soma[2]~5 ) # (GND)))))
// \multiplicador|ADD0|Soma[3]~7  = CARRY((\multiplicador|ACC0|Saidas [19] & (!output_register_B_1[3] & !\multiplicador|ADD0|Soma[2]~5 )) # (!\multiplicador|ACC0|Saidas [19] & ((!\multiplicador|ADD0|Soma[2]~5 ) # (!output_register_B_1[3]))))

	.dataa(\multiplicador|ACC0|Saidas [19]),
	.datab(output_register_B_1[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[2]~5 ),
	.combout(\multiplicador|ADD0|Soma[3]~6_combout ),
	.cout(\multiplicador|ADD0|Soma[3]~7 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[3]~6 .lut_mask = 16'h9617;
defparam \multiplicador|ADD0|Soma[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[4]~8 (
// Equation(s):
// \multiplicador|ADD0|Soma[4]~8_combout  = ((output_register_B_1[4] $ (\multiplicador|ACC0|Saidas [20] $ (!\multiplicador|ADD0|Soma[3]~7 )))) # (GND)
// \multiplicador|ADD0|Soma[4]~9  = CARRY((output_register_B_1[4] & ((\multiplicador|ACC0|Saidas [20]) # (!\multiplicador|ADD0|Soma[3]~7 ))) # (!output_register_B_1[4] & (\multiplicador|ACC0|Saidas [20] & !\multiplicador|ADD0|Soma[3]~7 )))

	.dataa(output_register_B_1[4]),
	.datab(\multiplicador|ACC0|Saidas [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[3]~7 ),
	.combout(\multiplicador|ADD0|Soma[4]~8_combout ),
	.cout(\multiplicador|ADD0|Soma[4]~9 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[4]~8 .lut_mask = 16'h698E;
defparam \multiplicador|ADD0|Soma[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[5]~10 (
// Equation(s):
// \multiplicador|ADD0|Soma[5]~10_combout  = (output_register_B_1[5] & ((\multiplicador|ACC0|Saidas [21] & (\multiplicador|ADD0|Soma[4]~9  & VCC)) # (!\multiplicador|ACC0|Saidas [21] & (!\multiplicador|ADD0|Soma[4]~9 )))) # (!output_register_B_1[5] & 
// ((\multiplicador|ACC0|Saidas [21] & (!\multiplicador|ADD0|Soma[4]~9 )) # (!\multiplicador|ACC0|Saidas [21] & ((\multiplicador|ADD0|Soma[4]~9 ) # (GND)))))
// \multiplicador|ADD0|Soma[5]~11  = CARRY((output_register_B_1[5] & (!\multiplicador|ACC0|Saidas [21] & !\multiplicador|ADD0|Soma[4]~9 )) # (!output_register_B_1[5] & ((!\multiplicador|ADD0|Soma[4]~9 ) # (!\multiplicador|ACC0|Saidas [21]))))

	.dataa(output_register_B_1[5]),
	.datab(\multiplicador|ACC0|Saidas [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[4]~9 ),
	.combout(\multiplicador|ADD0|Soma[5]~10_combout ),
	.cout(\multiplicador|ADD0|Soma[5]~11 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[5]~10 .lut_mask = 16'h9617;
defparam \multiplicador|ADD0|Soma[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[6]~12 (
// Equation(s):
// \multiplicador|ADD0|Soma[6]~12_combout  = ((output_register_B_1[6] $ (\multiplicador|ACC0|Saidas [22] $ (!\multiplicador|ADD0|Soma[5]~11 )))) # (GND)
// \multiplicador|ADD0|Soma[6]~13  = CARRY((output_register_B_1[6] & ((\multiplicador|ACC0|Saidas [22]) # (!\multiplicador|ADD0|Soma[5]~11 ))) # (!output_register_B_1[6] & (\multiplicador|ACC0|Saidas [22] & !\multiplicador|ADD0|Soma[5]~11 )))

	.dataa(output_register_B_1[6]),
	.datab(\multiplicador|ACC0|Saidas [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[5]~11 ),
	.combout(\multiplicador|ADD0|Soma[6]~12_combout ),
	.cout(\multiplicador|ADD0|Soma[6]~13 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[6]~12 .lut_mask = 16'h698E;
defparam \multiplicador|ADD0|Soma[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[7]~14 (
// Equation(s):
// \multiplicador|ADD0|Soma[7]~14_combout  = (output_register_B_1[7] & ((\multiplicador|ACC0|Saidas [23] & (\multiplicador|ADD0|Soma[6]~13  & VCC)) # (!\multiplicador|ACC0|Saidas [23] & (!\multiplicador|ADD0|Soma[6]~13 )))) # (!output_register_B_1[7] & 
// ((\multiplicador|ACC0|Saidas [23] & (!\multiplicador|ADD0|Soma[6]~13 )) # (!\multiplicador|ACC0|Saidas [23] & ((\multiplicador|ADD0|Soma[6]~13 ) # (GND)))))
// \multiplicador|ADD0|Soma[7]~15  = CARRY((output_register_B_1[7] & (!\multiplicador|ACC0|Saidas [23] & !\multiplicador|ADD0|Soma[6]~13 )) # (!output_register_B_1[7] & ((!\multiplicador|ADD0|Soma[6]~13 ) # (!\multiplicador|ACC0|Saidas [23]))))

	.dataa(output_register_B_1[7]),
	.datab(\multiplicador|ACC0|Saidas [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[6]~13 ),
	.combout(\multiplicador|ADD0|Soma[7]~14_combout ),
	.cout(\multiplicador|ADD0|Soma[7]~15 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[7]~14 .lut_mask = 16'h9617;
defparam \multiplicador|ADD0|Soma[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[8]~16 (
// Equation(s):
// \multiplicador|ADD0|Soma[8]~16_combout  = ((output_register_B_1[8] $ (\multiplicador|ACC0|Saidas [24] $ (!\multiplicador|ADD0|Soma[7]~15 )))) # (GND)
// \multiplicador|ADD0|Soma[8]~17  = CARRY((output_register_B_1[8] & ((\multiplicador|ACC0|Saidas [24]) # (!\multiplicador|ADD0|Soma[7]~15 ))) # (!output_register_B_1[8] & (\multiplicador|ACC0|Saidas [24] & !\multiplicador|ADD0|Soma[7]~15 )))

	.dataa(output_register_B_1[8]),
	.datab(\multiplicador|ACC0|Saidas [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[7]~15 ),
	.combout(\multiplicador|ADD0|Soma[8]~16_combout ),
	.cout(\multiplicador|ADD0|Soma[8]~17 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[8]~16 .lut_mask = 16'h698E;
defparam \multiplicador|ADD0|Soma[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[9]~18 (
// Equation(s):
// \multiplicador|ADD0|Soma[9]~18_combout  = (\multiplicador|ACC0|Saidas [25] & ((output_register_B_1[9] & (\multiplicador|ADD0|Soma[8]~17  & VCC)) # (!output_register_B_1[9] & (!\multiplicador|ADD0|Soma[8]~17 )))) # (!\multiplicador|ACC0|Saidas [25] & 
// ((output_register_B_1[9] & (!\multiplicador|ADD0|Soma[8]~17 )) # (!output_register_B_1[9] & ((\multiplicador|ADD0|Soma[8]~17 ) # (GND)))))
// \multiplicador|ADD0|Soma[9]~19  = CARRY((\multiplicador|ACC0|Saidas [25] & (!output_register_B_1[9] & !\multiplicador|ADD0|Soma[8]~17 )) # (!\multiplicador|ACC0|Saidas [25] & ((!\multiplicador|ADD0|Soma[8]~17 ) # (!output_register_B_1[9]))))

	.dataa(\multiplicador|ACC0|Saidas [25]),
	.datab(output_register_B_1[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[8]~17 ),
	.combout(\multiplicador|ADD0|Soma[9]~18_combout ),
	.cout(\multiplicador|ADD0|Soma[9]~19 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[9]~18 .lut_mask = 16'h9617;
defparam \multiplicador|ADD0|Soma[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[10]~20 (
// Equation(s):
// \multiplicador|ADD0|Soma[10]~20_combout  = ((\multiplicador|ACC0|Saidas [26] $ (output_register_B_1[10] $ (!\multiplicador|ADD0|Soma[9]~19 )))) # (GND)
// \multiplicador|ADD0|Soma[10]~21  = CARRY((\multiplicador|ACC0|Saidas [26] & ((output_register_B_1[10]) # (!\multiplicador|ADD0|Soma[9]~19 ))) # (!\multiplicador|ACC0|Saidas [26] & (output_register_B_1[10] & !\multiplicador|ADD0|Soma[9]~19 )))

	.dataa(\multiplicador|ACC0|Saidas [26]),
	.datab(output_register_B_1[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[9]~19 ),
	.combout(\multiplicador|ADD0|Soma[10]~20_combout ),
	.cout(\multiplicador|ADD0|Soma[10]~21 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[10]~20 .lut_mask = 16'h698E;
defparam \multiplicador|ADD0|Soma[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[11]~22 (
// Equation(s):
// \multiplicador|ADD0|Soma[11]~22_combout  = (\multiplicador|ACC0|Saidas [27] & ((output_register_B_1[11] & (\multiplicador|ADD0|Soma[10]~21  & VCC)) # (!output_register_B_1[11] & (!\multiplicador|ADD0|Soma[10]~21 )))) # (!\multiplicador|ACC0|Saidas [27] & 
// ((output_register_B_1[11] & (!\multiplicador|ADD0|Soma[10]~21 )) # (!output_register_B_1[11] & ((\multiplicador|ADD0|Soma[10]~21 ) # (GND)))))
// \multiplicador|ADD0|Soma[11]~23  = CARRY((\multiplicador|ACC0|Saidas [27] & (!output_register_B_1[11] & !\multiplicador|ADD0|Soma[10]~21 )) # (!\multiplicador|ACC0|Saidas [27] & ((!\multiplicador|ADD0|Soma[10]~21 ) # (!output_register_B_1[11]))))

	.dataa(\multiplicador|ACC0|Saidas [27]),
	.datab(output_register_B_1[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[10]~21 ),
	.combout(\multiplicador|ADD0|Soma[11]~22_combout ),
	.cout(\multiplicador|ADD0|Soma[11]~23 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[11]~22 .lut_mask = 16'h9617;
defparam \multiplicador|ADD0|Soma[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[12]~24 (
// Equation(s):
// \multiplicador|ADD0|Soma[12]~24_combout  = ((\multiplicador|ACC0|Saidas [28] $ (output_register_B_1[12] $ (!\multiplicador|ADD0|Soma[11]~23 )))) # (GND)
// \multiplicador|ADD0|Soma[12]~25  = CARRY((\multiplicador|ACC0|Saidas [28] & ((output_register_B_1[12]) # (!\multiplicador|ADD0|Soma[11]~23 ))) # (!\multiplicador|ACC0|Saidas [28] & (output_register_B_1[12] & !\multiplicador|ADD0|Soma[11]~23 )))

	.dataa(\multiplicador|ACC0|Saidas [28]),
	.datab(output_register_B_1[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[11]~23 ),
	.combout(\multiplicador|ADD0|Soma[12]~24_combout ),
	.cout(\multiplicador|ADD0|Soma[12]~25 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[12]~24 .lut_mask = 16'h698E;
defparam \multiplicador|ADD0|Soma[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[13]~26 (
// Equation(s):
// \multiplicador|ADD0|Soma[13]~26_combout  = (output_register_B_1[13] & ((\multiplicador|ACC0|Saidas [29] & (\multiplicador|ADD0|Soma[12]~25  & VCC)) # (!\multiplicador|ACC0|Saidas [29] & (!\multiplicador|ADD0|Soma[12]~25 )))) # (!output_register_B_1[13] & 
// ((\multiplicador|ACC0|Saidas [29] & (!\multiplicador|ADD0|Soma[12]~25 )) # (!\multiplicador|ACC0|Saidas [29] & ((\multiplicador|ADD0|Soma[12]~25 ) # (GND)))))
// \multiplicador|ADD0|Soma[13]~27  = CARRY((output_register_B_1[13] & (!\multiplicador|ACC0|Saidas [29] & !\multiplicador|ADD0|Soma[12]~25 )) # (!output_register_B_1[13] & ((!\multiplicador|ADD0|Soma[12]~25 ) # (!\multiplicador|ACC0|Saidas [29]))))

	.dataa(output_register_B_1[13]),
	.datab(\multiplicador|ACC0|Saidas [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[12]~25 ),
	.combout(\multiplicador|ADD0|Soma[13]~26_combout ),
	.cout(\multiplicador|ADD0|Soma[13]~27 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[13]~26 .lut_mask = 16'h9617;
defparam \multiplicador|ADD0|Soma[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \register_IMM|saida[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[15] .is_wysiwyg = "true";
defparam \register_IMM|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneiv_lcell_comb \mux_Execute_1|out[15]~7 (
// Equation(s):
// \mux_Execute_1|out[15]~7_combout  = (output_register_ctrl_1[6] & ((\register_IMM|saida [15]))) # (!output_register_ctrl_1[6] & (output_register_B_1[15]))

	.dataa(gnd),
	.datab(output_register_B_1[15]),
	.datac(output_register_ctrl_1[6]),
	.datad(\register_IMM|saida [15]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[15]~7 .lut_mask = 16'hFC0C;
defparam \mux_Execute_1|out[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneiv_lcell_comb \registerfile_MIPS|s0~16 (
// Equation(s):
// \registerfile_MIPS|s0~16_combout  = (!\reset~input_o  & \register_B_1|saida[15]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[15]~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~16 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \registerfile_MIPS|t7[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \registerfile_MIPS|t3[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \registerfile_MIPS|s3[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~7 (
// Equation(s):
// \registerfile_MIPS|Mux16~7_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t3 [15])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s3 [15])))))

	.dataa(\registerfile_MIPS|t3 [15]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [15]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \registerfile_MIPS|s7[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~8 (
// Equation(s):
// \registerfile_MIPS|Mux16~8_combout  = (\registerfile_MIPS|Mux16~7_combout  & ((\registerfile_MIPS|t7 [15]) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux16~7_combout  & (((\registerfile_MIPS|s7 [15] & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [15]),
	.datab(\registerfile_MIPS|Mux16~7_combout ),
	.datac(\registerfile_MIPS|s7 [15]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~8 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \registerfile_MIPS|t1[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \registerfile_MIPS|s1[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~0 (
// Equation(s):
// \registerfile_MIPS|Mux16~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t1 [15])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s1 [15])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t1 [15]),
	.datac(\registerfile_MIPS|s1 [15]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \registerfile_MIPS|t5[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \registerfile_MIPS|s5[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~1 (
// Equation(s):
// \registerfile_MIPS|Mux16~1_combout  = (\registerfile_MIPS|Mux16~0_combout  & ((\registerfile_MIPS|t5 [15]) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux16~0_combout  & (((\registerfile_MIPS|s5 [15] & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|Mux16~0_combout ),
	.datab(\registerfile_MIPS|t5 [15]),
	.datac(\registerfile_MIPS|s5 [15]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~1 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \registerfile_MIPS|s2[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \registerfile_MIPS|s6[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~2 (
// Equation(s):
// \registerfile_MIPS|Mux16~2_combout  = (\control_MIPS|output_control[20]~8_combout  & (\control_MIPS|output_control[19]~7_combout )) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s6 
// [15]))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s2 [15]))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [15]),
	.datad(\registerfile_MIPS|s6 [15]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \registerfile_MIPS|t6[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \registerfile_MIPS|t2[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~3 (
// Equation(s):
// \registerfile_MIPS|Mux16~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux16~2_combout  & (\registerfile_MIPS|t6 [15])) # (!\registerfile_MIPS|Mux16~2_combout  & ((\registerfile_MIPS|t2 [15]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux16~2_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux16~2_combout ),
	.datac(\registerfile_MIPS|t6 [15]),
	.datad(\registerfile_MIPS|t2 [15]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \registerfile_MIPS|s0[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \registerfile_MIPS|s4[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~4 (
// Equation(s):
// \registerfile_MIPS|Mux16~4_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout ) # ((\registerfile_MIPS|s4 [15])))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s0 [15])))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s0 [15]),
	.datad(\registerfile_MIPS|s4 [15]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \registerfile_MIPS|t4[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \registerfile_MIPS|t0[15] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~5 (
// Equation(s):
// \registerfile_MIPS|Mux16~5_combout  = (\registerfile_MIPS|Mux16~4_combout  & (((\registerfile_MIPS|t4 [15])) # (!\control_MIPS|output_control[20]~8_combout ))) # (!\registerfile_MIPS|Mux16~4_combout  & (\control_MIPS|output_control[20]~8_combout  & 
// ((\registerfile_MIPS|t0 [15]))))

	.dataa(\registerfile_MIPS|Mux16~4_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|t4 [15]),
	.datad(\registerfile_MIPS|t0 [15]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~6 (
// Equation(s):
// \registerfile_MIPS|Mux16~6_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|Mux16~3_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux16~5_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|Mux16~3_combout ),
	.datad(\registerfile_MIPS|Mux16~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~6 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~9 (
// Equation(s):
// \registerfile_MIPS|Mux16~9_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux16~6_combout  & (\registerfile_MIPS|Mux16~8_combout )) # (!\registerfile_MIPS|Mux16~6_combout  & ((\registerfile_MIPS|Mux16~1_combout ))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux16~6_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux16~8_combout ),
	.datac(\registerfile_MIPS|Mux16~1_combout ),
	.datad(\registerfile_MIPS|Mux16~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~9 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~10 (
// Equation(s):
// \registerfile_MIPS|Mux16~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[15]~15_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux16~9_combout )))

	.dataa(\register_B_1|saida[15]~15_combout ),
	.datab(\registerfile_MIPS|Mux16~9_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~10 .lut_mask = 16'hACAC;
defparam \registerfile_MIPS|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \register_A|saida[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux16~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[15] .is_wysiwyg = "true";
defparam \register_A|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneiv_lcell_comb \output_register_A[15] (
// Equation(s):
// output_register_A[15] = LCELL(\register_A|saida [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [15]),
	.cin(gnd),
	.combout(output_register_A[15]),
	.cout());
// synopsys translate_off
defparam \output_register_A[15] .lut_mask = 16'hFF00;
defparam \output_register_A[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneiv_lcell_comb \alu_MIPS|Add0~47 (
// Equation(s):
// \alu_MIPS|Add0~47_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & ((\register_IMM|saida [15]))) # (!output_register_ctrl_1[6] & (output_register_B_1[15]))))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_B_1[15]),
	.datac(output_register_ctrl_1[3]),
	.datad(\register_IMM|saida [15]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~47 .lut_mask = 16'h1EB4;
defparam \alu_MIPS|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~48 (
// Equation(s):
// \alu_MIPS|Add0~48_combout  = ((\alu_MIPS|Add0~47_combout  $ (output_register_A[15] $ (!\alu_MIPS|Add0~46 )))) # (GND)
// \alu_MIPS|Add0~49  = CARRY((\alu_MIPS|Add0~47_combout  & ((output_register_A[15]) # (!\alu_MIPS|Add0~46 ))) # (!\alu_MIPS|Add0~47_combout  & (output_register_A[15] & !\alu_MIPS|Add0~46 )))

	.dataa(\alu_MIPS|Add0~47_combout ),
	.datab(output_register_A[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~46 ),
	.combout(\alu_MIPS|Add0~48_combout ),
	.cout(\alu_MIPS|Add0~49 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~48 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneiv_lcell_comb \output_mult[15] (
// Equation(s):
// output_mult[15] = LCELL(\multiplicador|ACC0|Saidas [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[15]),
	.cout());
// synopsys translate_off
defparam \output_mult[15] .lut_mask = 16'hF0F0;
defparam \output_mult[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneiv_lcell_comb \mux_Execute_2|out[15]~54 (
// Equation(s):
// \mux_Execute_2|out[15]~54_combout  = (\register_D_1|saida[22]~1_combout  & ((\alu_MIPS|Add0~48_combout ) # ((\register_D_1|saida[22]~0_combout )))) # (!\register_D_1|saida[22]~1_combout  & (((!\register_D_1|saida[22]~0_combout  & output_mult[15]))))

	.dataa(\alu_MIPS|Add0~48_combout ),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(output_mult[15]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[15]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[15]~54 .lut_mask = 16'hCBC8;
defparam \mux_Execute_2|out[15]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneiv_lcell_comb \mux_Execute_2|out[15]~55 (
// Equation(s):
// \mux_Execute_2|out[15]~55_combout  = (\mux_Execute_1|out[15]~7_combout  & ((\mux_Execute_2|out[15]~54_combout ) # ((output_register_A[15] & \register_D_1|saida[22]~0_combout )))) # (!\mux_Execute_1|out[15]~7_combout  & (\mux_Execute_2|out[15]~54_combout  
// & ((output_register_A[15]) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(\mux_Execute_1|out[15]~7_combout ),
	.datab(output_register_A[15]),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(\mux_Execute_2|out[15]~54_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[15]~55 .lut_mask = 16'hEF80;
defparam \mux_Execute_2|out[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \register_D_1|saida[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[15]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[15] .is_wysiwyg = "true";
defparam \register_D_1|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneiv_lcell_comb \output_register_D_1[15] (
// Equation(s):
// output_register_D_1[15] = LCELL(\register_D_1|saida [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [15]),
	.cin(gnd),
	.combout(output_register_D_1[15]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[15] .lut_mask = 16'hFF00;
defparam \output_register_D_1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \register_D_2|saida[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[15] .is_wysiwyg = "true";
defparam \register_D_2|saida[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \register_B_2|saida[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[15] .is_wysiwyg = "true";
defparam \register_B_2|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneiv_lcell_comb \mux_Execute_1|out[17]~8 (
// Equation(s):
// \mux_Execute_1|out[17]~8_combout  = (!output_register_ctrl_1[6] & output_register_B_1[17])

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(output_register_B_1[17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_1|out[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[17]~8 .lut_mask = 16'h5050;
defparam \mux_Execute_1|out[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneiv_lcell_comb \registerfile_MIPS|s0~18 (
// Equation(s):
// \registerfile_MIPS|s0~18_combout  = (!\reset~input_o  & \register_B_1|saida[17]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[17]~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~18 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N15
dffeas \registerfile_MIPS|s7[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \registerfile_MIPS|s3[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~7 (
// Equation(s):
// \registerfile_MIPS|Mux14~7_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s7 [17]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s3 [17] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s7 [17]),
	.datac(\registerfile_MIPS|s3 [17]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~7 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \registerfile_MIPS|t3[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \registerfile_MIPS|t7[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~8 (
// Equation(s):
// \registerfile_MIPS|Mux14~8_combout  = (\registerfile_MIPS|Mux14~7_combout  & (((\registerfile_MIPS|t7 [17])) # (!\control_MIPS|output_control[20]~8_combout ))) # (!\registerfile_MIPS|Mux14~7_combout  & (\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t3 [17])))

	.dataa(\registerfile_MIPS|Mux14~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|t3 [17]),
	.datad(\registerfile_MIPS|t7 [17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \registerfile_MIPS|t0[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \registerfile_MIPS|s0[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~4 (
// Equation(s):
// \registerfile_MIPS|Mux14~4_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t0 [17])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s0 [17])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t0 [17]),
	.datac(\registerfile_MIPS|s0 [17]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~4 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N17
dffeas \registerfile_MIPS|t4[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N15
dffeas \registerfile_MIPS|s4[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~5 (
// Equation(s):
// \registerfile_MIPS|Mux14~5_combout  = (\registerfile_MIPS|Mux14~4_combout  & (((\registerfile_MIPS|t4 [17])) # (!\control_MIPS|output_control[19]~7_combout ))) # (!\registerfile_MIPS|Mux14~4_combout  & (\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|s4 [17]))))

	.dataa(\registerfile_MIPS|Mux14~4_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|t4 [17]),
	.datad(\registerfile_MIPS|s4 [17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \registerfile_MIPS|t1[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \registerfile_MIPS|t5[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \registerfile_MIPS|s5[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N21
dffeas \registerfile_MIPS|s1[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~2 (
// Equation(s):
// \registerfile_MIPS|Mux14~2_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s5 [17]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s1 [17] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s5 [17]),
	.datac(\registerfile_MIPS|s1 [17]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~2 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~3 (
// Equation(s):
// \registerfile_MIPS|Mux14~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux14~2_combout  & ((\registerfile_MIPS|t5 [17]))) # (!\registerfile_MIPS|Mux14~2_combout  & (\registerfile_MIPS|t1 [17])))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux14~2_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|t1 [17]),
	.datac(\registerfile_MIPS|t5 [17]),
	.datad(\registerfile_MIPS|Mux14~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~3 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~6 (
// Equation(s):
// \registerfile_MIPS|Mux14~6_combout  = (\control_MIPS|output_control[18]~10_combout  & (((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & 
// ((\registerfile_MIPS|Mux14~3_combout ))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux14~5_combout ))))

	.dataa(\registerfile_MIPS|Mux14~5_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\registerfile_MIPS|Mux14~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~6 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \registerfile_MIPS|t6[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \registerfile_MIPS|s6[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \registerfile_MIPS|s2[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \registerfile_MIPS|t2[17] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~0 (
// Equation(s):
// \registerfile_MIPS|Mux14~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (\control_MIPS|output_control[20]~8_combout )) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|t2 
// [17]))) # (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s2 [17]))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s2 [17]),
	.datad(\registerfile_MIPS|t2 [17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~1 (
// Equation(s):
// \registerfile_MIPS|Mux14~1_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux14~0_combout  & (\registerfile_MIPS|t6 [17])) # (!\registerfile_MIPS|Mux14~0_combout  & ((\registerfile_MIPS|s6 [17]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux14~0_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t6 [17]),
	.datac(\registerfile_MIPS|s6 [17]),
	.datad(\registerfile_MIPS|Mux14~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~9 (
// Equation(s):
// \registerfile_MIPS|Mux14~9_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux14~6_combout  & (\registerfile_MIPS|Mux14~8_combout )) # (!\registerfile_MIPS|Mux14~6_combout  & ((\registerfile_MIPS|Mux14~1_combout ))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux14~6_combout ))))

	.dataa(\registerfile_MIPS|Mux14~8_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|Mux14~6_combout ),
	.datad(\registerfile_MIPS|Mux14~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~9 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~10 (
// Equation(s):
// \registerfile_MIPS|Mux14~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[17]~17_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux14~9_combout )))

	.dataa(gnd),
	.datab(\register_B_1|saida[17]~17_combout ),
	.datac(\registerfile_MIPS|Mux14~9_combout ),
	.datad(\control_MIPS|output_control[21]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~10 .lut_mask = 16'hCCF0;
defparam \registerfile_MIPS|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \register_A|saida[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux14~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[17] .is_wysiwyg = "true";
defparam \register_A|saida[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneiv_lcell_comb \output_register_A[17] (
// Equation(s):
// output_register_A[17] = LCELL(\register_A|saida [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [17]),
	.cin(gnd),
	.combout(output_register_A[17]),
	.cout());
// synopsys translate_off
defparam \output_register_A[17] .lut_mask = 16'hFF00;
defparam \output_register_A[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneiv_lcell_comb \alu_MIPS|Add0~53 (
// Equation(s):
// \alu_MIPS|Add0~53_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[17])))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_B_1[17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~53 .lut_mask = 16'h9C9C;
defparam \alu_MIPS|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneiv_lcell_comb \alu_MIPS|Add0~50 (
// Equation(s):
// \alu_MIPS|Add0~50_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[16])))

	.dataa(gnd),
	.datab(output_register_ctrl_1[6]),
	.datac(output_register_ctrl_1[3]),
	.datad(output_register_B_1[16]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~50 .lut_mask = 16'hC3F0;
defparam \alu_MIPS|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneiv_lcell_comb \registerfile_MIPS|s0~17 (
// Equation(s):
// \registerfile_MIPS|s0~17_combout  = (\register_B_1|saida[16]~16_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\register_B_1|saida[16]~16_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~17 .lut_mask = 16'h0C0C;
defparam \registerfile_MIPS|s0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \registerfile_MIPS|t1[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \registerfile_MIPS|t0[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~0 (
// Equation(s):
// \registerfile_MIPS|Mux15~0_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t1 [16]) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|t0 [16] & 
// !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t1 [16]),
	.datac(\registerfile_MIPS|t0 [16]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~0 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \registerfile_MIPS|t2[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \registerfile_MIPS|t3[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~1 (
// Equation(s):
// \registerfile_MIPS|Mux15~1_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux15~0_combout  & ((\registerfile_MIPS|t3 [16]))) # (!\registerfile_MIPS|Mux15~0_combout  & (\registerfile_MIPS|t2 [16])))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux15~0_combout ))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|Mux15~0_combout ),
	.datac(\registerfile_MIPS|t2 [16]),
	.datad(\registerfile_MIPS|t3 [16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~1 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \registerfile_MIPS|t4[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \registerfile_MIPS|t6[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~7 (
// Equation(s):
// \registerfile_MIPS|Mux15~7_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t6 
// [16]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t4 [16]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t4 [16]),
	.datad(\registerfile_MIPS|t6 [16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \registerfile_MIPS|t7[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N31
dffeas \registerfile_MIPS|t5[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~8 (
// Equation(s):
// \registerfile_MIPS|Mux15~8_combout  = (\registerfile_MIPS|Mux15~7_combout  & ((\registerfile_MIPS|t7 [16]) # ((!\control_MIPS|output_control[17]~9_combout )))) # (!\registerfile_MIPS|Mux15~7_combout  & (((\registerfile_MIPS|t5 [16] & 
// \control_MIPS|output_control[17]~9_combout ))))

	.dataa(\registerfile_MIPS|Mux15~7_combout ),
	.datab(\registerfile_MIPS|t7 [16]),
	.datac(\registerfile_MIPS|t5 [16]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~8 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \registerfile_MIPS|s2[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \registerfile_MIPS|s3[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \registerfile_MIPS|s0[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \registerfile_MIPS|s1[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~4 (
// Equation(s):
// \registerfile_MIPS|Mux15~4_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout ) # ((\registerfile_MIPS|s1 [16])))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|s0 [16])))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s0 [16]),
	.datad(\registerfile_MIPS|s1 [16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~5 (
// Equation(s):
// \registerfile_MIPS|Mux15~5_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux15~4_combout  & ((\registerfile_MIPS|s3 [16]))) # (!\registerfile_MIPS|Mux15~4_combout  & (\registerfile_MIPS|s2 [16])))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux15~4_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|s2 [16]),
	.datac(\registerfile_MIPS|s3 [16]),
	.datad(\registerfile_MIPS|Mux15~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~5 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \registerfile_MIPS|s5[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \registerfile_MIPS|s7[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \registerfile_MIPS|s4[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \registerfile_MIPS|s6[16] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~2 (
// Equation(s):
// \registerfile_MIPS|Mux15~2_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s6 [16])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [16])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [16]),
	.datad(\registerfile_MIPS|s6 [16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~3 (
// Equation(s):
// \registerfile_MIPS|Mux15~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux15~2_combout  & ((\registerfile_MIPS|s7 [16]))) # (!\registerfile_MIPS|Mux15~2_combout  & (\registerfile_MIPS|s5 [16])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux15~2_combout ))))

	.dataa(\registerfile_MIPS|s5 [16]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s7 [16]),
	.datad(\registerfile_MIPS|Mux15~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~6 (
// Equation(s):
// \registerfile_MIPS|Mux15~6_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux15~3_combout ) # (\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (\registerfile_MIPS|Mux15~5_combout  & ((!\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|Mux15~5_combout ),
	.datac(\registerfile_MIPS|Mux15~3_combout ),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~6 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~9 (
// Equation(s):
// \registerfile_MIPS|Mux15~9_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux15~6_combout  & ((\registerfile_MIPS|Mux15~8_combout ))) # (!\registerfile_MIPS|Mux15~6_combout  & (\registerfile_MIPS|Mux15~1_combout )))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux15~6_combout ))))

	.dataa(\registerfile_MIPS|Mux15~1_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux15~8_combout ),
	.datad(\registerfile_MIPS|Mux15~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~9 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~10 (
// Equation(s):
// \registerfile_MIPS|Mux15~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[16]~16_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux15~9_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux15~9_combout ),
	.datac(\register_B_1|saida[16]~16_combout ),
	.datad(\control_MIPS|output_control[21]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~10 .lut_mask = 16'hF0CC;
defparam \registerfile_MIPS|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \register_A|saida[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux15~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[16] .is_wysiwyg = "true";
defparam \register_A|saida[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneiv_lcell_comb \output_register_A[16] (
// Equation(s):
// output_register_A[16] = LCELL(\register_A|saida [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [16]),
	.cin(gnd),
	.combout(output_register_A[16]),
	.cout());
// synopsys translate_off
defparam \output_register_A[16] .lut_mask = 16'hFF00;
defparam \output_register_A[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneiv_lcell_comb \alu_MIPS|Add0~51 (
// Equation(s):
// \alu_MIPS|Add0~51_combout  = (\alu_MIPS|Add0~50_combout  & ((output_register_A[16] & (\alu_MIPS|Add0~49  & VCC)) # (!output_register_A[16] & (!\alu_MIPS|Add0~49 )))) # (!\alu_MIPS|Add0~50_combout  & ((output_register_A[16] & (!\alu_MIPS|Add0~49 )) # 
// (!output_register_A[16] & ((\alu_MIPS|Add0~49 ) # (GND)))))
// \alu_MIPS|Add0~52  = CARRY((\alu_MIPS|Add0~50_combout  & (!output_register_A[16] & !\alu_MIPS|Add0~49 )) # (!\alu_MIPS|Add0~50_combout  & ((!\alu_MIPS|Add0~49 ) # (!output_register_A[16]))))

	.dataa(\alu_MIPS|Add0~50_combout ),
	.datab(output_register_A[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~49 ),
	.combout(\alu_MIPS|Add0~51_combout ),
	.cout(\alu_MIPS|Add0~52 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~51 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~54 (
// Equation(s):
// \alu_MIPS|Add0~54_combout  = ((output_register_A[17] $ (\alu_MIPS|Add0~53_combout  $ (!\alu_MIPS|Add0~52 )))) # (GND)
// \alu_MIPS|Add0~55  = CARRY((output_register_A[17] & ((\alu_MIPS|Add0~53_combout ) # (!\alu_MIPS|Add0~52 ))) # (!output_register_A[17] & (\alu_MIPS|Add0~53_combout  & !\alu_MIPS|Add0~52 )))

	.dataa(output_register_A[17]),
	.datab(\alu_MIPS|Add0~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~52 ),
	.combout(\alu_MIPS|Add0~54_combout ),
	.cout(\alu_MIPS|Add0~55 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~54 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneiv_lcell_comb \output_mult[17] (
// Equation(s):
// output_mult[17] = LCELL(\multiplicador|ACC0|Saidas [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [17]),
	.cin(gnd),
	.combout(output_mult[17]),
	.cout());
// synopsys translate_off
defparam \output_mult[17] .lut_mask = 16'hFF00;
defparam \output_mult[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneiv_lcell_comb \mux_Execute_2|out[17]~58 (
// Equation(s):
// \mux_Execute_2|out[17]~58_combout  = (\register_D_1|saida[22]~0_combout  & (((\register_D_1|saida[22]~1_combout )))) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~54_combout )) # 
// (!\register_D_1|saida[22]~1_combout  & ((output_mult[17])))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\alu_MIPS|Add0~54_combout ),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_mult[17]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[17]~58 .lut_mask = 16'hE5E0;
defparam \mux_Execute_2|out[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneiv_lcell_comb \mux_Execute_2|out[17]~59 (
// Equation(s):
// \mux_Execute_2|out[17]~59_combout  = (\mux_Execute_1|out[17]~8_combout  & ((\mux_Execute_2|out[17]~58_combout ) # ((\register_D_1|saida[22]~0_combout  & output_register_A[17])))) # (!\mux_Execute_1|out[17]~8_combout  & (\mux_Execute_2|out[17]~58_combout  
// & ((output_register_A[17]) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(\mux_Execute_1|out[17]~8_combout ),
	.datab(\mux_Execute_2|out[17]~58_combout ),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(output_register_A[17]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[17]~59 .lut_mask = 16'hEC8C;
defparam \mux_Execute_2|out[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \register_D_1|saida[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[17] .is_wysiwyg = "true";
defparam \register_D_1|saida[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneiv_lcell_comb \output_register_D_1[17] (
// Equation(s):
// output_register_D_1[17] = LCELL(\register_D_1|saida [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [17]),
	.cin(gnd),
	.combout(output_register_D_1[17]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[17] .lut_mask = 16'hFF00;
defparam \output_register_D_1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \register_D_2|saida[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[17] .is_wysiwyg = "true";
defparam \register_D_2|saida[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneiv_ram_block \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\register_CTRL_2|saida [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(\CLK_SYS~clkctrl_outclk ),
	.ena0(\register_CTRL_2|saida [1]),
	.ena1(!\register_CTRL_2|saida [1]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\register_B_2|saida [17],\register_B_2|saida [16],\register_B_2|saida [15],\register_B_2|saida [14],\register_B_2|saida [13],\register_B_2|saida [12],\register_B_2|saida [11],\register_B_2|saida [10],\register_B_2|saida [9]}),
	.portaaddr({\datamemory_MIPS|Add0~0_combout ,\output_register_D_1[8]~_wirecell_combout ,output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\datamemory_MIPS|Add0~0_combout ,\output_register_D_1[8]~_wirecell_combout ,output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "datamemory:datamemory_MIPS|altsyncram:memory_rtl_0|altsyncram_fli1:auto_generated|ALTSYNCRAM";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028240E03;
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneiv_lcell_comb \output_datamemory[17] (
// Equation(s):
// output_datamemory[17] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(output_datamemory[17]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[17] .lut_mask = 16'hFF00;
defparam \output_datamemory[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneiv_lcell_comb \register_B_1|saida[17]~17 (
// Equation(s):
// \register_B_1|saida[17]~17_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[17]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [17]))

	.dataa(gnd),
	.datab(\register_D_2|saida [17]),
	.datac(\register_CTRL_3|saida [0]),
	.datad(output_datamemory[17]),
	.cin(gnd),
	.combout(\register_B_1|saida[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[17]~17 .lut_mask = 16'hFC0C;
defparam \register_B_1|saida[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneiv_lcell_comb \register_B_1|saida[17]~feeder (
// Equation(s):
// \register_B_1|saida[17]~feeder_combout  = \register_B_1|saida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[17]~17_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[17]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~7 (
// Equation(s):
// \registerfile_MIPS|Mux46~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s7 [17]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s3 [17] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s3 [17]),
	.datac(\registerfile_MIPS|s7 [17]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~8 (
// Equation(s):
// \registerfile_MIPS|Mux46~8_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux46~7_combout  & ((\registerfile_MIPS|t7 [17]))) # (!\registerfile_MIPS|Mux46~7_combout  & (\registerfile_MIPS|t3 [17])))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux46~7_combout ))))

	.dataa(\registerfile_MIPS|t3 [17]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|Mux46~7_combout ),
	.datad(\registerfile_MIPS|t7 [17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~8 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~0 (
// Equation(s):
// \registerfile_MIPS|Mux46~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t2 [17])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [17]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t2 [17]),
	.datad(\registerfile_MIPS|s2 [17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~1 (
// Equation(s):
// \registerfile_MIPS|Mux46~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux46~0_combout  & (\registerfile_MIPS|t6 [17])) # (!\registerfile_MIPS|Mux46~0_combout  & ((\registerfile_MIPS|s6 [17]))))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux46~0_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux46~0_combout ),
	.datac(\registerfile_MIPS|t6 [17]),
	.datad(\registerfile_MIPS|s6 [17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~4 (
// Equation(s):
// \registerfile_MIPS|Mux46~4_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t0 [17]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s0 [17]))))

	.dataa(\registerfile_MIPS|s0 [17]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t0 [17]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~5 (
// Equation(s):
// \registerfile_MIPS|Mux46~5_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux46~4_combout  & ((\registerfile_MIPS|t4 [17]))) # (!\registerfile_MIPS|Mux46~4_combout  & (\registerfile_MIPS|s4 [17])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux46~4_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux46~4_combout ),
	.datac(\registerfile_MIPS|s4 [17]),
	.datad(\registerfile_MIPS|t4 [17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~2 (
// Equation(s):
// \registerfile_MIPS|Mux46~2_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout ) # ((\registerfile_MIPS|s5 [17])))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s1 [17]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|s5 [17]),
	.datad(\registerfile_MIPS|s1 [17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~2 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~3 (
// Equation(s):
// \registerfile_MIPS|Mux46~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux46~2_combout  & (\registerfile_MIPS|t5 [17])) # (!\registerfile_MIPS|Mux46~2_combout  & ((\registerfile_MIPS|t1 [17]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux46~2_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|t5 [17]),
	.datac(\registerfile_MIPS|t1 [17]),
	.datad(\registerfile_MIPS|Mux46~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~6 (
// Equation(s):
// \registerfile_MIPS|Mux46~6_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|Mux46~3_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|Mux46~5_combout )))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux46~5_combout ),
	.datad(\registerfile_MIPS|Mux46~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~6 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~9 (
// Equation(s):
// \registerfile_MIPS|Mux46~9_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux46~6_combout  & (\registerfile_MIPS|Mux46~8_combout )) # (!\registerfile_MIPS|Mux46~6_combout  & ((\registerfile_MIPS|Mux46~1_combout ))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux46~6_combout ))))

	.dataa(\registerfile_MIPS|Mux46~8_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux46~1_combout ),
	.datad(\registerfile_MIPS|Mux46~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~9 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \register_B_1|saida[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[17]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux46~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[17] .is_wysiwyg = "true";
defparam \register_B_1|saida[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneiv_lcell_comb \output_register_B_1[17] (
// Equation(s):
// output_register_B_1[17] = LCELL(\register_B_1|saida [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[17]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[17] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \register_B_2|saida[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[17] .is_wysiwyg = "true";
defparam \register_B_2|saida[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneiv_lcell_comb \output_datamemory[16] (
// Equation(s):
// output_datamemory[16] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a16 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a16 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[16]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[16] .lut_mask = 16'hF0F0;
defparam \output_datamemory[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneiv_lcell_comb \output_mult[16] (
// Equation(s):
// output_mult[16] = LCELL(\multiplicador|ACC0|Saidas [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [16]),
	.cin(gnd),
	.combout(output_mult[16]),
	.cout());
// synopsys translate_off
defparam \output_mult[16] .lut_mask = 16'hFF00;
defparam \output_mult[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneiv_lcell_comb \mux_Execute_2|out[16]~57 (
// Equation(s):
// \mux_Execute_2|out[16]~57_combout  = (\register_D_1|saida[22]~1_combout  & ((\alu_MIPS|Add0~51_combout ))) # (!\register_D_1|saida[22]~1_combout  & (output_mult[16]))

	.dataa(output_mult[16]),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(\alu_MIPS|Add0~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_2|out[16]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[16]~57 .lut_mask = 16'hE2E2;
defparam \mux_Execute_2|out[16]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneiv_lcell_comb \mux_Execute_2|out[16]~56 (
// Equation(s):
// \mux_Execute_2|out[16]~56_combout  = (output_register_A[16] & ((\register_D_1|saida[22]~1_combout ) # ((!output_register_ctrl_1[6] & output_register_B_1[16])))) # (!output_register_A[16] & (!output_register_ctrl_1[6] & (\register_D_1|saida[22]~1_combout  
// & output_register_B_1[16])))

	.dataa(output_register_A[16]),
	.datab(output_register_ctrl_1[6]),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_register_B_1[16]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[16]~56 .lut_mask = 16'hB2A0;
defparam \mux_Execute_2|out[16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneiv_lcell_comb \mux_Execute_2|out[16]~88 (
// Equation(s):
// \mux_Execute_2|out[16]~88_combout  = (output_register_ctrl_1[4] & ((output_register_ctrl_1[5] & (\mux_Execute_2|out[16]~57_combout )) # (!output_register_ctrl_1[5] & ((\mux_Execute_2|out[16]~56_combout ))))) # (!output_register_ctrl_1[4] & 
// (\mux_Execute_2|out[16]~57_combout ))

	.dataa(output_register_ctrl_1[4]),
	.datab(\mux_Execute_2|out[16]~57_combout ),
	.datac(output_register_ctrl_1[5]),
	.datad(\mux_Execute_2|out[16]~56_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[16]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[16]~88 .lut_mask = 16'hCEC4;
defparam \mux_Execute_2|out[16]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \register_D_1|saida[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[16]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[16] .is_wysiwyg = "true";
defparam \register_D_1|saida[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneiv_lcell_comb \output_register_D_1[16] (
// Equation(s):
// output_register_D_1[16] = LCELL(\register_D_1|saida [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|saida [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[16]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[16] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \register_D_2|saida[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[16] .is_wysiwyg = "true";
defparam \register_D_2|saida[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneiv_lcell_comb \register_B_1|saida[16]~16 (
// Equation(s):
// \register_B_1|saida[16]~16_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[16])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [16])))

	.dataa(output_datamemory[16]),
	.datab(\register_D_2|saida [16]),
	.datac(gnd),
	.datad(\register_CTRL_3|saida [0]),
	.cin(gnd),
	.combout(\register_B_1|saida[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[16]~16 .lut_mask = 16'hAACC;
defparam \register_B_1|saida[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~7 (
// Equation(s):
// \registerfile_MIPS|Mux47~7_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout ) # ((\registerfile_MIPS|t6 [16])))) # (!\control_MIPS|output_control[13]~1_combout  & 
// (!\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|t4 [16]))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t6 [16]),
	.datad(\registerfile_MIPS|t4 [16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~8 (
// Equation(s):
// \registerfile_MIPS|Mux47~8_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux47~7_combout  & ((\registerfile_MIPS|t7 [16]))) # (!\registerfile_MIPS|Mux47~7_combout  & (\registerfile_MIPS|t5 [16])))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux47~7_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|t5 [16]),
	.datac(\registerfile_MIPS|Mux47~7_combout ),
	.datad(\registerfile_MIPS|t7 [16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~8 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~2 (
// Equation(s):
// \registerfile_MIPS|Mux47~2_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & 
// ((\registerfile_MIPS|s6 [16]))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s4 [16]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|s4 [16]),
	.datac(\registerfile_MIPS|s6 [16]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~2 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~3 (
// Equation(s):
// \registerfile_MIPS|Mux47~3_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux47~2_combout  & ((\registerfile_MIPS|s7 [16]))) # (!\registerfile_MIPS|Mux47~2_combout  & (\registerfile_MIPS|s5 [16])))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|Mux47~2_combout ))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|Mux47~2_combout ),
	.datac(\registerfile_MIPS|s5 [16]),
	.datad(\registerfile_MIPS|s7 [16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~4 (
// Equation(s):
// \registerfile_MIPS|Mux47~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|s1 [16]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s0 [16]))))

	.dataa(\registerfile_MIPS|s0 [16]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s1 [16]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~5 (
// Equation(s):
// \registerfile_MIPS|Mux47~5_combout  = (\registerfile_MIPS|Mux47~4_combout  & (((\registerfile_MIPS|s3 [16])) # (!\control_MIPS|output_control[13]~1_combout ))) # (!\registerfile_MIPS|Mux47~4_combout  & (\control_MIPS|output_control[13]~1_combout  & 
// (\registerfile_MIPS|s2 [16])))

	.dataa(\registerfile_MIPS|Mux47~4_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s2 [16]),
	.datad(\registerfile_MIPS|s3 [16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~6 (
// Equation(s):
// \registerfile_MIPS|Mux47~6_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux47~3_combout ) # ((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (((\registerfile_MIPS|Mux47~5_combout  & !\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|Mux47~3_combout ),
	.datab(\registerfile_MIPS|Mux47~5_combout ),
	.datac(\control_MIPS|output_control[14]~4_combout ),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~6 .lut_mask = 16'hF0AC;
defparam \registerfile_MIPS|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~0 (
// Equation(s):
// \registerfile_MIPS|Mux47~0_combout  = (\control_MIPS|output_control[13]~1_combout  & (\control_MIPS|output_control[12]~2_combout )) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t1 
// [16])) # (!\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|t0 [16])))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [16]),
	.datad(\registerfile_MIPS|t0 [16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~1 (
// Equation(s):
// \registerfile_MIPS|Mux47~1_combout  = (\registerfile_MIPS|Mux47~0_combout  & (((\registerfile_MIPS|t3 [16]) # (!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux47~0_combout  & (\registerfile_MIPS|t2 [16] & 
// ((\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|Mux47~0_combout ),
	.datab(\registerfile_MIPS|t2 [16]),
	.datac(\registerfile_MIPS|t3 [16]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~1 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~9 (
// Equation(s):
// \registerfile_MIPS|Mux47~9_combout  = (\registerfile_MIPS|Mux47~6_combout  & ((\registerfile_MIPS|Mux47~8_combout ) # ((!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux47~6_combout  & (((\registerfile_MIPS|Mux47~1_combout  & 
// \control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|Mux47~8_combout ),
	.datab(\registerfile_MIPS|Mux47~6_combout ),
	.datac(\registerfile_MIPS|Mux47~1_combout ),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~9 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \register_B_1|saida[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[16]~16_combout ),
	.asdata(\registerfile_MIPS|Mux47~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[16] .is_wysiwyg = "true";
defparam \register_B_1|saida[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneiv_lcell_comb \output_register_B_1[16] (
// Equation(s):
// output_register_B_1[16] = LCELL(\register_B_1|saida [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[16]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[16] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \register_B_2|saida[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[16] .is_wysiwyg = "true";
defparam \register_B_2|saida[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneiv_lcell_comb \output_datamemory[15] (
// Equation(s):
// output_datamemory[15] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a15 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(output_datamemory[15]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[15] .lut_mask = 16'hFF00;
defparam \output_datamemory[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneiv_lcell_comb \register_B_1|saida[15]~15 (
// Equation(s):
// \register_B_1|saida[15]~15_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[15]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [15]))

	.dataa(\register_CTRL_3|saida [0]),
	.datab(\register_D_2|saida [15]),
	.datac(gnd),
	.datad(output_datamemory[15]),
	.cin(gnd),
	.combout(\register_B_1|saida[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[15]~15 .lut_mask = 16'hEE44;
defparam \register_B_1|saida[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~2 (
// Equation(s):
// \registerfile_MIPS|Mux48~2_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s6 
// [15])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [15])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s6 [15]),
	.datad(\registerfile_MIPS|s2 [15]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~3 (
// Equation(s):
// \registerfile_MIPS|Mux48~3_combout  = (\registerfile_MIPS|Mux48~2_combout  & ((\registerfile_MIPS|t6 [15]) # ((!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux48~2_combout  & (((\registerfile_MIPS|t2 [15] & 
// \control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|Mux48~2_combout ),
	.datab(\registerfile_MIPS|t6 [15]),
	.datac(\registerfile_MIPS|t2 [15]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~3 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~4 (
// Equation(s):
// \registerfile_MIPS|Mux48~4_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\control_MIPS|output_control[14]~4_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & 
// ((\registerfile_MIPS|s4 [15]))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s0 [15]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|s0 [15]),
	.datac(\registerfile_MIPS|s4 [15]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~4 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~5 (
// Equation(s):
// \registerfile_MIPS|Mux48~5_combout  = (\registerfile_MIPS|Mux48~4_combout  & (((\registerfile_MIPS|t4 [15])) # (!\control_MIPS|output_control[15]~3_combout ))) # (!\registerfile_MIPS|Mux48~4_combout  & (\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|t0 [15])))

	.dataa(\registerfile_MIPS|Mux48~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t0 [15]),
	.datad(\registerfile_MIPS|t4 [15]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~6 (
// Equation(s):
// \registerfile_MIPS|Mux48~6_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & 
// (\registerfile_MIPS|Mux48~3_combout )) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux48~5_combout )))))

	.dataa(\registerfile_MIPS|Mux48~3_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\control_MIPS|output_control[13]~1_combout ),
	.datad(\registerfile_MIPS|Mux48~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~6 .lut_mask = 16'hE3E0;
defparam \registerfile_MIPS|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~0 (
// Equation(s):
// \registerfile_MIPS|Mux48~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t1 [15])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s1 [15]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t1 [15]),
	.datad(\registerfile_MIPS|s1 [15]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~1 (
// Equation(s):
// \registerfile_MIPS|Mux48~1_combout  = (\registerfile_MIPS|Mux48~0_combout  & (((\registerfile_MIPS|t5 [15])) # (!\control_MIPS|output_control[14]~4_combout ))) # (!\registerfile_MIPS|Mux48~0_combout  & (\control_MIPS|output_control[14]~4_combout  & 
// ((\registerfile_MIPS|s5 [15]))))

	.dataa(\registerfile_MIPS|Mux48~0_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t5 [15]),
	.datad(\registerfile_MIPS|s5 [15]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~7 (
// Equation(s):
// \registerfile_MIPS|Mux48~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t3 [15]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s3 [15]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s3 [15]),
	.datac(\registerfile_MIPS|t3 [15]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~7 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~8 (
// Equation(s):
// \registerfile_MIPS|Mux48~8_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux48~7_combout  & (\registerfile_MIPS|t7 [15])) # (!\registerfile_MIPS|Mux48~7_combout  & ((\registerfile_MIPS|s7 [15]))))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux48~7_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|t7 [15]),
	.datac(\registerfile_MIPS|s7 [15]),
	.datad(\registerfile_MIPS|Mux48~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~9 (
// Equation(s):
// \registerfile_MIPS|Mux48~9_combout  = (\registerfile_MIPS|Mux48~6_combout  & (((\registerfile_MIPS|Mux48~8_combout )) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux48~6_combout  & (\control_MIPS|output_control[12]~2_combout  
// & (\registerfile_MIPS|Mux48~1_combout )))

	.dataa(\registerfile_MIPS|Mux48~6_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|Mux48~1_combout ),
	.datad(\registerfile_MIPS|Mux48~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~9 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N21
dffeas \register_B_1|saida[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[15]~15_combout ),
	.asdata(\registerfile_MIPS|Mux48~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[15] .is_wysiwyg = "true";
defparam \register_B_1|saida[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneiv_lcell_comb \output_register_B_1[15] (
// Equation(s):
// output_register_B_1[15] = LCELL(\register_B_1|saida [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [15]),
	.cin(gnd),
	.combout(output_register_B_1[15]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[15] .lut_mask = 16'hFF00;
defparam \output_register_B_1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[14]~28 (
// Equation(s):
// \multiplicador|ADD0|Soma[14]~28_combout  = ((\multiplicador|ACC0|Saidas [30] $ (output_register_B_1[14] $ (!\multiplicador|ADD0|Soma[13]~27 )))) # (GND)
// \multiplicador|ADD0|Soma[14]~29  = CARRY((\multiplicador|ACC0|Saidas [30] & ((output_register_B_1[14]) # (!\multiplicador|ADD0|Soma[13]~27 ))) # (!\multiplicador|ACC0|Saidas [30] & (output_register_B_1[14] & !\multiplicador|ADD0|Soma[13]~27 )))

	.dataa(\multiplicador|ACC0|Saidas [30]),
	.datab(output_register_B_1[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[13]~27 ),
	.combout(\multiplicador|ADD0|Soma[14]~28_combout ),
	.cout(\multiplicador|ADD0|Soma[14]~29 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[14]~28 .lut_mask = 16'h698E;
defparam \multiplicador|ADD0|Soma[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[15]~30 (
// Equation(s):
// \multiplicador|ADD0|Soma[15]~30_combout  = (\multiplicador|ACC0|Saidas [31] & ((output_register_B_1[15] & (\multiplicador|ADD0|Soma[14]~29  & VCC)) # (!output_register_B_1[15] & (!\multiplicador|ADD0|Soma[14]~29 )))) # (!\multiplicador|ACC0|Saidas [31] & 
// ((output_register_B_1[15] & (!\multiplicador|ADD0|Soma[14]~29 )) # (!output_register_B_1[15] & ((\multiplicador|ADD0|Soma[14]~29 ) # (GND)))))
// \multiplicador|ADD0|Soma[15]~31  = CARRY((\multiplicador|ACC0|Saidas [31] & (!output_register_B_1[15] & !\multiplicador|ADD0|Soma[14]~29 )) # (!\multiplicador|ACC0|Saidas [31] & ((!\multiplicador|ADD0|Soma[14]~29 ) # (!output_register_B_1[15]))))

	.dataa(\multiplicador|ACC0|Saidas [31]),
	.datab(output_register_B_1[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador|ADD0|Soma[14]~29 ),
	.combout(\multiplicador|ADD0|Soma[15]~30_combout ),
	.cout(\multiplicador|ADD0|Soma[15]~31 ));
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[15]~30 .lut_mask = 16'h9617;
defparam \multiplicador|ADD0|Soma[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneiv_lcell_comb \multiplicador|ADD0|Soma[16]~32 (
// Equation(s):
// \multiplicador|ADD0|Soma[16]~32_combout  = !\multiplicador|ADD0|Soma[15]~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\multiplicador|ADD0|Soma[15]~31 ),
	.combout(\multiplicador|ADD0|Soma[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ADD0|Soma[16]~32 .lut_mask = 16'h0F0F;
defparam \multiplicador|ADD0|Soma[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~36 (
// Equation(s):
// \multiplicador|ACC0|Saidas~36_combout  = (\multiplicador|ACC0|Saidas~17_combout  & (((\multiplicador|ADD0|Soma[16]~32_combout )))) # (!\multiplicador|ACC0|Saidas~17_combout  & (!\multiplicador|CON0|Load~0_combout  & (\multiplicador|ACC0|Saidas [32])))

	.dataa(\multiplicador|ACC0|Saidas~17_combout ),
	.datab(\multiplicador|CON0|Load~0_combout ),
	.datac(\multiplicador|ACC0|Saidas [32]),
	.datad(\multiplicador|ADD0|Soma[16]~32_combout ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~36_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~36 .lut_mask = 16'hBA10;
defparam \multiplicador|ACC0|Saidas~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \multiplicador|ACC0|Saidas[32] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\multiplicador|CON0|state.S2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [32]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[32] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~35 (
// Equation(s):
// \multiplicador|ACC0|Saidas~35_combout  = (\multiplicador|CON0|state.S2~q  & (((\multiplicador|ACC0|Saidas [32])))) # (!\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas~17_combout  & ((\multiplicador|ADD0|Soma[15]~30_combout ))))

	.dataa(\multiplicador|ACC0|Saidas~17_combout ),
	.datab(\multiplicador|ACC0|Saidas [32]),
	.datac(\multiplicador|ADD0|Soma[15]~30_combout ),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~35_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~35 .lut_mask = 16'hCCA0;
defparam \multiplicador|ACC0|Saidas~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas[18]~19 (
// Equation(s):
// \multiplicador|ACC0|Saidas[18]~19_combout  = (output_register_ctrl_1[5] & !\multiplicador|CON0|state.S0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(output_register_ctrl_1[5]),
	.datad(\multiplicador|CON0|state.S0~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[18]~19 .lut_mask = 16'h00F0;
defparam \multiplicador|ACC0|Saidas[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas[18]~20 (
// Equation(s):
// \multiplicador|ACC0|Saidas[18]~20_combout  = (\multiplicador|ACC0|Saidas[18]~19_combout ) # ((\multiplicador|CON0|state.S2~q ) # ((\multiplicador|CON0|state.S1~q  & \multiplicador|ACC0|Saidas [0])))

	.dataa(\multiplicador|CON0|state.S1~q ),
	.datab(\multiplicador|ACC0|Saidas [0]),
	.datac(\multiplicador|ACC0|Saidas[18]~19_combout ),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[18]~20 .lut_mask = 16'hFFF8;
defparam \multiplicador|ACC0|Saidas[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \multiplicador|ACC0|Saidas[31] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [31]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[31] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~34 (
// Equation(s):
// \multiplicador|ACC0|Saidas~34_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [31])) # (!\multiplicador|CON0|state.S2~q  & (((\multiplicador|ADD0|Soma[14]~28_combout  & \multiplicador|ACC0|Saidas~17_combout ))))

	.dataa(\multiplicador|ACC0|Saidas [31]),
	.datab(\multiplicador|ADD0|Soma[14]~28_combout ),
	.datac(\multiplicador|ACC0|Saidas~17_combout ),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~34_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~34 .lut_mask = 16'hAAC0;
defparam \multiplicador|ACC0|Saidas~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N31
dffeas \multiplicador|ACC0|Saidas[30] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [30]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[30] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~33 (
// Equation(s):
// \multiplicador|ACC0|Saidas~33_combout  = (\multiplicador|CON0|state.S2~q  & (((\multiplicador|ACC0|Saidas [30])))) # (!\multiplicador|CON0|state.S2~q  & (\multiplicador|ADD0|Soma[13]~26_combout  & (\multiplicador|ACC0|Saidas~17_combout )))

	.dataa(\multiplicador|ADD0|Soma[13]~26_combout ),
	.datab(\multiplicador|ACC0|Saidas~17_combout ),
	.datac(\multiplicador|ACC0|Saidas [30]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~33_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~33 .lut_mask = 16'hF088;
defparam \multiplicador|ACC0|Saidas~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N21
dffeas \multiplicador|ACC0|Saidas[29] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [29]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[29] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~32 (
// Equation(s):
// \multiplicador|ACC0|Saidas~32_combout  = (\multiplicador|CON0|state.S2~q  & (((\multiplicador|ACC0|Saidas [29])))) # (!\multiplicador|CON0|state.S2~q  & (\multiplicador|ADD0|Soma[12]~24_combout  & ((\multiplicador|ACC0|Saidas~17_combout ))))

	.dataa(\multiplicador|ADD0|Soma[12]~24_combout ),
	.datab(\multiplicador|ACC0|Saidas [29]),
	.datac(\multiplicador|ACC0|Saidas~17_combout ),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~32_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~32 .lut_mask = 16'hCCA0;
defparam \multiplicador|ACC0|Saidas~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N27
dffeas \multiplicador|ACC0|Saidas[28] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [28]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[28] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~31 (
// Equation(s):
// \multiplicador|ACC0|Saidas~31_combout  = (\multiplicador|CON0|state.S2~q  & (((\multiplicador|ACC0|Saidas [28])))) # (!\multiplicador|CON0|state.S2~q  & (\multiplicador|ADD0|Soma[11]~22_combout  & (\multiplicador|ACC0|Saidas~17_combout )))

	.dataa(\multiplicador|ADD0|Soma[11]~22_combout ),
	.datab(\multiplicador|ACC0|Saidas~17_combout ),
	.datac(\multiplicador|ACC0|Saidas [28]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~31_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~31 .lut_mask = 16'hF088;
defparam \multiplicador|ACC0|Saidas~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \multiplicador|ACC0|Saidas[27] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [27]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[27] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~30 (
// Equation(s):
// \multiplicador|ACC0|Saidas~30_combout  = (\multiplicador|CON0|state.S2~q  & (((\multiplicador|ACC0|Saidas [27])))) # (!\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas~17_combout  & (\multiplicador|ADD0|Soma[10]~20_combout )))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(\multiplicador|ACC0|Saidas~17_combout ),
	.datac(\multiplicador|ADD0|Soma[10]~20_combout ),
	.datad(\multiplicador|ACC0|Saidas [27]),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~30_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~30 .lut_mask = 16'hEA40;
defparam \multiplicador|ACC0|Saidas~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N23
dffeas \multiplicador|ACC0|Saidas[26] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [26]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[26] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~29 (
// Equation(s):
// \multiplicador|ACC0|Saidas~29_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [26])) # (!\multiplicador|CON0|state.S2~q  & (((\multiplicador|ADD0|Soma[9]~18_combout  & \multiplicador|ACC0|Saidas~17_combout ))))

	.dataa(\multiplicador|ACC0|Saidas [26]),
	.datab(\multiplicador|ADD0|Soma[9]~18_combout ),
	.datac(\multiplicador|ACC0|Saidas~17_combout ),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~29_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~29 .lut_mask = 16'hAAC0;
defparam \multiplicador|ACC0|Saidas~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \multiplicador|ACC0|Saidas[25] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [25]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[25] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~28 (
// Equation(s):
// \multiplicador|ACC0|Saidas~28_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [25])) # (!\multiplicador|CON0|state.S2~q  & (((\multiplicador|ADD0|Soma[8]~16_combout  & \multiplicador|ACC0|Saidas~17_combout ))))

	.dataa(\multiplicador|ACC0|Saidas [25]),
	.datab(\multiplicador|ADD0|Soma[8]~16_combout ),
	.datac(\multiplicador|ACC0|Saidas~17_combout ),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~28_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~28 .lut_mask = 16'hAAC0;
defparam \multiplicador|ACC0|Saidas~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N19
dffeas \multiplicador|ACC0|Saidas[24] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [24]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[24] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~27 (
// Equation(s):
// \multiplicador|ACC0|Saidas~27_combout  = (\multiplicador|CON0|state.S2~q  & (((\multiplicador|ACC0|Saidas [24])))) # (!\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas~17_combout  & ((\multiplicador|ADD0|Soma[7]~14_combout ))))

	.dataa(\multiplicador|ACC0|Saidas~17_combout ),
	.datab(\multiplicador|ACC0|Saidas [24]),
	.datac(\multiplicador|ADD0|Soma[7]~14_combout ),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~27_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~27 .lut_mask = 16'hCCA0;
defparam \multiplicador|ACC0|Saidas~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N27
dffeas \multiplicador|ACC0|Saidas[23] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [23]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[23] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~26 (
// Equation(s):
// \multiplicador|ACC0|Saidas~26_combout  = (\multiplicador|CON0|state.S2~q  & (((\multiplicador|ACC0|Saidas [23])))) # (!\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas~17_combout  & ((\multiplicador|ADD0|Soma[6]~12_combout ))))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(\multiplicador|ACC0|Saidas~17_combout ),
	.datac(\multiplicador|ACC0|Saidas [23]),
	.datad(\multiplicador|ADD0|Soma[6]~12_combout ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~26_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~26 .lut_mask = 16'hE4A0;
defparam \multiplicador|ACC0|Saidas~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N5
dffeas \multiplicador|ACC0|Saidas[22] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [22]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[22] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~25 (
// Equation(s):
// \multiplicador|ACC0|Saidas~25_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [22])) # (!\multiplicador|CON0|state.S2~q  & (((\multiplicador|ADD0|Soma[5]~10_combout  & \multiplicador|ACC0|Saidas~17_combout ))))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(\multiplicador|ACC0|Saidas [22]),
	.datac(\multiplicador|ADD0|Soma[5]~10_combout ),
	.datad(\multiplicador|ACC0|Saidas~17_combout ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~25_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~25 .lut_mask = 16'hD888;
defparam \multiplicador|ACC0|Saidas~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N3
dffeas \multiplicador|ACC0|Saidas[21] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [21]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[21] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~24 (
// Equation(s):
// \multiplicador|ACC0|Saidas~24_combout  = (\multiplicador|CON0|state.S2~q  & (((\multiplicador|ACC0|Saidas [21])))) # (!\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas~17_combout  & (\multiplicador|ADD0|Soma[4]~8_combout )))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(\multiplicador|ACC0|Saidas~17_combout ),
	.datac(\multiplicador|ADD0|Soma[4]~8_combout ),
	.datad(\multiplicador|ACC0|Saidas [21]),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~24_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~24 .lut_mask = 16'hEA40;
defparam \multiplicador|ACC0|Saidas~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N1
dffeas \multiplicador|ACC0|Saidas[20] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [20]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[20] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~23 (
// Equation(s):
// \multiplicador|ACC0|Saidas~23_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [20])) # (!\multiplicador|CON0|state.S2~q  & (((\multiplicador|ADD0|Soma[3]~6_combout  & \multiplicador|ACC0|Saidas~17_combout ))))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(\multiplicador|ACC0|Saidas [20]),
	.datac(\multiplicador|ADD0|Soma[3]~6_combout ),
	.datad(\multiplicador|ACC0|Saidas~17_combout ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~23_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~23 .lut_mask = 16'hD888;
defparam \multiplicador|ACC0|Saidas~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N7
dffeas \multiplicador|ACC0|Saidas[19] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [19]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[19] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~22 (
// Equation(s):
// \multiplicador|ACC0|Saidas~22_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [19])) # (!\multiplicador|CON0|state.S2~q  & (((\multiplicador|ACC0|Saidas~17_combout  & \multiplicador|ADD0|Soma[2]~4_combout ))))

	.dataa(\multiplicador|ACC0|Saidas [19]),
	.datab(\multiplicador|ACC0|Saidas~17_combout ),
	.datac(\multiplicador|CON0|state.S2~q ),
	.datad(\multiplicador|ADD0|Soma[2]~4_combout ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~22_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~22 .lut_mask = 16'hACA0;
defparam \multiplicador|ACC0|Saidas~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N13
dffeas \multiplicador|ACC0|Saidas[18] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [18]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[18] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~21 (
// Equation(s):
// \multiplicador|ACC0|Saidas~21_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [18])) # (!\multiplicador|CON0|state.S2~q  & (((\multiplicador|ADD0|Soma[1]~2_combout  & \multiplicador|ACC0|Saidas~17_combout ))))

	.dataa(\multiplicador|ACC0|Saidas [18]),
	.datab(\multiplicador|ADD0|Soma[1]~2_combout ),
	.datac(\multiplicador|CON0|state.S2~q ),
	.datad(\multiplicador|ACC0|Saidas~17_combout ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~21_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~21 .lut_mask = 16'hACA0;
defparam \multiplicador|ACC0|Saidas~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \multiplicador|ACC0|Saidas[17] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [17]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[17] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~18 (
// Equation(s):
// \multiplicador|ACC0|Saidas~18_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [17])) # (!\multiplicador|CON0|state.S2~q  & (((\multiplicador|ADD0|Soma[0]~0_combout  & \multiplicador|ACC0|Saidas~17_combout ))))

	.dataa(\multiplicador|ACC0|Saidas [17]),
	.datab(\multiplicador|ADD0|Soma[0]~0_combout ),
	.datac(\multiplicador|CON0|state.S2~q ),
	.datad(\multiplicador|ACC0|Saidas~17_combout ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~18_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~18 .lut_mask = 16'hACA0;
defparam \multiplicador|ACC0|Saidas~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N9
dffeas \multiplicador|ACC0|Saidas[16] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [16]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[16] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~16 (
// Equation(s):
// \multiplicador|ACC0|Saidas~16_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [16])) # (!\multiplicador|CON0|state.S2~q  & ((output_register_A[15])))

	.dataa(\multiplicador|ACC0|Saidas [16]),
	.datab(gnd),
	.datac(output_register_A[15]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~16_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~16 .lut_mask = 16'hAAF0;
defparam \multiplicador|ACC0|Saidas~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas[7]~1 (
// Equation(s):
// \multiplicador|ACC0|Saidas[7]~1_combout  = (\multiplicador|CON0|state.S2~q ) # ((!\multiplicador|CON0|state.S0~q  & output_register_ctrl_1[5]))

	.dataa(gnd),
	.datab(\multiplicador|CON0|state.S0~q ),
	.datac(output_register_ctrl_1[5]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[7]~1 .lut_mask = 16'hFF30;
defparam \multiplicador|ACC0|Saidas[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \multiplicador|ACC0|Saidas[15] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [15]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[15] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~15 (
// Equation(s):
// \multiplicador|ACC0|Saidas~15_combout  = (\multiplicador|CON0|state.S2~q  & ((\multiplicador|ACC0|Saidas [15]))) # (!\multiplicador|CON0|state.S2~q  & (output_register_A[14]))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(output_register_A[14]),
	.datac(\multiplicador|ACC0|Saidas [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~15 .lut_mask = 16'hE4E4;
defparam \multiplicador|ACC0|Saidas~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N21
dffeas \multiplicador|ACC0|Saidas[14] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [14]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[14] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneiv_lcell_comb \output_mult[14] (
// Equation(s):
// output_mult[14] = LCELL(\multiplicador|ACC0|Saidas [14])

	.dataa(gnd),
	.datab(\multiplicador|ACC0|Saidas [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[14]),
	.cout());
// synopsys translate_off
defparam \output_mult[14] .lut_mask = 16'hCCCC;
defparam \output_mult[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneiv_lcell_comb \mux_Execute_2|out[14]~53 (
// Equation(s):
// \mux_Execute_2|out[14]~53_combout  = (\mux_Execute_2|out[14]~52_combout  & (((\register_D_1|saida[22]~0_combout ) # (output_mult[14])))) # (!\mux_Execute_2|out[14]~52_combout  & (\alu_MIPS|Add0~45_combout  & (!\register_D_1|saida[22]~0_combout )))

	.dataa(\alu_MIPS|Add0~45_combout ),
	.datab(\mux_Execute_2|out[14]~52_combout ),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(output_mult[14]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[14]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[14]~53 .lut_mask = 16'hCEC2;
defparam \mux_Execute_2|out[14]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \register_D_1|saida[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[14]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[14] .is_wysiwyg = "true";
defparam \register_D_1|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneiv_lcell_comb \output_register_D_1[14] (
// Equation(s):
// output_register_D_1[14] = LCELL(\register_D_1|saida [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [14]),
	.cin(gnd),
	.combout(output_register_D_1[14]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[14] .lut_mask = 16'hFF00;
defparam \output_register_D_1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \register_D_2|saida[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[14] .is_wysiwyg = "true";
defparam \register_D_2|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneiv_lcell_comb \output_datamemory[14] (
// Equation(s):
// output_datamemory[14] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a14 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[14]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[14] .lut_mask = 16'hF0F0;
defparam \output_datamemory[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneiv_lcell_comb \register_B_1|saida[14]~14 (
// Equation(s):
// \register_B_1|saida[14]~14_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[14]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [14]))

	.dataa(\register_D_2|saida [14]),
	.datab(output_datamemory[14]),
	.datac(gnd),
	.datad(\register_CTRL_3|saida [0]),
	.cin(gnd),
	.combout(\register_B_1|saida[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[14]~14 .lut_mask = 16'hCCAA;
defparam \register_B_1|saida[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~0 (
// Equation(s):
// \registerfile_MIPS|Mux49~0_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|s5 [14]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s4 [14]))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s4 [14]),
	.datac(\registerfile_MIPS|s5 [14]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~0 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~1 (
// Equation(s):
// \registerfile_MIPS|Mux49~1_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux49~0_combout  & ((\registerfile_MIPS|s7 [14]))) # (!\registerfile_MIPS|Mux49~0_combout  & (\registerfile_MIPS|s6 [14])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux49~0_combout ))))

	.dataa(\registerfile_MIPS|s6 [14]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s7 [14]),
	.datad(\registerfile_MIPS|Mux49~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~2 (
// Equation(s):
// \registerfile_MIPS|Mux49~2_combout  = (\control_MIPS|output_control[12]~2_combout  & (\control_MIPS|output_control[13]~1_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t2 
// [14])) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t0 [14])))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t2 [14]),
	.datad(\registerfile_MIPS|t0 [14]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~3 (
// Equation(s):
// \registerfile_MIPS|Mux49~3_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux49~2_combout  & (\registerfile_MIPS|t3 [14])) # (!\registerfile_MIPS|Mux49~2_combout  & ((\registerfile_MIPS|t1 [14]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux49~2_combout ))))

	.dataa(\registerfile_MIPS|t3 [14]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [14]),
	.datad(\registerfile_MIPS|Mux49~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~4 (
// Equation(s):
// \registerfile_MIPS|Mux49~4_combout  = (\control_MIPS|output_control[12]~2_combout  & (\control_MIPS|output_control[13]~1_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s2 
// [14])) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|s0 [14])))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s2 [14]),
	.datad(\registerfile_MIPS|s0 [14]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~5 (
// Equation(s):
// \registerfile_MIPS|Mux49~5_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux49~4_combout  & (\registerfile_MIPS|s3 [14])) # (!\registerfile_MIPS|Mux49~4_combout  & ((\registerfile_MIPS|s1 [14]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux49~4_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|s3 [14]),
	.datac(\registerfile_MIPS|s1 [14]),
	.datad(\registerfile_MIPS|Mux49~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~6 (
// Equation(s):
// \registerfile_MIPS|Mux49~6_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|Mux49~3_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux49~5_combout )))))

	.dataa(\registerfile_MIPS|Mux49~3_combout ),
	.datab(\registerfile_MIPS|Mux49~5_combout ),
	.datac(\control_MIPS|output_control[14]~4_combout ),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~6 .lut_mask = 16'hFA0C;
defparam \registerfile_MIPS|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~7 (
// Equation(s):
// \registerfile_MIPS|Mux49~7_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|t5 [14])))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t4 [14]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t5 [14]),
	.datad(\registerfile_MIPS|t4 [14]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~8 (
// Equation(s):
// \registerfile_MIPS|Mux49~8_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux49~7_combout  & ((\registerfile_MIPS|t7 [14]))) # (!\registerfile_MIPS|Mux49~7_combout  & (\registerfile_MIPS|t6 [14])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux49~7_combout ))))

	.dataa(\registerfile_MIPS|t6 [14]),
	.datab(\registerfile_MIPS|t7 [14]),
	.datac(\control_MIPS|output_control[13]~1_combout ),
	.datad(\registerfile_MIPS|Mux49~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~8 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~9 (
// Equation(s):
// \registerfile_MIPS|Mux49~9_combout  = (\registerfile_MIPS|Mux49~6_combout  & (((\registerfile_MIPS|Mux49~8_combout ) # (!\control_MIPS|output_control[14]~4_combout )))) # (!\registerfile_MIPS|Mux49~6_combout  & (\registerfile_MIPS|Mux49~1_combout  & 
// (\control_MIPS|output_control[14]~4_combout )))

	.dataa(\registerfile_MIPS|Mux49~1_combout ),
	.datab(\registerfile_MIPS|Mux49~6_combout ),
	.datac(\control_MIPS|output_control[14]~4_combout ),
	.datad(\registerfile_MIPS|Mux49~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~9 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \register_B_1|saida[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[14]~14_combout ),
	.asdata(\registerfile_MIPS|Mux49~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[14] .is_wysiwyg = "true";
defparam \register_B_1|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneiv_lcell_comb \output_register_B_1[14] (
// Equation(s):
// output_register_B_1[14] = LCELL(\register_B_1|saida [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[14]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[14] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \register_B_2|saida[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[14] .is_wysiwyg = "true";
defparam \register_B_2|saida[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneiv_lcell_comb \output_datamemory[11] (
// Equation(s):
// output_datamemory[11] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(output_datamemory[11]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[11] .lut_mask = 16'hFF00;
defparam \output_datamemory[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \register_IMM|saida[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[11] .is_wysiwyg = "true";
defparam \register_IMM|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneiv_lcell_comb \mux_Execute_1|out[11]~0 (
// Equation(s):
// \mux_Execute_1|out[11]~0_combout  = (output_register_ctrl_1[6] & ((\register_IMM|saida [11]))) # (!output_register_ctrl_1[6] & (output_register_B_1[11]))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_B_1[11]),
	.datac(\register_IMM|saida [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_1|out[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[11]~0 .lut_mask = 16'hE4E4;
defparam \mux_Execute_1|out[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneiv_lcell_comb \registerfile_MIPS|s0~12 (
// Equation(s):
// \registerfile_MIPS|s0~12_combout  = (!\reset~input_o  & \register_B_1|saida[11]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[11]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~12 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \registerfile_MIPS|t3[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \registerfile_MIPS|s3[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~7 (
// Equation(s):
// \registerfile_MIPS|Mux20~7_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t3 [11])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s3 [11])))))

	.dataa(\registerfile_MIPS|t3 [11]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [11]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \registerfile_MIPS|s7[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N5
dffeas \registerfile_MIPS|t7[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~8 (
// Equation(s):
// \registerfile_MIPS|Mux20~8_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux20~7_combout  & ((\registerfile_MIPS|t7 [11]))) # (!\registerfile_MIPS|Mux20~7_combout  & (\registerfile_MIPS|s7 [11])))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|Mux20~7_combout ))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|Mux20~7_combout ),
	.datac(\registerfile_MIPS|s7 [11]),
	.datad(\registerfile_MIPS|t7 [11]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \registerfile_MIPS|t1[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \registerfile_MIPS|s1[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~0 (
// Equation(s):
// \registerfile_MIPS|Mux20~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t1 [11])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s1 [11])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t1 [11]),
	.datac(\registerfile_MIPS|s1 [11]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \registerfile_MIPS|s5[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \registerfile_MIPS|t5[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~1 (
// Equation(s):
// \registerfile_MIPS|Mux20~1_combout  = (\registerfile_MIPS|Mux20~0_combout  & (((\registerfile_MIPS|t5 [11])) # (!\control_MIPS|output_control[19]~7_combout ))) # (!\registerfile_MIPS|Mux20~0_combout  & (\control_MIPS|output_control[19]~7_combout  & 
// (\registerfile_MIPS|s5 [11])))

	.dataa(\registerfile_MIPS|Mux20~0_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s5 [11]),
	.datad(\registerfile_MIPS|t5 [11]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \registerfile_MIPS|t0[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \registerfile_MIPS|s0[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \registerfile_MIPS|s4[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~4 (
// Equation(s):
// \registerfile_MIPS|Mux20~4_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout ) # ((\registerfile_MIPS|s4 [11])))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s0 [11])))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s0 [11]),
	.datad(\registerfile_MIPS|s4 [11]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \registerfile_MIPS|t4[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~5 (
// Equation(s):
// \registerfile_MIPS|Mux20~5_combout  = (\registerfile_MIPS|Mux20~4_combout  & (((\registerfile_MIPS|t4 [11]) # (!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux20~4_combout  & (\registerfile_MIPS|t0 [11] & 
// ((\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|t0 [11]),
	.datab(\registerfile_MIPS|Mux20~4_combout ),
	.datac(\registerfile_MIPS|t4 [11]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \registerfile_MIPS|t2[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \registerfile_MIPS|s6[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \registerfile_MIPS|s2[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~2 (
// Equation(s):
// \registerfile_MIPS|Mux20~2_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & 
// (\registerfile_MIPS|s6 [11])) # (!\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s2 [11])))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|s6 [11]),
	.datac(\registerfile_MIPS|s2 [11]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~2 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \registerfile_MIPS|t6[11] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~3 (
// Equation(s):
// \registerfile_MIPS|Mux20~3_combout  = (\registerfile_MIPS|Mux20~2_combout  & (((\registerfile_MIPS|t6 [11]) # (!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux20~2_combout  & (\registerfile_MIPS|t2 [11] & 
// ((\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|t2 [11]),
	.datab(\registerfile_MIPS|Mux20~2_combout ),
	.datac(\registerfile_MIPS|t6 [11]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~3 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~6 (
// Equation(s):
// \registerfile_MIPS|Mux20~6_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & 
// ((\registerfile_MIPS|Mux20~3_combout ))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux20~5_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|Mux20~5_combout ),
	.datad(\registerfile_MIPS|Mux20~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~6 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~9 (
// Equation(s):
// \registerfile_MIPS|Mux20~9_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux20~6_combout  & (\registerfile_MIPS|Mux20~8_combout )) # (!\registerfile_MIPS|Mux20~6_combout  & ((\registerfile_MIPS|Mux20~1_combout ))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux20~6_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux20~8_combout ),
	.datac(\registerfile_MIPS|Mux20~1_combout ),
	.datad(\registerfile_MIPS|Mux20~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~9 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~10 (
// Equation(s):
// \registerfile_MIPS|Mux20~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[11]~11_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux20~9_combout ))

	.dataa(\registerfile_MIPS|Mux20~9_combout ),
	.datab(\register_B_1|saida[11]~11_combout ),
	.datac(gnd),
	.datad(\control_MIPS|output_control[21]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~10 .lut_mask = 16'hCCAA;
defparam \registerfile_MIPS|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \register_A|saida[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux20~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[11] .is_wysiwyg = "true";
defparam \register_A|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneiv_lcell_comb \output_register_A[11] (
// Equation(s):
// output_register_A[11] = LCELL(\register_A|saida [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [11]),
	.cin(gnd),
	.combout(output_register_A[11]),
	.cout());
// synopsys translate_off
defparam \output_register_A[11] .lut_mask = 16'hFF00;
defparam \output_register_A[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneiv_lcell_comb \alu_MIPS|Add0~0 (
// Equation(s):
// \alu_MIPS|Add0~0_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & ((\register_IMM|saida [11]))) # (!output_register_ctrl_1[6] & (output_register_B_1[11]))))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_B_1[11]),
	.datac(\register_IMM|saida [11]),
	.datad(output_register_ctrl_1[3]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~0 .lut_mask = 16'h1BE4;
defparam \alu_MIPS|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~1 (
// Equation(s):
// \alu_MIPS|Add0~1_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & ((\register_IMM|saida [10]))) # (!output_register_ctrl_1[6] & (output_register_B_1[10]))))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_B_1[10]),
	.datac(\register_IMM|saida [10]),
	.datad(output_register_ctrl_1[3]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~1 .lut_mask = 16'h1BE4;
defparam \alu_MIPS|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneiv_lcell_comb \alu_MIPS|Add0~34 (
// Equation(s):
// \alu_MIPS|Add0~34_combout  = (\alu_MIPS|Add0~1_combout  & ((output_register_A[10] & (\alu_MIPS|Add0~33  & VCC)) # (!output_register_A[10] & (!\alu_MIPS|Add0~33 )))) # (!\alu_MIPS|Add0~1_combout  & ((output_register_A[10] & (!\alu_MIPS|Add0~33 )) # 
// (!output_register_A[10] & ((\alu_MIPS|Add0~33 ) # (GND)))))
// \alu_MIPS|Add0~35  = CARRY((\alu_MIPS|Add0~1_combout  & (!output_register_A[10] & !\alu_MIPS|Add0~33 )) # (!\alu_MIPS|Add0~1_combout  & ((!\alu_MIPS|Add0~33 ) # (!output_register_A[10]))))

	.dataa(\alu_MIPS|Add0~1_combout ),
	.datab(output_register_A[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~33 ),
	.combout(\alu_MIPS|Add0~34_combout ),
	.cout(\alu_MIPS|Add0~35 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~34 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneiv_lcell_comb \alu_MIPS|Add0~36 (
// Equation(s):
// \alu_MIPS|Add0~36_combout  = ((\alu_MIPS|Add0~0_combout  $ (output_register_A[11] $ (!\alu_MIPS|Add0~35 )))) # (GND)
// \alu_MIPS|Add0~37  = CARRY((\alu_MIPS|Add0~0_combout  & ((output_register_A[11]) # (!\alu_MIPS|Add0~35 ))) # (!\alu_MIPS|Add0~0_combout  & (output_register_A[11] & !\alu_MIPS|Add0~35 )))

	.dataa(\alu_MIPS|Add0~0_combout ),
	.datab(output_register_A[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~35 ),
	.combout(\alu_MIPS|Add0~36_combout ),
	.cout(\alu_MIPS|Add0~37 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~36 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneiv_lcell_comb \output_mult[11] (
// Equation(s):
// output_mult[11] = LCELL(\multiplicador|ACC0|Saidas [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [11]),
	.cin(gnd),
	.combout(output_mult[11]),
	.cout());
// synopsys translate_off
defparam \output_mult[11] .lut_mask = 16'hFF00;
defparam \output_mult[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneiv_lcell_comb \mux_Execute_2|out[11]~16 (
// Equation(s):
// \mux_Execute_2|out[11]~16_combout  = (\register_D_1|saida[22]~0_combout  & (((\register_D_1|saida[22]~1_combout )))) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~36_combout )) # 
// (!\register_D_1|saida[22]~1_combout  & ((output_mult[11])))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\alu_MIPS|Add0~36_combout ),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_mult[11]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[11]~16 .lut_mask = 16'hE5E0;
defparam \mux_Execute_2|out[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneiv_lcell_comb \mux_Execute_2|out[11]~17 (
// Equation(s):
// \mux_Execute_2|out[11]~17_combout  = (\register_D_1|saida[22]~0_combout  & ((\mux_Execute_1|out[11]~0_combout  & ((output_register_A[11]) # (\mux_Execute_2|out[11]~16_combout ))) # (!\mux_Execute_1|out[11]~0_combout  & (output_register_A[11] & 
// \mux_Execute_2|out[11]~16_combout )))) # (!\register_D_1|saida[22]~0_combout  & (((\mux_Execute_2|out[11]~16_combout ))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\mux_Execute_1|out[11]~0_combout ),
	.datac(output_register_A[11]),
	.datad(\mux_Execute_2|out[11]~16_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[11]~17 .lut_mask = 16'hFD80;
defparam \mux_Execute_2|out[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \register_D_1|saida[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[11]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[11] .is_wysiwyg = "true";
defparam \register_D_1|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneiv_lcell_comb \output_register_D_1[11] (
// Equation(s):
// output_register_D_1[11] = LCELL(\register_D_1|saida [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [11]),
	.cin(gnd),
	.combout(output_register_D_1[11]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[11] .lut_mask = 16'hFF00;
defparam \output_register_D_1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneiv_lcell_comb \register_D_2|saida[11]~feeder (
// Equation(s):
// \register_D_2|saida[11]~feeder_combout  = output_register_D_1[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_D_1[11]),
	.cin(gnd),
	.combout(\register_D_2|saida[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_D_2|saida[11]~feeder .lut_mask = 16'hFF00;
defparam \register_D_2|saida[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \register_D_2|saida[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_D_2|saida[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[11] .is_wysiwyg = "true";
defparam \register_D_2|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneiv_lcell_comb \register_B_1|saida[11]~11 (
// Equation(s):
// \register_B_1|saida[11]~11_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[11])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [11])))

	.dataa(output_datamemory[11]),
	.datab(\register_D_2|saida [11]),
	.datac(\register_CTRL_3|saida [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_1|saida[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[11]~11 .lut_mask = 16'hACAC;
defparam \register_B_1|saida[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneiv_lcell_comb \register_B_1|saida[11]~feeder (
// Equation(s):
// \register_B_1|saida[11]~feeder_combout  = \register_B_1|saida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[11]~11_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[11]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~2 (
// Equation(s):
// \registerfile_MIPS|Mux52~2_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s6 
// [11])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [11])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s6 [11]),
	.datad(\registerfile_MIPS|s2 [11]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~3 (
// Equation(s):
// \registerfile_MIPS|Mux52~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux52~2_combout  & (\registerfile_MIPS|t6 [11])) # (!\registerfile_MIPS|Mux52~2_combout  & ((\registerfile_MIPS|t2 [11]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux52~2_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|t6 [11]),
	.datac(\registerfile_MIPS|t2 [11]),
	.datad(\registerfile_MIPS|Mux52~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~4 (
// Equation(s):
// \registerfile_MIPS|Mux52~4_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s4 [11]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s0 [11] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|s0 [11]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s4 [11]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~4 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~5 (
// Equation(s):
// \registerfile_MIPS|Mux52~5_combout  = (\registerfile_MIPS|Mux52~4_combout  & (((\registerfile_MIPS|t4 [11])) # (!\control_MIPS|output_control[15]~3_combout ))) # (!\registerfile_MIPS|Mux52~4_combout  & (\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|t0 [11])))

	.dataa(\registerfile_MIPS|Mux52~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t0 [11]),
	.datad(\registerfile_MIPS|t4 [11]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~6 (
// Equation(s):
// \registerfile_MIPS|Mux52~6_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout ) # ((\registerfile_MIPS|Mux52~3_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & 
// (!\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux52~5_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|Mux52~3_combout ),
	.datad(\registerfile_MIPS|Mux52~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~6 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~7 (
// Equation(s):
// \registerfile_MIPS|Mux52~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (\control_MIPS|output_control[15]~3_combout )) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|t3 
// [11])) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s3 [11])))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t3 [11]),
	.datad(\registerfile_MIPS|s3 [11]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~8 (
// Equation(s):
// \registerfile_MIPS|Mux52~8_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux52~7_combout  & ((\registerfile_MIPS|t7 [11]))) # (!\registerfile_MIPS|Mux52~7_combout  & (\registerfile_MIPS|s7 [11])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux52~7_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s7 [11]),
	.datac(\registerfile_MIPS|Mux52~7_combout ),
	.datad(\registerfile_MIPS|t7 [11]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~8 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~0 (
// Equation(s):
// \registerfile_MIPS|Mux52~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t1 [11])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s1 [11]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t1 [11]),
	.datad(\registerfile_MIPS|s1 [11]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~1 (
// Equation(s):
// \registerfile_MIPS|Mux52~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux52~0_combout  & ((\registerfile_MIPS|t5 [11]))) # (!\registerfile_MIPS|Mux52~0_combout  & (\registerfile_MIPS|s5 [11])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux52~0_combout ))))

	.dataa(\registerfile_MIPS|s5 [11]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t5 [11]),
	.datad(\registerfile_MIPS|Mux52~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~9 (
// Equation(s):
// \registerfile_MIPS|Mux52~9_combout  = (\registerfile_MIPS|Mux52~6_combout  & (((\registerfile_MIPS|Mux52~8_combout )) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux52~6_combout  & (\control_MIPS|output_control[12]~2_combout  
// & ((\registerfile_MIPS|Mux52~1_combout ))))

	.dataa(\registerfile_MIPS|Mux52~6_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|Mux52~8_combout ),
	.datad(\registerfile_MIPS|Mux52~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~9 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \register_B_1|saida[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[11]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux52~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[11] .is_wysiwyg = "true";
defparam \register_B_1|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneiv_lcell_comb \output_register_B_1[11] (
// Equation(s):
// output_register_B_1[11] = LCELL(\register_B_1|saida [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[11]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[11] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \register_B_2|saida[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[11] .is_wysiwyg = "true";
defparam \register_B_2|saida[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneiv_lcell_comb \output_datamemory[12] (
// Equation(s):
// output_datamemory[12] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a12 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(output_datamemory[12]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[12] .lut_mask = 16'hFF00;
defparam \output_datamemory[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneiv_lcell_comb \registerfile_MIPS|s0~13 (
// Equation(s):
// \registerfile_MIPS|s0~13_combout  = (!\reset~input_o  & \register_B_1|saida[12]~12_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\register_B_1|saida[12]~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~13 .lut_mask = 16'h3300;
defparam \registerfile_MIPS|s0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \registerfile_MIPS|t4[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \registerfile_MIPS|t6[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~7 (
// Equation(s):
// \registerfile_MIPS|Mux19~7_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t6 
// [12]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t4 [12]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t4 [12]),
	.datad(\registerfile_MIPS|t6 [12]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \registerfile_MIPS|t5[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N15
dffeas \registerfile_MIPS|t7[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~8 (
// Equation(s):
// \registerfile_MIPS|Mux19~8_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux19~7_combout  & ((\registerfile_MIPS|t7 [12]))) # (!\registerfile_MIPS|Mux19~7_combout  & (\registerfile_MIPS|t5 [12])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux19~7_combout ))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux19~7_combout ),
	.datac(\registerfile_MIPS|t5 [12]),
	.datad(\registerfile_MIPS|t7 [12]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \registerfile_MIPS|t3[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \registerfile_MIPS|t2[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \registerfile_MIPS|t1[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \registerfile_MIPS|t0[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~0 (
// Equation(s):
// \registerfile_MIPS|Mux19~0_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t1 [12]) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|t0 [12] & 
// !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t1 [12]),
	.datac(\registerfile_MIPS|t0 [12]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~0 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~1 (
// Equation(s):
// \registerfile_MIPS|Mux19~1_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux19~0_combout  & (\registerfile_MIPS|t3 [12])) # (!\registerfile_MIPS|Mux19~0_combout  & ((\registerfile_MIPS|t2 [12]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux19~0_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|t3 [12]),
	.datac(\registerfile_MIPS|t2 [12]),
	.datad(\registerfile_MIPS|Mux19~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N15
dffeas \registerfile_MIPS|s0[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \registerfile_MIPS|s1[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~4 (
// Equation(s):
// \registerfile_MIPS|Mux19~4_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s1 
// [12]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s0 [12]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s0 [12]),
	.datad(\registerfile_MIPS|s1 [12]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \registerfile_MIPS|s3[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \registerfile_MIPS|s2[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~5 (
// Equation(s):
// \registerfile_MIPS|Mux19~5_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux19~4_combout  & (\registerfile_MIPS|s3 [12])) # (!\registerfile_MIPS|Mux19~4_combout  & ((\registerfile_MIPS|s2 [12]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux19~4_combout ))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|Mux19~4_combout ),
	.datac(\registerfile_MIPS|s3 [12]),
	.datad(\registerfile_MIPS|s2 [12]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N27
dffeas \registerfile_MIPS|s5[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N21
dffeas \registerfile_MIPS|s7[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N5
dffeas \registerfile_MIPS|s4[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \registerfile_MIPS|s6[12] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~2 (
// Equation(s):
// \registerfile_MIPS|Mux19~2_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s6 [12])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [12])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [12]),
	.datad(\registerfile_MIPS|s6 [12]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~3 (
// Equation(s):
// \registerfile_MIPS|Mux19~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux19~2_combout  & ((\registerfile_MIPS|s7 [12]))) # (!\registerfile_MIPS|Mux19~2_combout  & (\registerfile_MIPS|s5 [12])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux19~2_combout ))))

	.dataa(\registerfile_MIPS|s5 [12]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s7 [12]),
	.datad(\registerfile_MIPS|Mux19~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~6 (
// Equation(s):
// \registerfile_MIPS|Mux19~6_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout ) # (\registerfile_MIPS|Mux19~3_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (\registerfile_MIPS|Mux19~5_combout  & (!\control_MIPS|output_control[20]~8_combout )))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|Mux19~5_combout ),
	.datac(\control_MIPS|output_control[20]~8_combout ),
	.datad(\registerfile_MIPS|Mux19~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~6 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~9 (
// Equation(s):
// \registerfile_MIPS|Mux19~9_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux19~6_combout  & (\registerfile_MIPS|Mux19~8_combout )) # (!\registerfile_MIPS|Mux19~6_combout  & ((\registerfile_MIPS|Mux19~1_combout ))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux19~6_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux19~8_combout ),
	.datac(\registerfile_MIPS|Mux19~1_combout ),
	.datad(\registerfile_MIPS|Mux19~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~9 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~10 (
// Equation(s):
// \registerfile_MIPS|Mux19~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[12]~12_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux19~9_combout ))

	.dataa(\registerfile_MIPS|Mux19~9_combout ),
	.datab(\register_B_1|saida[12]~12_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~10 .lut_mask = 16'hCACA;
defparam \registerfile_MIPS|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \register_A|saida[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux19~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[12] .is_wysiwyg = "true";
defparam \register_A|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneiv_lcell_comb \output_register_A[12] (
// Equation(s):
// output_register_A[12] = LCELL(\register_A|saida [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [12]),
	.cin(gnd),
	.combout(output_register_A[12]),
	.cout());
// synopsys translate_off
defparam \output_register_A[12] .lut_mask = 16'hFF00;
defparam \output_register_A[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneiv_lcell_comb \alu_MIPS|Add0~39 (
// Equation(s):
// \alu_MIPS|Add0~39_combout  = (\alu_MIPS|Add0~38_combout  & ((output_register_A[12] & (\alu_MIPS|Add0~37  & VCC)) # (!output_register_A[12] & (!\alu_MIPS|Add0~37 )))) # (!\alu_MIPS|Add0~38_combout  & ((output_register_A[12] & (!\alu_MIPS|Add0~37 )) # 
// (!output_register_A[12] & ((\alu_MIPS|Add0~37 ) # (GND)))))
// \alu_MIPS|Add0~40  = CARRY((\alu_MIPS|Add0~38_combout  & (!output_register_A[12] & !\alu_MIPS|Add0~37 )) # (!\alu_MIPS|Add0~38_combout  & ((!\alu_MIPS|Add0~37 ) # (!output_register_A[12]))))

	.dataa(\alu_MIPS|Add0~38_combout ),
	.datab(output_register_A[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~37 ),
	.combout(\alu_MIPS|Add0~39_combout ),
	.cout(\alu_MIPS|Add0~40 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~39 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneiv_lcell_comb \output_mult[12] (
// Equation(s):
// output_mult[12] = LCELL(\multiplicador|ACC0|Saidas [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[12]),
	.cout());
// synopsys translate_off
defparam \output_mult[12] .lut_mask = 16'hF0F0;
defparam \output_mult[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneiv_lcell_comb \mux_Execute_2|out[12]~46 (
// Equation(s):
// \mux_Execute_2|out[12]~46_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [12])) # (!output_register_ctrl_1[6] & ((output_register_B_1[12])))

	.dataa(\register_IMM|saida [12]),
	.datab(output_register_ctrl_1[6]),
	.datac(gnd),
	.datad(output_register_B_1[12]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[12]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[12]~46 .lut_mask = 16'hBB88;
defparam \mux_Execute_2|out[12]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneiv_lcell_comb \mux_Execute_2|out[12]~47 (
// Equation(s):
// \mux_Execute_2|out[12]~47_combout  = (\mux_Execute_2|out[12]~46_combout  & ((\register_D_1|saida[22]~1_combout ) # ((\register_D_1|saida[22]~0_combout  & output_register_A[12])))) # (!\mux_Execute_2|out[12]~46_combout  & (\register_D_1|saida[22]~1_combout 
//  & ((output_register_A[12]) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(\mux_Execute_2|out[12]~46_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(output_register_A[12]),
	.datad(\register_D_1|saida[22]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[12]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[12]~47 .lut_mask = 16'hFB80;
defparam \mux_Execute_2|out[12]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneiv_lcell_comb \mux_Execute_2|out[12]~48 (
// Equation(s):
// \mux_Execute_2|out[12]~48_combout  = (\register_D_1|saida[22]~0_combout  & (((\mux_Execute_2|out[12]~47_combout )))) # (!\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[12]~47_combout  & (\alu_MIPS|Add0~39_combout )) # 
// (!\mux_Execute_2|out[12]~47_combout  & ((output_mult[12])))))

	.dataa(\alu_MIPS|Add0~39_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(output_mult[12]),
	.datad(\mux_Execute_2|out[12]~47_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[12]~48 .lut_mask = 16'hEE30;
defparam \mux_Execute_2|out[12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \register_D_1|saida[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[12] .is_wysiwyg = "true";
defparam \register_D_1|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneiv_lcell_comb \output_register_D_1[12] (
// Equation(s):
// output_register_D_1[12] = LCELL(\register_D_1|saida [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [12]),
	.cin(gnd),
	.combout(output_register_D_1[12]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[12] .lut_mask = 16'hFF00;
defparam \output_register_D_1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N7
dffeas \register_D_2|saida[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[12] .is_wysiwyg = "true";
defparam \register_D_2|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneiv_lcell_comb \register_B_1|saida[12]~12 (
// Equation(s):
// \register_B_1|saida[12]~12_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[12])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [12])))

	.dataa(\register_CTRL_3|saida [0]),
	.datab(gnd),
	.datac(output_datamemory[12]),
	.datad(\register_D_2|saida [12]),
	.cin(gnd),
	.combout(\register_B_1|saida[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[12]~12 .lut_mask = 16'hF5A0;
defparam \register_B_1|saida[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneiv_lcell_comb \register_B_1|saida[12]~feeder (
// Equation(s):
// \register_B_1|saida[12]~feeder_combout  = \register_B_1|saida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[12]~12_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[12]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~4 (
// Equation(s):
// \registerfile_MIPS|Mux51~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|s1 [12]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s0 [12]))))

	.dataa(\registerfile_MIPS|s0 [12]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s1 [12]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~5 (
// Equation(s):
// \registerfile_MIPS|Mux51~5_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux51~4_combout  & (\registerfile_MIPS|s3 [12])) # (!\registerfile_MIPS|Mux51~4_combout  & ((\registerfile_MIPS|s2 [12]))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux51~4_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s3 [12]),
	.datac(\registerfile_MIPS|s2 [12]),
	.datad(\registerfile_MIPS|Mux51~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~2 (
// Equation(s):
// \registerfile_MIPS|Mux51~2_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s6 [12]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s4 [12] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s4 [12]),
	.datac(\registerfile_MIPS|s6 [12]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~3 (
// Equation(s):
// \registerfile_MIPS|Mux51~3_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux51~2_combout  & (\registerfile_MIPS|s7 [12])) # (!\registerfile_MIPS|Mux51~2_combout  & ((\registerfile_MIPS|s5 [12]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux51~2_combout ))))

	.dataa(\registerfile_MIPS|s7 [12]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s5 [12]),
	.datad(\registerfile_MIPS|Mux51~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~6 (
// Equation(s):
// \registerfile_MIPS|Mux51~6_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout ) # (\registerfile_MIPS|Mux51~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (\registerfile_MIPS|Mux51~5_combout  & (!\control_MIPS|output_control[15]~3_combout )))

	.dataa(\registerfile_MIPS|Mux51~5_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\control_MIPS|output_control[15]~3_combout ),
	.datad(\registerfile_MIPS|Mux51~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~0 (
// Equation(s):
// \registerfile_MIPS|Mux51~0_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|t1 [12]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t0 [12] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|t0 [12]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [12]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~0 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~1 (
// Equation(s):
// \registerfile_MIPS|Mux51~1_combout  = (\registerfile_MIPS|Mux51~0_combout  & (((\registerfile_MIPS|t3 [12])) # (!\control_MIPS|output_control[13]~1_combout ))) # (!\registerfile_MIPS|Mux51~0_combout  & (\control_MIPS|output_control[13]~1_combout  & 
// ((\registerfile_MIPS|t2 [12]))))

	.dataa(\registerfile_MIPS|Mux51~0_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t3 [12]),
	.datad(\registerfile_MIPS|t2 [12]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~7 (
// Equation(s):
// \registerfile_MIPS|Mux51~7_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout ) # ((\registerfile_MIPS|t6 [12])))) # (!\control_MIPS|output_control[13]~1_combout  & 
// (!\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|t4 [12]))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t6 [12]),
	.datad(\registerfile_MIPS|t4 [12]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~8 (
// Equation(s):
// \registerfile_MIPS|Mux51~8_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux51~7_combout  & (\registerfile_MIPS|t7 [12])) # (!\registerfile_MIPS|Mux51~7_combout  & ((\registerfile_MIPS|t5 [12]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux51~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [12]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|Mux51~7_combout ),
	.datad(\registerfile_MIPS|t5 [12]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~8 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~9 (
// Equation(s):
// \registerfile_MIPS|Mux51~9_combout  = (\registerfile_MIPS|Mux51~6_combout  & (((\registerfile_MIPS|Mux51~8_combout ) # (!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux51~6_combout  & (\registerfile_MIPS|Mux51~1_combout  & 
// (\control_MIPS|output_control[15]~3_combout )))

	.dataa(\registerfile_MIPS|Mux51~6_combout ),
	.datab(\registerfile_MIPS|Mux51~1_combout ),
	.datac(\control_MIPS|output_control[15]~3_combout ),
	.datad(\registerfile_MIPS|Mux51~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~9 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N11
dffeas \register_B_1|saida[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[12]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux51~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[12] .is_wysiwyg = "true";
defparam \register_B_1|saida[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneiv_lcell_comb \output_register_B_1[12] (
// Equation(s):
// output_register_B_1[12] = LCELL(\register_B_1|saida [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [12]),
	.cin(gnd),
	.combout(output_register_B_1[12]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[12] .lut_mask = 16'hFF00;
defparam \output_register_B_1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneiv_lcell_comb \alu_MIPS|Add0~38 (
// Equation(s):
// \alu_MIPS|Add0~38_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [12])) # (!output_register_ctrl_1[6] & ((output_register_B_1[12])))))

	.dataa(output_register_ctrl_1[3]),
	.datab(output_register_ctrl_1[6]),
	.datac(\register_IMM|saida [12]),
	.datad(output_register_B_1[12]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~38 .lut_mask = 16'h596A;
defparam \alu_MIPS|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneiv_lcell_comb \output_mult[13] (
// Equation(s):
// output_mult[13] = LCELL(\multiplicador|ACC0|Saidas [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[13]),
	.cout());
// synopsys translate_off
defparam \output_mult[13] .lut_mask = 16'hF0F0;
defparam \output_mult[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneiv_lcell_comb \mux_Execute_2|out[13]~49 (
// Equation(s):
// \mux_Execute_2|out[13]~49_combout  = (\register_D_1|saida[22]~1_combout  & ((\alu_MIPS|Add0~42_combout ) # ((\register_D_1|saida[22]~0_combout )))) # (!\register_D_1|saida[22]~1_combout  & (((output_mult[13] & !\register_D_1|saida[22]~0_combout ))))

	.dataa(\alu_MIPS|Add0~42_combout ),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(output_mult[13]),
	.datad(\register_D_1|saida[22]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[13]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[13]~49 .lut_mask = 16'hCCB8;
defparam \mux_Execute_2|out[13]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneiv_lcell_comb \mux_Execute_1|out[13]~6 (
// Equation(s):
// \mux_Execute_1|out[13]~6_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [13])) # (!output_register_ctrl_1[6] & ((output_register_B_1[13])))

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(\register_IMM|saida [13]),
	.datad(output_register_B_1[13]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[13]~6 .lut_mask = 16'hF5A0;
defparam \mux_Execute_1|out[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneiv_lcell_comb \mux_Execute_2|out[13]~50 (
// Equation(s):
// \mux_Execute_2|out[13]~50_combout  = (\mux_Execute_2|out[13]~49_combout  & (((\mux_Execute_1|out[13]~6_combout ) # (output_register_A[13])) # (!\register_D_1|saida[22]~0_combout ))) # (!\mux_Execute_2|out[13]~49_combout  & 
// (\register_D_1|saida[22]~0_combout  & (\mux_Execute_1|out[13]~6_combout  & output_register_A[13])))

	.dataa(\mux_Execute_2|out[13]~49_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(\mux_Execute_1|out[13]~6_combout ),
	.datad(output_register_A[13]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[13]~50 .lut_mask = 16'hEAA2;
defparam \mux_Execute_2|out[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \register_D_1|saida[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[13] .is_wysiwyg = "true";
defparam \register_D_1|saida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneiv_lcell_comb \output_register_D_1[13] (
// Equation(s):
// output_register_D_1[13] = LCELL(\register_D_1|saida [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [13]),
	.cin(gnd),
	.combout(output_register_D_1[13]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[13] .lut_mask = 16'hFF00;
defparam \output_register_D_1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \register_D_2|saida[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[13] .is_wysiwyg = "true";
defparam \register_D_2|saida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneiv_lcell_comb \output_datamemory[13] (
// Equation(s):
// output_datamemory[13] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a13 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(output_datamemory[13]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[13] .lut_mask = 16'hFF00;
defparam \output_datamemory[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneiv_lcell_comb \register_B_1|saida[13]~13 (
// Equation(s):
// \register_B_1|saida[13]~13_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[13]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [13]))

	.dataa(\register_D_2|saida [13]),
	.datab(output_datamemory[13]),
	.datac(\register_CTRL_3|saida [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_1|saida[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[13]~13 .lut_mask = 16'hCACA;
defparam \register_B_1|saida[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~7 (
// Equation(s):
// \registerfile_MIPS|Mux18~7_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s7 [13]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s3 [13] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|s7 [13]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [13]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~7 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~8 (
// Equation(s):
// \registerfile_MIPS|Mux18~8_combout  = (\registerfile_MIPS|Mux18~7_combout  & (((\registerfile_MIPS|t7 [13])) # (!\control_MIPS|output_control[20]~8_combout ))) # (!\registerfile_MIPS|Mux18~7_combout  & (\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t3 [13])))

	.dataa(\registerfile_MIPS|Mux18~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|t3 [13]),
	.datad(\registerfile_MIPS|t7 [13]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~2 (
// Equation(s):
// \registerfile_MIPS|Mux18~2_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s5 [13]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s1 [13] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s5 [13]),
	.datac(\registerfile_MIPS|s1 [13]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~2 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~3 (
// Equation(s):
// \registerfile_MIPS|Mux18~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux18~2_combout  & (\registerfile_MIPS|t5 [13])) # (!\registerfile_MIPS|Mux18~2_combout  & ((\registerfile_MIPS|t1 [13]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux18~2_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux18~2_combout ),
	.datac(\registerfile_MIPS|t5 [13]),
	.datad(\registerfile_MIPS|t1 [13]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~4 (
// Equation(s):
// \registerfile_MIPS|Mux18~4_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t0 [13])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s0 [13])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t0 [13]),
	.datac(\registerfile_MIPS|s0 [13]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~4 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~5 (
// Equation(s):
// \registerfile_MIPS|Mux18~5_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux18~4_combout  & ((\registerfile_MIPS|t4 [13]))) # (!\registerfile_MIPS|Mux18~4_combout  & (\registerfile_MIPS|s4 [13])))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux18~4_combout ))))

	.dataa(\registerfile_MIPS|s4 [13]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|t4 [13]),
	.datad(\registerfile_MIPS|Mux18~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~6 (
// Equation(s):
// \registerfile_MIPS|Mux18~6_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux18~3_combout ) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (((\registerfile_MIPS|Mux18~5_combout  & !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\registerfile_MIPS|Mux18~3_combout ),
	.datab(\registerfile_MIPS|Mux18~5_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~6 .lut_mask = 16'hF0AC;
defparam \registerfile_MIPS|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~0 (
// Equation(s):
// \registerfile_MIPS|Mux18~0_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout ) # ((\registerfile_MIPS|t2 [13])))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s2 [13])))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [13]),
	.datad(\registerfile_MIPS|t2 [13]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~1 (
// Equation(s):
// \registerfile_MIPS|Mux18~1_combout  = (\registerfile_MIPS|Mux18~0_combout  & ((\registerfile_MIPS|t6 [13]) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux18~0_combout  & (((\registerfile_MIPS|s6 [13] & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|Mux18~0_combout ),
	.datab(\registerfile_MIPS|t6 [13]),
	.datac(\registerfile_MIPS|s6 [13]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~1 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~9 (
// Equation(s):
// \registerfile_MIPS|Mux18~9_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux18~6_combout  & (\registerfile_MIPS|Mux18~8_combout )) # (!\registerfile_MIPS|Mux18~6_combout  & ((\registerfile_MIPS|Mux18~1_combout ))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux18~6_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|Mux18~8_combout ),
	.datac(\registerfile_MIPS|Mux18~6_combout ),
	.datad(\registerfile_MIPS|Mux18~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~9 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~10 (
// Equation(s):
// \registerfile_MIPS|Mux18~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[13]~13_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux18~9_combout )))

	.dataa(gnd),
	.datab(\register_B_1|saida[13]~13_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(\registerfile_MIPS|Mux18~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~10 .lut_mask = 16'hCFC0;
defparam \registerfile_MIPS|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \register_A|saida[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux18~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[13] .is_wysiwyg = "true";
defparam \register_A|saida[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneiv_lcell_comb \output_register_A[13] (
// Equation(s):
// output_register_A[13] = LCELL(\register_A|saida [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|saida [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[13]),
	.cout());
// synopsys translate_off
defparam \output_register_A[13] .lut_mask = 16'hF0F0;
defparam \output_register_A[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~14 (
// Equation(s):
// \multiplicador|ACC0|Saidas~14_combout  = (\multiplicador|CON0|state.S2~q  & ((\multiplicador|ACC0|Saidas [14]))) # (!\multiplicador|CON0|state.S2~q  & (output_register_A[13]))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(gnd),
	.datac(output_register_A[13]),
	.datad(\multiplicador|ACC0|Saidas [14]),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~14 .lut_mask = 16'hFA50;
defparam \multiplicador|ACC0|Saidas~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N3
dffeas \multiplicador|ACC0|Saidas[13] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [13]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[13] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~13 (
// Equation(s):
// \multiplicador|ACC0|Saidas~13_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [13])) # (!\multiplicador|CON0|state.S2~q  & ((output_register_A[12])))

	.dataa(\multiplicador|ACC0|Saidas [13]),
	.datab(\multiplicador|CON0|state.S2~q ),
	.datac(output_register_A[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~13 .lut_mask = 16'hB8B8;
defparam \multiplicador|ACC0|Saidas~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N15
dffeas \multiplicador|ACC0|Saidas[12] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [12]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[12] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~0 (
// Equation(s):
// \multiplicador|ACC0|Saidas~0_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [12])) # (!\multiplicador|CON0|state.S2~q  & ((output_register_A[11])))

	.dataa(gnd),
	.datab(\multiplicador|CON0|state.S2~q ),
	.datac(\multiplicador|ACC0|Saidas [12]),
	.datad(output_register_A[11]),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~0 .lut_mask = 16'hF3C0;
defparam \multiplicador|ACC0|Saidas~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N3
dffeas \multiplicador|ACC0|Saidas[11] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [11]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[11] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~4 (
// Equation(s):
// \multiplicador|ACC0|Saidas~4_combout  = (\multiplicador|CON0|state.S2~q  & ((\multiplicador|ACC0|Saidas [11]))) # (!\multiplicador|CON0|state.S2~q  & (output_register_A[10]))

	.dataa(gnd),
	.datab(output_register_A[10]),
	.datac(\multiplicador|CON0|state.S2~q ),
	.datad(\multiplicador|ACC0|Saidas [11]),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~4 .lut_mask = 16'hFC0C;
defparam \multiplicador|ACC0|Saidas~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N13
dffeas \multiplicador|ACC0|Saidas[10] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [10]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[10] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~2 (
// Equation(s):
// \multiplicador|ACC0|Saidas~2_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [10])) # (!\multiplicador|CON0|state.S2~q  & ((output_register_A[9])))

	.dataa(\multiplicador|CON0|state.S2~q ),
	.datab(\multiplicador|ACC0|Saidas [10]),
	.datac(output_register_A[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~2 .lut_mask = 16'hD8D8;
defparam \multiplicador|ACC0|Saidas~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \multiplicador|ACC0|Saidas[9] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[9] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~3 (
// Equation(s):
// \multiplicador|ACC0|Saidas~3_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [9])) # (!\multiplicador|CON0|state.S2~q  & ((output_register_A[8])))

	.dataa(gnd),
	.datab(\multiplicador|ACC0|Saidas [9]),
	.datac(output_register_A[8]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~3_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~3 .lut_mask = 16'hCCF0;
defparam \multiplicador|ACC0|Saidas~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N15
dffeas \multiplicador|ACC0|Saidas[8] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[8] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~12 (
// Equation(s):
// \multiplicador|ACC0|Saidas~12_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [8])) # (!\multiplicador|CON0|state.S2~q  & ((output_register_A[7])))

	.dataa(\multiplicador|ACC0|Saidas [8]),
	.datab(gnd),
	.datac(\multiplicador|CON0|state.S2~q ),
	.datad(output_register_A[7]),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~12 .lut_mask = 16'hAFA0;
defparam \multiplicador|ACC0|Saidas~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \multiplicador|ACC0|Saidas[7] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[7] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneiv_lcell_comb \output_mult[7] (
// Equation(s):
// output_mult[7] = LCELL(\multiplicador|ACC0|Saidas [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [7]),
	.cin(gnd),
	.combout(output_mult[7]),
	.cout());
// synopsys translate_off
defparam \output_mult[7] .lut_mask = 16'hFF00;
defparam \output_mult[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneiv_lcell_comb \mux_Execute_2|out[7]~44 (
// Equation(s):
// \mux_Execute_2|out[7]~44_combout  = (\register_D_1|saida[22]~0_combout  & (\register_D_1|saida[22]~1_combout )) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & ((\alu_MIPS|Add0~28_combout ))) # 
// (!\register_D_1|saida[22]~1_combout  & (output_mult[7]))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(output_mult[7]),
	.datad(\alu_MIPS|Add0~28_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[7]~44 .lut_mask = 16'hDC98;
defparam \mux_Execute_2|out[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneiv_lcell_comb \mux_Execute_1|out[7]~5 (
// Equation(s):
// \mux_Execute_1|out[7]~5_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [7])) # (!output_register_ctrl_1[6] & ((output_register_B_1[7])))

	.dataa(\register_IMM|saida [7]),
	.datab(output_register_ctrl_1[6]),
	.datac(output_register_B_1[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_1|out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[7]~5 .lut_mask = 16'hB8B8;
defparam \mux_Execute_1|out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneiv_lcell_comb \mux_Execute_2|out[7]~45 (
// Equation(s):
// \mux_Execute_2|out[7]~45_combout  = (\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[7]~44_combout  & ((\mux_Execute_1|out[7]~5_combout ) # (output_register_A[7]))) # (!\mux_Execute_2|out[7]~44_combout  & (\mux_Execute_1|out[7]~5_combout  & 
// output_register_A[7])))) # (!\register_D_1|saida[22]~0_combout  & (\mux_Execute_2|out[7]~44_combout ))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\mux_Execute_2|out[7]~44_combout ),
	.datac(\mux_Execute_1|out[7]~5_combout ),
	.datad(output_register_A[7]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[7]~45 .lut_mask = 16'hECC4;
defparam \mux_Execute_2|out[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \register_D_1|saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[7]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[7] .is_wysiwyg = "true";
defparam \register_D_1|saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneiv_lcell_comb \output_register_D_1[7] (
// Equation(s):
// output_register_D_1[7] = LCELL(\register_D_1|saida [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [7]),
	.cin(gnd),
	.combout(output_register_D_1[7]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[7] .lut_mask = 16'hFF00;
defparam \output_register_D_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneiv_lcell_comb \output_datamemory[6] (
// Equation(s):
// output_datamemory[6] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a6 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(output_datamemory[6]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[6] .lut_mask = 16'hFF00;
defparam \output_datamemory[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneiv_lcell_comb \register_B_1|saida[6]~6 (
// Equation(s):
// \register_B_1|saida[6]~6_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[6]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [6]))

	.dataa(\register_CTRL_3|saida [0]),
	.datab(gnd),
	.datac(\register_D_2|saida [6]),
	.datad(output_datamemory[6]),
	.cin(gnd),
	.combout(\register_B_1|saida[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[6]~6 .lut_mask = 16'hFA50;
defparam \register_B_1|saida[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneiv_lcell_comb \register_B_1|saida[6]~feeder (
// Equation(s):
// \register_B_1|saida[6]~feeder_combout  = \register_B_1|saida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[6]~6_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[6]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~0 (
// Equation(s):
// \registerfile_MIPS|Mux57~0_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|s5 [6]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s4 [6]))))

	.dataa(\registerfile_MIPS|s4 [6]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s5 [6]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~0 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~1 (
// Equation(s):
// \registerfile_MIPS|Mux57~1_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux57~0_combout  & ((\registerfile_MIPS|s7 [6]))) # (!\registerfile_MIPS|Mux57~0_combout  & (\registerfile_MIPS|s6 [6])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux57~0_combout ))))

	.dataa(\registerfile_MIPS|s6 [6]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s7 [6]),
	.datad(\registerfile_MIPS|Mux57~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~7 (
// Equation(s):
// \registerfile_MIPS|Mux57~7_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|t5 [6]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t4 [6]))))

	.dataa(\registerfile_MIPS|t4 [6]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t5 [6]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~7 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~8 (
// Equation(s):
// \registerfile_MIPS|Mux57~8_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux57~7_combout  & ((\registerfile_MIPS|t7 [6]))) # (!\registerfile_MIPS|Mux57~7_combout  & (\registerfile_MIPS|t6 [6])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux57~7_combout ))))

	.dataa(\registerfile_MIPS|t6 [6]),
	.datab(\registerfile_MIPS|t7 [6]),
	.datac(\control_MIPS|output_control[13]~1_combout ),
	.datad(\registerfile_MIPS|Mux57~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~8 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~4 (
// Equation(s):
// \registerfile_MIPS|Mux57~4_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & 
// ((\registerfile_MIPS|s2 [6]))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s0 [6]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|s0 [6]),
	.datac(\registerfile_MIPS|s2 [6]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~4 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~5 (
// Equation(s):
// \registerfile_MIPS|Mux57~5_combout  = (\registerfile_MIPS|Mux57~4_combout  & (((\registerfile_MIPS|s3 [6])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux57~4_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|s1 [6])))

	.dataa(\registerfile_MIPS|Mux57~4_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s1 [6]),
	.datad(\registerfile_MIPS|s3 [6]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~2 (
// Equation(s):
// \registerfile_MIPS|Mux57~2_combout  = (\control_MIPS|output_control[12]~2_combout  & (\control_MIPS|output_control[13]~1_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t2 
// [6])) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t0 [6])))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t2 [6]),
	.datad(\registerfile_MIPS|t0 [6]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~3 (
// Equation(s):
// \registerfile_MIPS|Mux57~3_combout  = (\registerfile_MIPS|Mux57~2_combout  & (((\registerfile_MIPS|t3 [6])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux57~2_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|t1 [6])))

	.dataa(\registerfile_MIPS|Mux57~2_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [6]),
	.datad(\registerfile_MIPS|t3 [6]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~6 (
// Equation(s):
// \registerfile_MIPS|Mux57~6_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux57~3_combout ) # (\control_MIPS|output_control[14]~4_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|Mux57~5_combout  & ((!\control_MIPS|output_control[14]~4_combout ))))

	.dataa(\registerfile_MIPS|Mux57~5_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|Mux57~3_combout ),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~6 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~9 (
// Equation(s):
// \registerfile_MIPS|Mux57~9_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux57~6_combout  & ((\registerfile_MIPS|Mux57~8_combout ))) # (!\registerfile_MIPS|Mux57~6_combout  & (\registerfile_MIPS|Mux57~1_combout )))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux57~6_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux57~1_combout ),
	.datac(\registerfile_MIPS|Mux57~8_combout ),
	.datad(\registerfile_MIPS|Mux57~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~9 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N27
dffeas \register_B_1|saida[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[6]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux57~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[6] .is_wysiwyg = "true";
defparam \register_B_1|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneiv_lcell_comb \output_register_B_1[6] (
// Equation(s):
// output_register_B_1[6] = LCELL(\register_B_1|saida [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[6]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[6] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneiv_lcell_comb \mux_Execute_2|out[6]~41 (
// Equation(s):
// \mux_Execute_2|out[6]~41_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [6])) # (!output_register_ctrl_1[6] & ((output_register_B_1[6])))

	.dataa(output_register_ctrl_1[6]),
	.datab(\register_IMM|saida [6]),
	.datac(gnd),
	.datad(output_register_B_1[6]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[6]~41 .lut_mask = 16'hDD88;
defparam \mux_Execute_2|out[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneiv_lcell_comb \mux_Execute_2|out[6]~42 (
// Equation(s):
// \mux_Execute_2|out[6]~42_combout  = (\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[6]~41_combout  & ((\register_D_1|saida[22]~1_combout ) # (output_register_A[6]))) # (!\mux_Execute_2|out[6]~41_combout  & (\register_D_1|saida[22]~1_combout  & 
// output_register_A[6])))) # (!\register_D_1|saida[22]~0_combout  & (((!\register_D_1|saida[22]~1_combout ))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\mux_Execute_2|out[6]~41_combout ),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_register_A[6]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[6]~42 .lut_mask = 16'hAD85;
defparam \mux_Execute_2|out[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~11 (
// Equation(s):
// \multiplicador|ACC0|Saidas~11_combout  = (\multiplicador|CON0|state.S2~q  & ((\multiplicador|ACC0|Saidas [7]))) # (!\multiplicador|CON0|state.S2~q  & (output_register_A[6]))

	.dataa(gnd),
	.datab(output_register_A[6]),
	.datac(\multiplicador|CON0|state.S2~q ),
	.datad(\multiplicador|ACC0|Saidas [7]),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~11 .lut_mask = 16'hFC0C;
defparam \multiplicador|ACC0|Saidas~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N3
dffeas \multiplicador|ACC0|Saidas[6] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[6] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneiv_lcell_comb \output_mult[6] (
// Equation(s):
// output_mult[6] = LCELL(\multiplicador|ACC0|Saidas [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [6]),
	.cin(gnd),
	.combout(output_mult[6]),
	.cout());
// synopsys translate_off
defparam \output_mult[6] .lut_mask = 16'hFF00;
defparam \output_mult[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneiv_lcell_comb \mux_Execute_2|out[6]~43 (
// Equation(s):
// \mux_Execute_2|out[6]~43_combout  = (\register_D_1|saida[22]~0_combout  & (\mux_Execute_2|out[6]~42_combout )) # (!\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[6]~42_combout  & (output_mult[6])) # (!\mux_Execute_2|out[6]~42_combout  & 
// ((\alu_MIPS|Add0~26_combout )))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\mux_Execute_2|out[6]~42_combout ),
	.datac(output_mult[6]),
	.datad(\alu_MIPS|Add0~26_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[6]~43 .lut_mask = 16'hD9C8;
defparam \mux_Execute_2|out[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \register_D_1|saida[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[6]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[6] .is_wysiwyg = "true";
defparam \register_D_1|saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneiv_lcell_comb \output_register_D_1[6] (
// Equation(s):
// output_register_D_1[6] = LCELL(\register_D_1|saida [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [6]),
	.cin(gnd),
	.combout(output_register_D_1[6]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[6] .lut_mask = 16'hFF00;
defparam \output_register_D_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneiv_lcell_comb \output_datamemory[5] (
// Equation(s):
// output_datamemory[5] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(output_datamemory[5]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[5] .lut_mask = 16'hFF00;
defparam \output_datamemory[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneiv_lcell_comb \register_B_1|saida[5]~5 (
// Equation(s):
// \register_B_1|saida[5]~5_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[5]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [5]))

	.dataa(\register_D_2|saida [5]),
	.datab(\register_CTRL_3|saida [0]),
	.datac(gnd),
	.datad(output_datamemory[5]),
	.cin(gnd),
	.combout(\register_B_1|saida[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[5]~5 .lut_mask = 16'hEE22;
defparam \register_B_1|saida[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~2 (
// Equation(s):
// \registerfile_MIPS|Mux58~2_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s5 [5]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s1 [5] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|s1 [5]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s5 [5]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~3 (
// Equation(s):
// \registerfile_MIPS|Mux58~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux58~2_combout  & (\registerfile_MIPS|t5 [5])) # (!\registerfile_MIPS|Mux58~2_combout  & ((\registerfile_MIPS|t1 [5]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux58~2_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|t5 [5]),
	.datac(\registerfile_MIPS|t1 [5]),
	.datad(\registerfile_MIPS|Mux58~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~4 (
// Equation(s):
// \registerfile_MIPS|Mux58~4_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t0 [5])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s0 [5]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t0 [5]),
	.datad(\registerfile_MIPS|s0 [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~5 (
// Equation(s):
// \registerfile_MIPS|Mux58~5_combout  = (\registerfile_MIPS|Mux58~4_combout  & ((\registerfile_MIPS|t4 [5]) # ((!\control_MIPS|output_control[14]~4_combout )))) # (!\registerfile_MIPS|Mux58~4_combout  & (((\registerfile_MIPS|s4 [5] & 
// \control_MIPS|output_control[14]~4_combout ))))

	.dataa(\registerfile_MIPS|t4 [5]),
	.datab(\registerfile_MIPS|Mux58~4_combout ),
	.datac(\registerfile_MIPS|s4 [5]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~5 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~6 (
// Equation(s):
// \registerfile_MIPS|Mux58~6_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|Mux58~3_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux58~5_combout )))))

	.dataa(\registerfile_MIPS|Mux58~3_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux58~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~6 .lut_mask = 16'hE3E0;
defparam \registerfile_MIPS|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~0 (
// Equation(s):
// \registerfile_MIPS|Mux58~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t2 [5])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [5]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t2 [5]),
	.datad(\registerfile_MIPS|s2 [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~1 (
// Equation(s):
// \registerfile_MIPS|Mux58~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux58~0_combout  & (\registerfile_MIPS|t6 [5])) # (!\registerfile_MIPS|Mux58~0_combout  & ((\registerfile_MIPS|s6 [5]))))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux58~0_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux58~0_combout ),
	.datac(\registerfile_MIPS|t6 [5]),
	.datad(\registerfile_MIPS|s6 [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~7 (
// Equation(s):
// \registerfile_MIPS|Mux58~7_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\control_MIPS|output_control[14]~4_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & 
// ((\registerfile_MIPS|s7 [5]))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s3 [5]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|s3 [5]),
	.datac(\registerfile_MIPS|s7 [5]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~7 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~8 (
// Equation(s):
// \registerfile_MIPS|Mux58~8_combout  = (\registerfile_MIPS|Mux58~7_combout  & (((\registerfile_MIPS|t7 [5])) # (!\control_MIPS|output_control[15]~3_combout ))) # (!\registerfile_MIPS|Mux58~7_combout  & (\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t3 [5]))))

	.dataa(\registerfile_MIPS|Mux58~7_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t7 [5]),
	.datad(\registerfile_MIPS|t3 [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~8 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~9 (
// Equation(s):
// \registerfile_MIPS|Mux58~9_combout  = (\registerfile_MIPS|Mux58~6_combout  & (((\registerfile_MIPS|Mux58~8_combout )) # (!\control_MIPS|output_control[13]~1_combout ))) # (!\registerfile_MIPS|Mux58~6_combout  & (\control_MIPS|output_control[13]~1_combout  
// & (\registerfile_MIPS|Mux58~1_combout )))

	.dataa(\registerfile_MIPS|Mux58~6_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux58~1_combout ),
	.datad(\registerfile_MIPS|Mux58~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~9 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \register_B_1|saida[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[5]~5_combout ),
	.asdata(\registerfile_MIPS|Mux58~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[5] .is_wysiwyg = "true";
defparam \register_B_1|saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneiv_lcell_comb \output_register_B_1[5] (
// Equation(s):
// output_register_B_1[5] = LCELL(\register_B_1|saida [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [5]),
	.cin(gnd),
	.combout(output_register_B_1[5]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[5] .lut_mask = 16'hFF00;
defparam \output_register_B_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneiv_lcell_comb \mux_Execute_1|out[5]~4 (
// Equation(s):
// \mux_Execute_1|out[5]~4_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [5])) # (!output_register_ctrl_1[6] & ((output_register_B_1[5])))

	.dataa(gnd),
	.datab(\register_IMM|saida [5]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[5]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[5]~4 .lut_mask = 16'hCFC0;
defparam \mux_Execute_1|out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~10 (
// Equation(s):
// \multiplicador|ACC0|Saidas~10_combout  = (\multiplicador|CON0|state.S2~q  & ((\multiplicador|ACC0|Saidas [6]))) # (!\multiplicador|CON0|state.S2~q  & (output_register_A[5]))

	.dataa(gnd),
	.datab(output_register_A[5]),
	.datac(\multiplicador|ACC0|Saidas [6]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~10 .lut_mask = 16'hF0CC;
defparam \multiplicador|ACC0|Saidas~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N11
dffeas \multiplicador|ACC0|Saidas[5] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[5] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneiv_lcell_comb \output_mult[5] (
// Equation(s):
// output_mult[5] = LCELL(\multiplicador|ACC0|Saidas [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [5]),
	.cin(gnd),
	.combout(output_mult[5]),
	.cout());
// synopsys translate_off
defparam \output_mult[5] .lut_mask = 16'hFF00;
defparam \output_mult[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneiv_lcell_comb \mux_Execute_2|out[5]~39 (
// Equation(s):
// \mux_Execute_2|out[5]~39_combout  = (\register_D_1|saida[22]~0_combout  & (\register_D_1|saida[22]~1_combout )) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~24_combout )) # 
// (!\register_D_1|saida[22]~1_combout  & ((output_mult[5])))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(\alu_MIPS|Add0~24_combout ),
	.datad(output_mult[5]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[5]~39 .lut_mask = 16'hD9C8;
defparam \mux_Execute_2|out[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneiv_lcell_comb \mux_Execute_2|out[5]~40 (
// Equation(s):
// \mux_Execute_2|out[5]~40_combout  = (\mux_Execute_1|out[5]~4_combout  & ((\mux_Execute_2|out[5]~39_combout ) # ((\register_D_1|saida[22]~0_combout  & output_register_A[5])))) # (!\mux_Execute_1|out[5]~4_combout  & (\mux_Execute_2|out[5]~39_combout  & 
// ((output_register_A[5]) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(\mux_Execute_1|out[5]~4_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(\mux_Execute_2|out[5]~39_combout ),
	.datad(output_register_A[5]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[5]~40 .lut_mask = 16'hF8B0;
defparam \mux_Execute_2|out[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \register_D_1|saida[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[5]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[5] .is_wysiwyg = "true";
defparam \register_D_1|saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneiv_lcell_comb \output_register_D_1[5] (
// Equation(s):
// output_register_D_1[5] = LCELL(\register_D_1|saida [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [5]),
	.cin(gnd),
	.combout(output_register_D_1[5]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[5] .lut_mask = 16'hFF00;
defparam \output_register_D_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneiv_lcell_comb \output_datamemory[4] (
// Equation(s):
// output_datamemory[4] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a4 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[4]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[4] .lut_mask = 16'hF0F0;
defparam \output_datamemory[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N21
dffeas \register_D_2|saida[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[4] .is_wysiwyg = "true";
defparam \register_D_2|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cycloneiv_lcell_comb \register_B_1|saida[4]~4 (
// Equation(s):
// \register_B_1|saida[4]~4_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[4])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [4])))

	.dataa(\register_CTRL_3|saida [0]),
	.datab(output_datamemory[4]),
	.datac(gnd),
	.datad(\register_D_2|saida [4]),
	.cin(gnd),
	.combout(\register_B_1|saida[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[4]~4 .lut_mask = 16'hDD88;
defparam \register_B_1|saida[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~4 (
// Equation(s):
// \registerfile_MIPS|Mux27~4_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout ) # ((\registerfile_MIPS|s1 [4])))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|s0 [4])))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s0 [4]),
	.datad(\registerfile_MIPS|s1 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~5 (
// Equation(s):
// \registerfile_MIPS|Mux27~5_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux27~4_combout  & (\registerfile_MIPS|s3 [4])) # (!\registerfile_MIPS|Mux27~4_combout  & ((\registerfile_MIPS|s2 [4]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux27~4_combout ))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|Mux27~4_combout ),
	.datac(\registerfile_MIPS|s3 [4]),
	.datad(\registerfile_MIPS|s2 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~2 (
// Equation(s):
// \registerfile_MIPS|Mux27~2_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s6 [4])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [4])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [4]),
	.datad(\registerfile_MIPS|s6 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~3 (
// Equation(s):
// \registerfile_MIPS|Mux27~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux27~2_combout  & ((\registerfile_MIPS|s7 [4]))) # (!\registerfile_MIPS|Mux27~2_combout  & (\registerfile_MIPS|s5 [4])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux27~2_combout ))))

	.dataa(\registerfile_MIPS|s5 [4]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s7 [4]),
	.datad(\registerfile_MIPS|Mux27~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~6 (
// Equation(s):
// \registerfile_MIPS|Mux27~6_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|Mux27~3_combout ))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|Mux27~5_combout ))))

	.dataa(\registerfile_MIPS|Mux27~5_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux27~3_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~6 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~0 (
// Equation(s):
// \registerfile_MIPS|Mux27~0_combout  = (\control_MIPS|output_control[18]~10_combout  & (((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|t1 [4])) # (!\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t0 [4])))))

	.dataa(\registerfile_MIPS|t1 [4]),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t0 [4]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~0 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~1 (
// Equation(s):
// \registerfile_MIPS|Mux27~1_combout  = (\registerfile_MIPS|Mux27~0_combout  & ((\registerfile_MIPS|t3 [4]) # ((!\control_MIPS|output_control[18]~10_combout )))) # (!\registerfile_MIPS|Mux27~0_combout  & (((\registerfile_MIPS|t2 [4] & 
// \control_MIPS|output_control[18]~10_combout ))))

	.dataa(\registerfile_MIPS|t3 [4]),
	.datab(\registerfile_MIPS|Mux27~0_combout ),
	.datac(\registerfile_MIPS|t2 [4]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~1 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~7 (
// Equation(s):
// \registerfile_MIPS|Mux27~7_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t6 
// [4]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t4 [4]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t4 [4]),
	.datad(\registerfile_MIPS|t6 [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~8 (
// Equation(s):
// \registerfile_MIPS|Mux27~8_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux27~7_combout  & (\registerfile_MIPS|t7 [4])) # (!\registerfile_MIPS|Mux27~7_combout  & ((\registerfile_MIPS|t5 [4]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux27~7_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t7 [4]),
	.datac(\registerfile_MIPS|t5 [4]),
	.datad(\registerfile_MIPS|Mux27~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~9 (
// Equation(s):
// \registerfile_MIPS|Mux27~9_combout  = (\registerfile_MIPS|Mux27~6_combout  & (((\registerfile_MIPS|Mux27~8_combout )) # (!\control_MIPS|output_control[20]~8_combout ))) # (!\registerfile_MIPS|Mux27~6_combout  & (\control_MIPS|output_control[20]~8_combout  
// & (\registerfile_MIPS|Mux27~1_combout )))

	.dataa(\registerfile_MIPS|Mux27~6_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux27~1_combout ),
	.datad(\registerfile_MIPS|Mux27~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~9 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~10 (
// Equation(s):
// \registerfile_MIPS|Mux27~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[4]~4_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux27~9_combout )))

	.dataa(\register_B_1|saida[4]~4_combout ),
	.datab(gnd),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(\registerfile_MIPS|Mux27~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~10 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N9
dffeas \register_A|saida[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux27~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[4] .is_wysiwyg = "true";
defparam \register_A|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneiv_lcell_comb \output_register_A[4] (
// Equation(s):
// output_register_A[4] = LCELL(\register_A|saida [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|saida [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[4]),
	.cout());
// synopsys translate_off
defparam \output_register_A[4] .lut_mask = 16'hF0F0;
defparam \output_register_A[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneiv_lcell_comb \mux_Execute_2|out[4]~36 (
// Equation(s):
// \mux_Execute_2|out[4]~36_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [4])) # (!output_register_ctrl_1[6] & ((output_register_B_1[4])))

	.dataa(gnd),
	.datab(\register_IMM|saida [4]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[4]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[4]~36 .lut_mask = 16'hCFC0;
defparam \mux_Execute_2|out[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cycloneiv_lcell_comb \mux_Execute_2|out[4]~37 (
// Equation(s):
// \mux_Execute_2|out[4]~37_combout  = (output_register_A[4] & ((\register_D_1|saida[22]~1_combout ) # ((\register_D_1|saida[22]~0_combout  & \mux_Execute_2|out[4]~36_combout )))) # (!output_register_A[4] & (\register_D_1|saida[22]~1_combout  & 
// ((\mux_Execute_2|out[4]~36_combout ) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(output_register_A[4]),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(\mux_Execute_2|out[4]~36_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[4]~37 .lut_mask = 16'hEC8C;
defparam \mux_Execute_2|out[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~9 (
// Equation(s):
// \multiplicador|ACC0|Saidas~9_combout  = (\multiplicador|CON0|state.S2~q  & ((\multiplicador|ACC0|Saidas [5]))) # (!\multiplicador|CON0|state.S2~q  & (output_register_A[4]))

	.dataa(output_register_A[4]),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [5]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~9 .lut_mask = 16'hF0AA;
defparam \multiplicador|ACC0|Saidas~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N5
dffeas \multiplicador|ACC0|Saidas[4] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[4] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneiv_lcell_comb \output_mult[4] (
// Equation(s):
// output_mult[4] = LCELL(\multiplicador|ACC0|Saidas [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[4]),
	.cout());
// synopsys translate_off
defparam \output_mult[4] .lut_mask = 16'hF0F0;
defparam \output_mult[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneiv_lcell_comb \mux_Execute_2|out[4]~38 (
// Equation(s):
// \mux_Execute_2|out[4]~38_combout  = (\mux_Execute_2|out[4]~37_combout  & ((\register_D_1|saida[22]~0_combout ) # ((\alu_MIPS|Add0~22_combout )))) # (!\mux_Execute_2|out[4]~37_combout  & (!\register_D_1|saida[22]~0_combout  & (output_mult[4])))

	.dataa(\mux_Execute_2|out[4]~37_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(output_mult[4]),
	.datad(\alu_MIPS|Add0~22_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[4]~38 .lut_mask = 16'hBA98;
defparam \mux_Execute_2|out[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N23
dffeas \register_D_1|saida[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[4]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[4] .is_wysiwyg = "true";
defparam \register_D_1|saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneiv_lcell_comb \output_register_D_1[4] (
// Equation(s):
// output_register_D_1[4] = LCELL(\register_D_1|saida [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|saida [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[4]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[4] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneiv_lcell_comb \output_datamemory[3] (
// Equation(s):
// output_datamemory[3] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a3 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[3]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[3] .lut_mask = 16'hF0F0;
defparam \output_datamemory[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N15
dffeas \register_D_2|saida[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[3] .is_wysiwyg = "true";
defparam \register_D_2|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneiv_lcell_comb \register_B_1|saida[3]~3 (
// Equation(s):
// \register_B_1|saida[3]~3_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[3])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [3])))

	.dataa(\register_CTRL_3|saida [0]),
	.datab(output_datamemory[3]),
	.datac(\register_D_2|saida [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_1|saida[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[3]~3 .lut_mask = 16'hD8D8;
defparam \register_B_1|saida[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneiv_lcell_comb \register_B_1|saida[3]~feeder (
// Equation(s):
// \register_B_1|saida[3]~feeder_combout  = \register_B_1|saida[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[3]~3_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[3]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~4 (
// Equation(s):
// \registerfile_MIPS|Mux60~4_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s4 
// [3])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s0 [3])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s4 [3]),
	.datad(\registerfile_MIPS|s0 [3]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~5 (
// Equation(s):
// \registerfile_MIPS|Mux60~5_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux60~4_combout  & (\registerfile_MIPS|t4 [3])) # (!\registerfile_MIPS|Mux60~4_combout  & ((\registerfile_MIPS|t0 [3]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux60~4_combout ))))

	.dataa(\registerfile_MIPS|t4 [3]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t0 [3]),
	.datad(\registerfile_MIPS|Mux60~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~5 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~2 (
// Equation(s):
// \registerfile_MIPS|Mux60~2_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s6 
// [3])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [3])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s6 [3]),
	.datad(\registerfile_MIPS|s2 [3]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~3 (
// Equation(s):
// \registerfile_MIPS|Mux60~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux60~2_combout  & (\registerfile_MIPS|t6 [3])) # (!\registerfile_MIPS|Mux60~2_combout  & ((\registerfile_MIPS|t2 [3]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux60~2_combout ))))

	.dataa(\registerfile_MIPS|t6 [3]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t2 [3]),
	.datad(\registerfile_MIPS|Mux60~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~6 (
// Equation(s):
// \registerfile_MIPS|Mux60~6_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout ) # (\registerfile_MIPS|Mux60~3_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & 
// (\registerfile_MIPS|Mux60~5_combout  & (!\control_MIPS|output_control[12]~2_combout )))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|Mux60~5_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux60~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~6 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~7 (
// Equation(s):
// \registerfile_MIPS|Mux60~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (\control_MIPS|output_control[15]~3_combout )) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|t3 
// [3])) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s3 [3])))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t3 [3]),
	.datad(\registerfile_MIPS|s3 [3]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~8 (
// Equation(s):
// \registerfile_MIPS|Mux60~8_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux60~7_combout  & ((\registerfile_MIPS|t7 [3]))) # (!\registerfile_MIPS|Mux60~7_combout  & (\registerfile_MIPS|s7 [3])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux60~7_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux60~7_combout ),
	.datac(\registerfile_MIPS|s7 [3]),
	.datad(\registerfile_MIPS|t7 [3]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~0 (
// Equation(s):
// \registerfile_MIPS|Mux60~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t1 [3])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s1 [3]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t1 [3]),
	.datad(\registerfile_MIPS|s1 [3]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~1 (
// Equation(s):
// \registerfile_MIPS|Mux60~1_combout  = (\registerfile_MIPS|Mux60~0_combout  & (((\registerfile_MIPS|t5 [3])) # (!\control_MIPS|output_control[14]~4_combout ))) # (!\registerfile_MIPS|Mux60~0_combout  & (\control_MIPS|output_control[14]~4_combout  & 
// ((\registerfile_MIPS|s5 [3]))))

	.dataa(\registerfile_MIPS|Mux60~0_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t5 [3]),
	.datad(\registerfile_MIPS|s5 [3]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~9 (
// Equation(s):
// \registerfile_MIPS|Mux60~9_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux60~6_combout  & (\registerfile_MIPS|Mux60~8_combout )) # (!\registerfile_MIPS|Mux60~6_combout  & ((\registerfile_MIPS|Mux60~1_combout ))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|Mux60~6_combout ))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|Mux60~6_combout ),
	.datac(\registerfile_MIPS|Mux60~8_combout ),
	.datad(\registerfile_MIPS|Mux60~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~9 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N11
dffeas \register_B_1|saida[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[3]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux60~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[3] .is_wysiwyg = "true";
defparam \register_B_1|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneiv_lcell_comb \output_register_B_1[3] (
// Equation(s):
// output_register_B_1[3] = LCELL(\register_B_1|saida [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [3]),
	.cin(gnd),
	.combout(output_register_B_1[3]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[3] .lut_mask = 16'hFF00;
defparam \output_register_B_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~8 (
// Equation(s):
// \alu_MIPS|Add0~8_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [3])) # (!output_register_ctrl_1[6] & ((output_register_B_1[3])))))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_ctrl_1[3]),
	.datac(\register_IMM|saida [3]),
	.datad(output_register_B_1[3]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~8 .lut_mask = 16'h396C;
defparam \alu_MIPS|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~8 (
// Equation(s):
// \multiplicador|ACC0|Saidas~8_combout  = (\multiplicador|CON0|state.S2~q  & ((\multiplicador|ACC0|Saidas [4]))) # (!\multiplicador|CON0|state.S2~q  & (output_register_A[3]))

	.dataa(gnd),
	.datab(output_register_A[3]),
	.datac(\multiplicador|ACC0|Saidas [4]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~8 .lut_mask = 16'hF0CC;
defparam \multiplicador|ACC0|Saidas~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N19
dffeas \multiplicador|ACC0|Saidas[3] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[3] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneiv_lcell_comb \output_mult[3] (
// Equation(s):
// output_mult[3] = LCELL(\multiplicador|ACC0|Saidas [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [3]),
	.cin(gnd),
	.combout(output_mult[3]),
	.cout());
// synopsys translate_off
defparam \output_mult[3] .lut_mask = 16'hFF00;
defparam \output_mult[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneiv_lcell_comb \mux_Execute_2|out[3]~34 (
// Equation(s):
// \mux_Execute_2|out[3]~34_combout  = (\register_D_1|saida[22]~0_combout  & (((\register_D_1|saida[22]~1_combout )))) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~20_combout )) # 
// (!\register_D_1|saida[22]~1_combout  & ((output_mult[3])))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\alu_MIPS|Add0~20_combout ),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_mult[3]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[3]~34 .lut_mask = 16'hE5E0;
defparam \mux_Execute_2|out[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneiv_lcell_comb \mux_Execute_1|out[3]~3 (
// Equation(s):
// \mux_Execute_1|out[3]~3_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [3])) # (!output_register_ctrl_1[6] & ((output_register_B_1[3])))

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(\register_IMM|saida [3]),
	.datad(output_register_B_1[3]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[3]~3 .lut_mask = 16'hF5A0;
defparam \mux_Execute_1|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneiv_lcell_comb \mux_Execute_2|out[3]~35 (
// Equation(s):
// \mux_Execute_2|out[3]~35_combout  = (\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[3]~34_combout  & ((\mux_Execute_1|out[3]~3_combout ) # (output_register_A[3]))) # (!\mux_Execute_2|out[3]~34_combout  & (\mux_Execute_1|out[3]~3_combout  & 
// output_register_A[3])))) # (!\register_D_1|saida[22]~0_combout  & (\mux_Execute_2|out[3]~34_combout ))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\mux_Execute_2|out[3]~34_combout ),
	.datac(\mux_Execute_1|out[3]~3_combout ),
	.datad(output_register_A[3]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[3]~35 .lut_mask = 16'hECC4;
defparam \mux_Execute_2|out[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N9
dffeas \register_D_1|saida[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[3]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[3] .is_wysiwyg = "true";
defparam \register_D_1|saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneiv_lcell_comb \output_register_D_1[3] (
// Equation(s):
// output_register_D_1[3] = LCELL(\register_D_1|saida [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|saida [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[3]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[3] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneiv_lcell_comb \output_datamemory[0] (
// Equation(s):
// output_datamemory[0] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[0]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[0] .lut_mask = 16'hF0F0;
defparam \output_datamemory[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cycloneiv_lcell_comb \register_B_1|saida[0]~0 (
// Equation(s):
// \register_B_1|saida[0]~0_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[0]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [0]))

	.dataa(\register_D_2|saida [0]),
	.datab(gnd),
	.datac(\register_CTRL_3|saida [0]),
	.datad(output_datamemory[0]),
	.cin(gnd),
	.combout(\register_B_1|saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[0]~0 .lut_mask = 16'hFA0A;
defparam \register_B_1|saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneiv_lcell_comb \register_B_1|saida[0]~feeder (
// Equation(s):
// \register_B_1|saida[0]~feeder_combout  = \register_B_1|saida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[0]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cycloneiv_lcell_comb \registerfile_MIPS|s0~0 (
// Equation(s):
// \registerfile_MIPS|s0~0_combout  = (!\reset~input_o  & \register_B_1|saida[0]~0_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\register_B_1|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~0 .lut_mask = 16'h3300;
defparam \registerfile_MIPS|s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \registerfile_MIPS|t5[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N15
dffeas \registerfile_MIPS|t7[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \registerfile_MIPS|t6[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \registerfile_MIPS|t4[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~7 (
// Equation(s):
// \registerfile_MIPS|Mux63~7_combout  = (\control_MIPS|output_control[12]~2_combout  & (\control_MIPS|output_control[13]~1_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t6 
// [0])) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t4 [0])))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t6 [0]),
	.datad(\registerfile_MIPS|t4 [0]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~8 (
// Equation(s):
// \registerfile_MIPS|Mux63~8_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux63~7_combout  & ((\registerfile_MIPS|t7 [0]))) # (!\registerfile_MIPS|Mux63~7_combout  & (\registerfile_MIPS|t5 [0])))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux63~7_combout ))))

	.dataa(\registerfile_MIPS|t5 [0]),
	.datab(\registerfile_MIPS|t7 [0]),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux63~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~8 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \registerfile_MIPS|t2[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \registerfile_MIPS|t0[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \registerfile_MIPS|t1[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~0 (
// Equation(s):
// \registerfile_MIPS|Mux63~0_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|t1 [0]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t0 [0] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|t0 [0]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [0]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~0 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \registerfile_MIPS|t3[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~1 (
// Equation(s):
// \registerfile_MIPS|Mux63~1_combout  = (\registerfile_MIPS|Mux63~0_combout  & (((\registerfile_MIPS|t3 [0]) # (!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux63~0_combout  & (\registerfile_MIPS|t2 [0] & 
// ((\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|t2 [0]),
	.datab(\registerfile_MIPS|Mux63~0_combout ),
	.datac(\registerfile_MIPS|t3 [0]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~1 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \registerfile_MIPS|s7[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \registerfile_MIPS|s5[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \registerfile_MIPS|s4[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \registerfile_MIPS|s6[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~2 (
// Equation(s):
// \registerfile_MIPS|Mux63~2_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s6 [0]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s4 [0] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\registerfile_MIPS|s4 [0]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s6 [0]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~3 (
// Equation(s):
// \registerfile_MIPS|Mux63~3_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux63~2_combout  & (\registerfile_MIPS|s7 [0])) # (!\registerfile_MIPS|Mux63~2_combout  & ((\registerfile_MIPS|s5 [0]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux63~2_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|s7 [0]),
	.datac(\registerfile_MIPS|s5 [0]),
	.datad(\registerfile_MIPS|Mux63~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \registerfile_MIPS|s3[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \registerfile_MIPS|s1[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \registerfile_MIPS|s0[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~4 (
// Equation(s):
// \registerfile_MIPS|Mux63~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (\control_MIPS|output_control[12]~2_combout )) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s1 
// [0])) # (!\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|s0 [0])))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s1 [0]),
	.datad(\registerfile_MIPS|s0 [0]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \registerfile_MIPS|s2[0] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~5 (
// Equation(s):
// \registerfile_MIPS|Mux63~5_combout  = (\registerfile_MIPS|Mux63~4_combout  & ((\registerfile_MIPS|s3 [0]) # ((!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux63~4_combout  & (((\registerfile_MIPS|s2 [0] & 
// \control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|s3 [0]),
	.datab(\registerfile_MIPS|Mux63~4_combout ),
	.datac(\registerfile_MIPS|s2 [0]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~5 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~6 (
// Equation(s):
// \registerfile_MIPS|Mux63~6_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux63~3_combout ) # ((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (((\registerfile_MIPS|Mux63~5_combout  & !\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|Mux63~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|Mux63~5_combout ),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~6 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~9 (
// Equation(s):
// \registerfile_MIPS|Mux63~9_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux63~6_combout  & (\registerfile_MIPS|Mux63~8_combout )) # (!\registerfile_MIPS|Mux63~6_combout  & ((\registerfile_MIPS|Mux63~1_combout ))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux63~6_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|Mux63~8_combout ),
	.datac(\registerfile_MIPS|Mux63~1_combout ),
	.datad(\registerfile_MIPS|Mux63~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~9 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N3
dffeas \register_B_1|saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[0]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux63~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[0] .is_wysiwyg = "true";
defparam \register_B_1|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneiv_lcell_comb \output_register_B_1[0] (
// Equation(s):
// output_register_B_1[0] = LCELL(\register_B_1|saida [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [0]),
	.cin(gnd),
	.combout(output_register_B_1[0]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[0] .lut_mask = 16'hFF00;
defparam \output_register_B_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N11
dffeas \register_IMM|saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|saida[0] .is_wysiwyg = "true";
defparam \register_IMM|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~11 (
// Equation(s):
// \alu_MIPS|Add0~11_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & ((\register_IMM|saida [0]))) # (!output_register_ctrl_1[6] & (output_register_B_1[0]))))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_B_1[0]),
	.datac(output_register_ctrl_1[3]),
	.datad(\register_IMM|saida [0]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~11 .lut_mask = 16'h1EB4;
defparam \alu_MIPS|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~7 (
// Equation(s):
// \registerfile_MIPS|Mux31~7_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t6 
// [0]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t4 [0]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t4 [0]),
	.datad(\registerfile_MIPS|t6 [0]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~8 (
// Equation(s):
// \registerfile_MIPS|Mux31~8_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux31~7_combout  & (\registerfile_MIPS|t7 [0])) # (!\registerfile_MIPS|Mux31~7_combout  & ((\registerfile_MIPS|t5 [0]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux31~7_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t7 [0]),
	.datac(\registerfile_MIPS|t5 [0]),
	.datad(\registerfile_MIPS|Mux31~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~4 (
// Equation(s):
// \registerfile_MIPS|Mux31~4_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s1 
// [0]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s0 [0]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s0 [0]),
	.datad(\registerfile_MIPS|s1 [0]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~5 (
// Equation(s):
// \registerfile_MIPS|Mux31~5_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux31~4_combout  & ((\registerfile_MIPS|s3 [0]))) # (!\registerfile_MIPS|Mux31~4_combout  & (\registerfile_MIPS|s2 [0])))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux31~4_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|s2 [0]),
	.datac(\registerfile_MIPS|s3 [0]),
	.datad(\registerfile_MIPS|Mux31~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~5 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~2 (
// Equation(s):
// \registerfile_MIPS|Mux31~2_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s6 [0])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [0])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [0]),
	.datad(\registerfile_MIPS|s6 [0]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~3 (
// Equation(s):
// \registerfile_MIPS|Mux31~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux31~2_combout  & ((\registerfile_MIPS|s7 [0]))) # (!\registerfile_MIPS|Mux31~2_combout  & (\registerfile_MIPS|s5 [0])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux31~2_combout ))))

	.dataa(\registerfile_MIPS|s5 [0]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s7 [0]),
	.datad(\registerfile_MIPS|Mux31~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~6 (
// Equation(s):
// \registerfile_MIPS|Mux31~6_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|Mux31~3_combout ))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|Mux31~5_combout ))))

	.dataa(\registerfile_MIPS|Mux31~5_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\control_MIPS|output_control[19]~7_combout ),
	.datad(\registerfile_MIPS|Mux31~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~6 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~0 (
// Equation(s):
// \registerfile_MIPS|Mux31~0_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t1 [0]) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|t0 [0] & 
// !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t1 [0]),
	.datac(\registerfile_MIPS|t0 [0]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~0 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~1 (
// Equation(s):
// \registerfile_MIPS|Mux31~1_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux31~0_combout  & ((\registerfile_MIPS|t3 [0]))) # (!\registerfile_MIPS|Mux31~0_combout  & (\registerfile_MIPS|t2 [0])))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux31~0_combout ))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|Mux31~0_combout ),
	.datac(\registerfile_MIPS|t2 [0]),
	.datad(\registerfile_MIPS|t3 [0]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~1 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~9 (
// Equation(s):
// \registerfile_MIPS|Mux31~9_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux31~6_combout  & (\registerfile_MIPS|Mux31~8_combout )) # (!\registerfile_MIPS|Mux31~6_combout  & ((\registerfile_MIPS|Mux31~1_combout ))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux31~6_combout ))))

	.dataa(\registerfile_MIPS|Mux31~8_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux31~6_combout ),
	.datad(\registerfile_MIPS|Mux31~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~9 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~10 (
// Equation(s):
// \registerfile_MIPS|Mux31~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[0]~0_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux31~9_combout ))

	.dataa(gnd),
	.datab(\control_MIPS|output_control[21]~11_combout ),
	.datac(\registerfile_MIPS|Mux31~9_combout ),
	.datad(\register_B_1|saida[0]~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~10 .lut_mask = 16'hFC30;
defparam \registerfile_MIPS|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N19
dffeas \register_A|saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux31~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[0] .is_wysiwyg = "true";
defparam \register_A|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cycloneiv_lcell_comb \output_register_A[0] (
// Equation(s):
// output_register_A[0] = LCELL(\register_A|saida [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [0]),
	.cin(gnd),
	.combout(output_register_A[0]),
	.cout());
// synopsys translate_off
defparam \output_register_A[0] .lut_mask = 16'hFF00;
defparam \output_register_A[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~13 (
// Equation(s):
// \alu_MIPS|Add0~13_cout  = CARRY(output_register_ctrl_1[3])

	.dataa(output_register_ctrl_1[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_MIPS|Add0~13_cout ));
// synopsys translate_off
defparam \alu_MIPS|Add0~13 .lut_mask = 16'h00AA;
defparam \alu_MIPS|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneiv_lcell_comb \alu_MIPS|Add0~14 (
// Equation(s):
// \alu_MIPS|Add0~14_combout  = (\alu_MIPS|Add0~11_combout  & ((output_register_A[0] & (\alu_MIPS|Add0~13_cout  & VCC)) # (!output_register_A[0] & (!\alu_MIPS|Add0~13_cout )))) # (!\alu_MIPS|Add0~11_combout  & ((output_register_A[0] & 
// (!\alu_MIPS|Add0~13_cout )) # (!output_register_A[0] & ((\alu_MIPS|Add0~13_cout ) # (GND)))))
// \alu_MIPS|Add0~15  = CARRY((\alu_MIPS|Add0~11_combout  & (!output_register_A[0] & !\alu_MIPS|Add0~13_cout )) # (!\alu_MIPS|Add0~11_combout  & ((!\alu_MIPS|Add0~13_cout ) # (!output_register_A[0]))))

	.dataa(\alu_MIPS|Add0~11_combout ),
	.datab(output_register_A[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~13_cout ),
	.combout(\alu_MIPS|Add0~14_combout ),
	.cout(\alu_MIPS|Add0~15 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~14 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~16 (
// Equation(s):
// \alu_MIPS|Add0~16_combout  = ((\alu_MIPS|Add0~10_combout  $ (output_register_A[1] $ (!\alu_MIPS|Add0~15 )))) # (GND)
// \alu_MIPS|Add0~17  = CARRY((\alu_MIPS|Add0~10_combout  & ((output_register_A[1]) # (!\alu_MIPS|Add0~15 ))) # (!\alu_MIPS|Add0~10_combout  & (output_register_A[1] & !\alu_MIPS|Add0~15 )))

	.dataa(\alu_MIPS|Add0~10_combout ),
	.datab(output_register_A[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~15 ),
	.combout(\alu_MIPS|Add0~16_combout ),
	.cout(\alu_MIPS|Add0~17 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~16 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneiv_lcell_comb \mux_Execute_2|out[1]~29 (
// Equation(s):
// \mux_Execute_2|out[1]~29_combout  = (\register_D_1|saida[22]~0_combout  & (((\register_D_1|saida[22]~1_combout )))) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & ((\alu_MIPS|Add0~16_combout ))) # 
// (!\register_D_1|saida[22]~1_combout  & (output_mult[1]))))

	.dataa(output_mult[1]),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(\alu_MIPS|Add0~16_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[1]~29 .lut_mask = 16'hF2C2;
defparam \mux_Execute_2|out[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneiv_lcell_comb \mux_Execute_2|out[1]~30 (
// Equation(s):
// \mux_Execute_2|out[1]~30_combout  = (output_register_A[1] & ((\mux_Execute_2|out[1]~29_combout ) # ((\register_D_1|saida[22]~0_combout  & \mux_Execute_1|out[1]~2_combout )))) # (!output_register_A[1] & (\mux_Execute_2|out[1]~29_combout  & 
// ((\mux_Execute_1|out[1]~2_combout ) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(output_register_A[1]),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(\mux_Execute_1|out[1]~2_combout ),
	.datad(\mux_Execute_2|out[1]~29_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[1]~30 .lut_mask = 16'hFB80;
defparam \mux_Execute_2|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N17
dffeas \register_D_1|saida[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[1] .is_wysiwyg = "true";
defparam \register_D_1|saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneiv_lcell_comb \output_register_D_1[1] (
// Equation(s):
// output_register_D_1[1] = LCELL(\register_D_1|saida [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [1]),
	.cin(gnd),
	.combout(output_register_D_1[1]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[1] .lut_mask = 16'hFF00;
defparam \output_register_D_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \register_D_2|saida[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[1] .is_wysiwyg = "true";
defparam \register_D_2|saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneiv_lcell_comb \output_datamemory[1] (
// Equation(s):
// output_datamemory[1] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a1 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[1]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[1] .lut_mask = 16'hF0F0;
defparam \output_datamemory[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneiv_lcell_comb \register_B_1|saida[1]~1 (
// Equation(s):
// \register_B_1|saida[1]~1_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[1]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [1]))

	.dataa(\register_D_2|saida [1]),
	.datab(\register_CTRL_3|saida [0]),
	.datac(output_datamemory[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_1|saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[1]~1 .lut_mask = 16'hE2E2;
defparam \register_B_1|saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneiv_lcell_comb \register_B_1|saida[1]~feeder (
// Equation(s):
// \register_B_1|saida[1]~feeder_combout  = \register_B_1|saida[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[1]~1_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[1]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~7 (
// Equation(s):
// \registerfile_MIPS|Mux62~7_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout ) # ((\registerfile_MIPS|s7 [1])))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s3 [1]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|s7 [1]),
	.datad(\registerfile_MIPS|s3 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~8 (
// Equation(s):
// \registerfile_MIPS|Mux62~8_combout  = (\registerfile_MIPS|Mux62~7_combout  & (((\registerfile_MIPS|t7 [1]) # (!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux62~7_combout  & (\registerfile_MIPS|t3 [1] & 
// (\control_MIPS|output_control[15]~3_combout )))

	.dataa(\registerfile_MIPS|Mux62~7_combout ),
	.datab(\registerfile_MIPS|t3 [1]),
	.datac(\control_MIPS|output_control[15]~3_combout ),
	.datad(\registerfile_MIPS|t7 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~8 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~0 (
// Equation(s):
// \registerfile_MIPS|Mux62~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t2 [1])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [1]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t2 [1]),
	.datad(\registerfile_MIPS|s2 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~1 (
// Equation(s):
// \registerfile_MIPS|Mux62~1_combout  = (\registerfile_MIPS|Mux62~0_combout  & (((\registerfile_MIPS|t6 [1])) # (!\control_MIPS|output_control[14]~4_combout ))) # (!\registerfile_MIPS|Mux62~0_combout  & (\control_MIPS|output_control[14]~4_combout  & 
// ((\registerfile_MIPS|s6 [1]))))

	.dataa(\registerfile_MIPS|Mux62~0_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t6 [1]),
	.datad(\registerfile_MIPS|s6 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~4 (
// Equation(s):
// \registerfile_MIPS|Mux62~4_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t0 [1]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s0 [1]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s0 [1]),
	.datac(\registerfile_MIPS|t0 [1]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~4 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~5 (
// Equation(s):
// \registerfile_MIPS|Mux62~5_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux62~4_combout  & ((\registerfile_MIPS|t4 [1]))) # (!\registerfile_MIPS|Mux62~4_combout  & (\registerfile_MIPS|s4 [1])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux62~4_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux62~4_combout ),
	.datac(\registerfile_MIPS|s4 [1]),
	.datad(\registerfile_MIPS|t4 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~2 (
// Equation(s):
// \registerfile_MIPS|Mux62~2_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s5 
// [1])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s1 [1])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s5 [1]),
	.datad(\registerfile_MIPS|s1 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~3 (
// Equation(s):
// \registerfile_MIPS|Mux62~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux62~2_combout  & ((\registerfile_MIPS|t5 [1]))) # (!\registerfile_MIPS|Mux62~2_combout  & (\registerfile_MIPS|t1 [1])))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|Mux62~2_combout ))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|Mux62~2_combout ),
	.datac(\registerfile_MIPS|t1 [1]),
	.datad(\registerfile_MIPS|t5 [1]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~6 (
// Equation(s):
// \registerfile_MIPS|Mux62~6_combout  = (\control_MIPS|output_control[13]~1_combout  & (\control_MIPS|output_control[12]~2_combout )) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|Mux62~3_combout ))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|Mux62~5_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|Mux62~5_combout ),
	.datad(\registerfile_MIPS|Mux62~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~6 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~9 (
// Equation(s):
// \registerfile_MIPS|Mux62~9_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux62~6_combout  & (\registerfile_MIPS|Mux62~8_combout )) # (!\registerfile_MIPS|Mux62~6_combout  & ((\registerfile_MIPS|Mux62~1_combout ))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux62~6_combout ))))

	.dataa(\registerfile_MIPS|Mux62~8_combout ),
	.datab(\registerfile_MIPS|Mux62~1_combout ),
	.datac(\control_MIPS|output_control[13]~1_combout ),
	.datad(\registerfile_MIPS|Mux62~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \register_B_1|saida[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[1]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux62~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[1] .is_wysiwyg = "true";
defparam \register_B_1|saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneiv_lcell_comb \output_register_B_1[1] (
// Equation(s):
// output_register_B_1[1] = LCELL(\register_B_1|saida [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [1]),
	.cin(gnd),
	.combout(output_register_B_1[1]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[1] .lut_mask = 16'hFF00;
defparam \output_register_B_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~10 (
// Equation(s):
// \alu_MIPS|Add0~10_combout  = output_register_ctrl_1[3] $ (((output_register_ctrl_1[6] & (\register_IMM|saida [1])) # (!output_register_ctrl_1[6] & ((output_register_B_1[1])))))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_ctrl_1[3]),
	.datac(\register_IMM|saida [1]),
	.datad(output_register_B_1[1]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~10 .lut_mask = 16'h396C;
defparam \alu_MIPS|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneiv_lcell_comb \output_mult[2] (
// Equation(s):
// output_mult[2] = LCELL(\multiplicador|ACC0|Saidas [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[2]),
	.cout());
// synopsys translate_off
defparam \output_mult[2] .lut_mask = 16'hF0F0;
defparam \output_mult[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneiv_lcell_comb \mux_Execute_2|out[2]~31 (
// Equation(s):
// \mux_Execute_2|out[2]~31_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [2])) # (!output_register_ctrl_1[6] & ((output_register_B_1[2])))

	.dataa(\register_IMM|saida [2]),
	.datab(gnd),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[2]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[2]~31 .lut_mask = 16'hAFA0;
defparam \mux_Execute_2|out[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneiv_lcell_comb \mux_Execute_2|out[2]~32 (
// Equation(s):
// \mux_Execute_2|out[2]~32_combout  = (\mux_Execute_2|out[2]~31_combout  & ((\register_D_1|saida[22]~1_combout ) # ((output_register_A[2] & \register_D_1|saida[22]~0_combout )))) # (!\mux_Execute_2|out[2]~31_combout  & (\register_D_1|saida[22]~1_combout  & 
// ((output_register_A[2]) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(\mux_Execute_2|out[2]~31_combout ),
	.datab(output_register_A[2]),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(\register_D_1|saida[22]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[2]~32 .lut_mask = 16'hEF80;
defparam \mux_Execute_2|out[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneiv_lcell_comb \mux_Execute_2|out[2]~33 (
// Equation(s):
// \mux_Execute_2|out[2]~33_combout  = (\register_D_1|saida[22]~0_combout  & (((\mux_Execute_2|out[2]~32_combout )))) # (!\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[2]~32_combout  & (\alu_MIPS|Add0~18_combout )) # 
// (!\mux_Execute_2|out[2]~32_combout  & ((output_mult[2])))))

	.dataa(\alu_MIPS|Add0~18_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(output_mult[2]),
	.datad(\mux_Execute_2|out[2]~32_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[2]~33 .lut_mask = 16'hEE30;
defparam \mux_Execute_2|out[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N1
dffeas \register_D_1|saida[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[2]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[2] .is_wysiwyg = "true";
defparam \register_D_1|saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneiv_lcell_comb \output_register_D_1[2] (
// Equation(s):
// output_register_D_1[2] = LCELL(\register_D_1|saida [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|saida [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[2]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[2] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \register_D_2|saida[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[2] .is_wysiwyg = "true";
defparam \register_D_2|saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneiv_lcell_comb \output_datamemory[2] (
// Equation(s):
// output_datamemory[2] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a2 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(output_datamemory[2]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[2] .lut_mask = 16'hFF00;
defparam \output_datamemory[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneiv_lcell_comb \register_B_1|saida[2]~2 (
// Equation(s):
// \register_B_1|saida[2]~2_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[2]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [2]))

	.dataa(\register_D_2|saida [2]),
	.datab(\register_CTRL_3|saida [0]),
	.datac(gnd),
	.datad(output_datamemory[2]),
	.cin(gnd),
	.combout(\register_B_1|saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[2]~2 .lut_mask = 16'hEE22;
defparam \register_B_1|saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneiv_lcell_comb \registerfile_MIPS|s0~3 (
// Equation(s):
// \registerfile_MIPS|s0~3_combout  = (!\reset~input_o  & \register_B_1|saida[2]~2_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\register_B_1|saida[2]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~3 .lut_mask = 16'h3300;
defparam \registerfile_MIPS|s0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N3
dffeas \registerfile_MIPS|s4[2] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~0 (
// Equation(s):
// \registerfile_MIPS|Mux29~0_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s5 
// [2]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [2]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [2]),
	.datad(\registerfile_MIPS|s5 [2]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~1 (
// Equation(s):
// \registerfile_MIPS|Mux29~1_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux29~0_combout  & ((\registerfile_MIPS|s7 [2]))) # (!\registerfile_MIPS|Mux29~0_combout  & (\registerfile_MIPS|s6 [2])))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux29~0_combout ))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|Mux29~0_combout ),
	.datac(\registerfile_MIPS|s6 [2]),
	.datad(\registerfile_MIPS|s7 [2]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~1 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~7 (
// Equation(s):
// \registerfile_MIPS|Mux29~7_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t5 [2]) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|t4 [2] & 
// !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t5 [2]),
	.datac(\registerfile_MIPS|t4 [2]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~7 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~8 (
// Equation(s):
// \registerfile_MIPS|Mux29~8_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux29~7_combout  & ((\registerfile_MIPS|t7 [2]))) # (!\registerfile_MIPS|Mux29~7_combout  & (\registerfile_MIPS|t6 [2])))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux29~7_combout ))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|Mux29~7_combout ),
	.datac(\registerfile_MIPS|t6 [2]),
	.datad(\registerfile_MIPS|t7 [2]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~4 (
// Equation(s):
// \registerfile_MIPS|Mux29~4_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s2 [2])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s0 [2])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s0 [2]),
	.datad(\registerfile_MIPS|s2 [2]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~5 (
// Equation(s):
// \registerfile_MIPS|Mux29~5_combout  = (\registerfile_MIPS|Mux29~4_combout  & (((\registerfile_MIPS|s3 [2]) # (!\control_MIPS|output_control[17]~9_combout )))) # (!\registerfile_MIPS|Mux29~4_combout  & (\registerfile_MIPS|s1 [2] & 
// ((\control_MIPS|output_control[17]~9_combout ))))

	.dataa(\registerfile_MIPS|s1 [2]),
	.datab(\registerfile_MIPS|Mux29~4_combout ),
	.datac(\registerfile_MIPS|s3 [2]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~2 (
// Equation(s):
// \registerfile_MIPS|Mux29~2_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t2 
// [2]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t0 [2]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t0 [2]),
	.datad(\registerfile_MIPS|t2 [2]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~3 (
// Equation(s):
// \registerfile_MIPS|Mux29~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux29~2_combout  & (\registerfile_MIPS|t3 [2])) # (!\registerfile_MIPS|Mux29~2_combout  & ((\registerfile_MIPS|t1 [2]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux29~2_combout ))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux29~2_combout ),
	.datac(\registerfile_MIPS|t3 [2]),
	.datad(\registerfile_MIPS|t1 [2]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~6 (
// Equation(s):
// \registerfile_MIPS|Mux29~6_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux29~3_combout ) # (\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|Mux29~5_combout  & ((!\control_MIPS|output_control[19]~7_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux29~5_combout ),
	.datac(\registerfile_MIPS|Mux29~3_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~6 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~9 (
// Equation(s):
// \registerfile_MIPS|Mux29~9_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux29~6_combout  & ((\registerfile_MIPS|Mux29~8_combout ))) # (!\registerfile_MIPS|Mux29~6_combout  & (\registerfile_MIPS|Mux29~1_combout )))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux29~6_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|Mux29~1_combout ),
	.datac(\registerfile_MIPS|Mux29~8_combout ),
	.datad(\registerfile_MIPS|Mux29~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~9 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~10 (
// Equation(s):
// \registerfile_MIPS|Mux29~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[2]~2_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux29~9_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux29~9_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(\register_B_1|saida[2]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~10 .lut_mask = 16'hFC0C;
defparam \registerfile_MIPS|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \register_A|saida[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux29~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[2] .is_wysiwyg = "true";
defparam \register_A|saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneiv_lcell_comb \output_register_A[2] (
// Equation(s):
// output_register_A[2] = LCELL(\register_A|saida [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [2]),
	.cin(gnd),
	.combout(output_register_A[2]),
	.cout());
// synopsys translate_off
defparam \output_register_A[2] .lut_mask = 16'hFF00;
defparam \output_register_A[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~7 (
// Equation(s):
// \multiplicador|ACC0|Saidas~7_combout  = (\multiplicador|CON0|state.S2~q  & ((\multiplicador|ACC0|Saidas [3]))) # (!\multiplicador|CON0|state.S2~q  & (output_register_A[2]))

	.dataa(output_register_A[2]),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [3]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~7 .lut_mask = 16'hF0AA;
defparam \multiplicador|ACC0|Saidas~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \multiplicador|ACC0|Saidas[2] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[2] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~6 (
// Equation(s):
// \multiplicador|ACC0|Saidas~6_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [2])) # (!\multiplicador|CON0|state.S2~q  & ((output_register_A[1])))

	.dataa(gnd),
	.datab(\multiplicador|ACC0|Saidas [2]),
	.datac(output_register_A[1]),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~6 .lut_mask = 16'hCCF0;
defparam \multiplicador|ACC0|Saidas~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N7
dffeas \multiplicador|ACC0|Saidas[1] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[1] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneiv_lcell_comb \multiplicador|ACC0|Saidas~5 (
// Equation(s):
// \multiplicador|ACC0|Saidas~5_combout  = (\multiplicador|CON0|state.S2~q  & (\multiplicador|ACC0|Saidas [1])) # (!\multiplicador|CON0|state.S2~q  & ((output_register_A[0])))

	.dataa(\multiplicador|ACC0|Saidas [1]),
	.datab(output_register_A[0]),
	.datac(gnd),
	.datad(\multiplicador|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador|ACC0|Saidas~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas~5 .lut_mask = 16'hAACC;
defparam \multiplicador|ACC0|Saidas~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \multiplicador|ACC0|Saidas[0] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador|ACC0|Saidas~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador|ACC0|Saidas[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador|ACC0|Saidas [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador|ACC0|Saidas[0] .is_wysiwyg = "true";
defparam \multiplicador|ACC0|Saidas[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneiv_lcell_comb \output_mult[0] (
// Equation(s):
// output_mult[0] = LCELL(\multiplicador|ACC0|Saidas [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [0]),
	.cin(gnd),
	.combout(output_mult[0]),
	.cout());
// synopsys translate_off
defparam \output_mult[0] .lut_mask = 16'hFF00;
defparam \output_mult[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cycloneiv_lcell_comb \mux_Execute_2|out[0]~26 (
// Equation(s):
// \mux_Execute_2|out[0]~26_combout  = (output_register_ctrl_1[6] & ((\register_IMM|saida [0]))) # (!output_register_ctrl_1[6] & (output_register_B_1[0]))

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(output_register_B_1[0]),
	.datad(\register_IMM|saida [0]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[0]~26 .lut_mask = 16'hFA50;
defparam \mux_Execute_2|out[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneiv_lcell_comb \mux_Execute_2|out[0]~27 (
// Equation(s):
// \mux_Execute_2|out[0]~27_combout  = (\mux_Execute_2|out[0]~26_combout  & ((\register_D_1|saida[22]~1_combout ) # ((\register_D_1|saida[22]~0_combout  & output_register_A[0])))) # (!\mux_Execute_2|out[0]~26_combout  & (\register_D_1|saida[22]~1_combout  & 
// ((output_register_A[0]) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(\mux_Execute_2|out[0]~26_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(output_register_A[0]),
	.datad(\register_D_1|saida[22]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[0]~27 .lut_mask = 16'hFB80;
defparam \mux_Execute_2|out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneiv_lcell_comb \mux_Execute_2|out[0]~28 (
// Equation(s):
// \mux_Execute_2|out[0]~28_combout  = (\mux_Execute_2|out[0]~27_combout  & (((\register_D_1|saida[22]~0_combout ) # (\alu_MIPS|Add0~14_combout )))) # (!\mux_Execute_2|out[0]~27_combout  & (output_mult[0] & (!\register_D_1|saida[22]~0_combout )))

	.dataa(output_mult[0]),
	.datab(\mux_Execute_2|out[0]~27_combout ),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(\alu_MIPS|Add0~14_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[0]~28 .lut_mask = 16'hCEC2;
defparam \mux_Execute_2|out[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \register_D_1|saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[0] .is_wysiwyg = "true";
defparam \register_D_1|saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneiv_lcell_comb \output_register_D_1[0] (
// Equation(s):
// output_register_D_1[0] = LCELL(\register_D_1|saida [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [0]),
	.cin(gnd),
	.combout(output_register_D_1[0]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[0] .lut_mask = 16'hFF00;
defparam \output_register_D_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneiv_lcell_comb \output_datamemory[9] (
// Equation(s):
// output_datamemory[9] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9~portbdataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[9]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[9] .lut_mask = 16'hF0F0;
defparam \output_datamemory[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \register_D_2|saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[9] .is_wysiwyg = "true";
defparam \register_D_2|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneiv_lcell_comb \register_B_1|saida[9]~9 (
// Equation(s):
// \register_B_1|saida[9]~9_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[9])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [9])))

	.dataa(gnd),
	.datab(output_datamemory[9]),
	.datac(\register_CTRL_3|saida [0]),
	.datad(\register_D_2|saida [9]),
	.cin(gnd),
	.combout(\register_B_1|saida[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[9]~9 .lut_mask = 16'hCFC0;
defparam \register_B_1|saida[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneiv_lcell_comb \register_B_1|saida[9]~feeder (
// Equation(s):
// \register_B_1|saida[9]~feeder_combout  = \register_B_1|saida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[9]~9_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[9]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~0 (
// Equation(s):
// \registerfile_MIPS|Mux54~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t2 [9])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [9]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t2 [9]),
	.datad(\registerfile_MIPS|s2 [9]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~1 (
// Equation(s):
// \registerfile_MIPS|Mux54~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux54~0_combout  & ((\registerfile_MIPS|t6 [9]))) # (!\registerfile_MIPS|Mux54~0_combout  & (\registerfile_MIPS|s6 [9])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux54~0_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s6 [9]),
	.datac(\registerfile_MIPS|t6 [9]),
	.datad(\registerfile_MIPS|Mux54~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~1 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~7 (
// Equation(s):
// \registerfile_MIPS|Mux54~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s7 [9]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s3 [9] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s3 [9]),
	.datac(\registerfile_MIPS|s7 [9]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~8 (
// Equation(s):
// \registerfile_MIPS|Mux54~8_combout  = (\registerfile_MIPS|Mux54~7_combout  & (((\registerfile_MIPS|t7 [9])) # (!\control_MIPS|output_control[15]~3_combout ))) # (!\registerfile_MIPS|Mux54~7_combout  & (\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|t3 [9])))

	.dataa(\registerfile_MIPS|Mux54~7_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t3 [9]),
	.datad(\registerfile_MIPS|t7 [9]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~2 (
// Equation(s):
// \registerfile_MIPS|Mux54~2_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s5 [9]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s1 [9] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|s1 [9]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s5 [9]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~3 (
// Equation(s):
// \registerfile_MIPS|Mux54~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux54~2_combout  & (\registerfile_MIPS|t5 [9])) # (!\registerfile_MIPS|Mux54~2_combout  & ((\registerfile_MIPS|t1 [9]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux54~2_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|t5 [9]),
	.datac(\registerfile_MIPS|t1 [9]),
	.datad(\registerfile_MIPS|Mux54~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~4 (
// Equation(s):
// \registerfile_MIPS|Mux54~4_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t0 [9]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s0 [9]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s0 [9]),
	.datac(\registerfile_MIPS|t0 [9]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~4 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~5 (
// Equation(s):
// \registerfile_MIPS|Mux54~5_combout  = (\registerfile_MIPS|Mux54~4_combout  & ((\registerfile_MIPS|t4 [9]) # ((!\control_MIPS|output_control[14]~4_combout )))) # (!\registerfile_MIPS|Mux54~4_combout  & (((\registerfile_MIPS|s4 [9] & 
// \control_MIPS|output_control[14]~4_combout ))))

	.dataa(\registerfile_MIPS|t4 [9]),
	.datab(\registerfile_MIPS|Mux54~4_combout ),
	.datac(\registerfile_MIPS|s4 [9]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~5 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~6 (
// Equation(s):
// \registerfile_MIPS|Mux54~6_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|Mux54~3_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux54~5_combout )))))

	.dataa(\registerfile_MIPS|Mux54~3_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux54~5_combout ),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~6 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~9 (
// Equation(s):
// \registerfile_MIPS|Mux54~9_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux54~6_combout  & ((\registerfile_MIPS|Mux54~8_combout ))) # (!\registerfile_MIPS|Mux54~6_combout  & (\registerfile_MIPS|Mux54~1_combout )))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux54~6_combout ))))

	.dataa(\registerfile_MIPS|Mux54~1_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux54~8_combout ),
	.datad(\registerfile_MIPS|Mux54~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~9 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N11
dffeas \register_B_1|saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[9]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux54~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[9] .is_wysiwyg = "true";
defparam \register_B_1|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneiv_lcell_comb \output_register_B_1[9] (
// Equation(s):
// output_register_B_1[9] = LCELL(\register_B_1|saida [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [9]),
	.cin(gnd),
	.combout(output_register_B_1[9]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[9] .lut_mask = 16'hFF00;
defparam \output_register_B_1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneiv_lcell_comb \register_B_2|saida[9]~feeder (
// Equation(s):
// \register_B_2|saida[9]~feeder_combout  = output_register_B_1[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_B_1[9]),
	.cin(gnd),
	.combout(\register_B_2|saida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_2|saida[9]~feeder .lut_mask = 16'hFF00;
defparam \register_B_2|saida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \register_B_2|saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_2|saida[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[9] .is_wysiwyg = "true";
defparam \register_B_2|saida[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneiv_lcell_comb \output_datamemory[10] (
// Equation(s):
// output_datamemory[10] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a10 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[10]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[10] .lut_mask = 16'hF0F0;
defparam \output_datamemory[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \register_D_2|saida[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[10] .is_wysiwyg = "true";
defparam \register_D_2|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneiv_lcell_comb \register_B_1|saida[10]~10 (
// Equation(s):
// \register_B_1|saida[10]~10_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[10])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [10])))

	.dataa(gnd),
	.datab(output_datamemory[10]),
	.datac(\register_CTRL_3|saida [0]),
	.datad(\register_D_2|saida [10]),
	.cin(gnd),
	.combout(\register_B_1|saida[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[10]~10 .lut_mask = 16'hCFC0;
defparam \register_B_1|saida[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneiv_lcell_comb \register_B_1|saida[10]~feeder (
// Equation(s):
// \register_B_1|saida[10]~feeder_combout  = \register_B_1|saida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[10]~10_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[10]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~2 (
// Equation(s):
// \registerfile_MIPS|Mux53~2_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & 
// ((\registerfile_MIPS|t2 [10]))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t0 [10]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|t0 [10]),
	.datac(\registerfile_MIPS|t2 [10]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~2 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~3 (
// Equation(s):
// \registerfile_MIPS|Mux53~3_combout  = (\registerfile_MIPS|Mux53~2_combout  & (((\registerfile_MIPS|t3 [10])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux53~2_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|t1 [10])))

	.dataa(\registerfile_MIPS|Mux53~2_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [10]),
	.datad(\registerfile_MIPS|t3 [10]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~4 (
// Equation(s):
// \registerfile_MIPS|Mux53~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s2 [10]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s0 [10] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s0 [10]),
	.datac(\registerfile_MIPS|s2 [10]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~4 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~5 (
// Equation(s):
// \registerfile_MIPS|Mux53~5_combout  = (\registerfile_MIPS|Mux53~4_combout  & (((\registerfile_MIPS|s3 [10])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux53~4_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|s1 [10])))

	.dataa(\registerfile_MIPS|Mux53~4_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s1 [10]),
	.datad(\registerfile_MIPS|s3 [10]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~6 (
// Equation(s):
// \registerfile_MIPS|Mux53~6_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|Mux53~3_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux53~5_combout )))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux53~3_combout ),
	.datac(\control_MIPS|output_control[15]~3_combout ),
	.datad(\registerfile_MIPS|Mux53~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~6 .lut_mask = 16'hE5E0;
defparam \registerfile_MIPS|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~0 (
// Equation(s):
// \registerfile_MIPS|Mux53~0_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|s5 [10]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s4 [10]))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s4 [10]),
	.datac(\registerfile_MIPS|s5 [10]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~0 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~1 (
// Equation(s):
// \registerfile_MIPS|Mux53~1_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux53~0_combout  & ((\registerfile_MIPS|s7 [10]))) # (!\registerfile_MIPS|Mux53~0_combout  & (\registerfile_MIPS|s6 [10])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux53~0_combout ))))

	.dataa(\registerfile_MIPS|s6 [10]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s7 [10]),
	.datad(\registerfile_MIPS|Mux53~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~7 (
// Equation(s):
// \registerfile_MIPS|Mux53~7_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|t5 [10]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t4 [10] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|t4 [10]),
	.datac(\registerfile_MIPS|t5 [10]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~8 (
// Equation(s):
// \registerfile_MIPS|Mux53~8_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux53~7_combout  & (\registerfile_MIPS|t7 [10])) # (!\registerfile_MIPS|Mux53~7_combout  & ((\registerfile_MIPS|t6 [10]))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux53~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [10]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux53~7_combout ),
	.datad(\registerfile_MIPS|t6 [10]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~8 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~9 (
// Equation(s):
// \registerfile_MIPS|Mux53~9_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux53~6_combout  & ((\registerfile_MIPS|Mux53~8_combout ))) # (!\registerfile_MIPS|Mux53~6_combout  & (\registerfile_MIPS|Mux53~1_combout )))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux53~6_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux53~6_combout ),
	.datac(\registerfile_MIPS|Mux53~1_combout ),
	.datad(\registerfile_MIPS|Mux53~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~9 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \register_B_1|saida[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[10]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux53~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[10] .is_wysiwyg = "true";
defparam \register_B_1|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneiv_lcell_comb \output_register_B_1[10] (
// Equation(s):
// output_register_B_1[10] = LCELL(\register_B_1|saida [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [10]),
	.cin(gnd),
	.combout(output_register_B_1[10]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[10] .lut_mask = 16'hFF00;
defparam \output_register_B_1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneiv_lcell_comb \mux_Execute_2|out[10]~23 (
// Equation(s):
// \mux_Execute_2|out[10]~23_combout  = (output_register_ctrl_1[6] & (\register_IMM|saida [10])) # (!output_register_ctrl_1[6] & ((output_register_B_1[10])))

	.dataa(\register_IMM|saida [10]),
	.datab(output_register_B_1[10]),
	.datac(output_register_ctrl_1[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_2|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[10]~23 .lut_mask = 16'hACAC;
defparam \mux_Execute_2|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneiv_lcell_comb \mux_Execute_2|out[10]~24 (
// Equation(s):
// \mux_Execute_2|out[10]~24_combout  = (\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[10]~23_combout  & ((\register_D_1|saida[22]~1_combout ) # (output_register_A[10]))) # (!\mux_Execute_2|out[10]~23_combout  & (\register_D_1|saida[22]~1_combout 
//  & output_register_A[10])))) # (!\register_D_1|saida[22]~0_combout  & (((\register_D_1|saida[22]~1_combout ))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\mux_Execute_2|out[10]~23_combout ),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_register_A[10]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[10]~24 .lut_mask = 16'hF8D0;
defparam \mux_Execute_2|out[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneiv_lcell_comb \output_mult[10] (
// Equation(s):
// output_mult[10] = LCELL(\multiplicador|ACC0|Saidas [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[10]),
	.cout());
// synopsys translate_off
defparam \output_mult[10] .lut_mask = 16'hF0F0;
defparam \output_mult[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneiv_lcell_comb \mux_Execute_2|out[10]~25 (
// Equation(s):
// \mux_Execute_2|out[10]~25_combout  = (\register_D_1|saida[22]~0_combout  & (\mux_Execute_2|out[10]~24_combout )) # (!\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[10]~24_combout  & ((\alu_MIPS|Add0~34_combout ))) # 
// (!\mux_Execute_2|out[10]~24_combout  & (output_mult[10]))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\mux_Execute_2|out[10]~24_combout ),
	.datac(output_mult[10]),
	.datad(\alu_MIPS|Add0~34_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[10]~25 .lut_mask = 16'hDC98;
defparam \mux_Execute_2|out[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \register_D_1|saida[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[10]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[10] .is_wysiwyg = "true";
defparam \register_D_1|saida[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneiv_lcell_comb \output_register_D_1[10] (
// Equation(s):
// output_register_D_1[10] = LCELL(\register_D_1|saida [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [10]),
	.cin(gnd),
	.combout(output_register_D_1[10]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[10] .lut_mask = 16'hFF00;
defparam \output_register_D_1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneiv_lcell_comb \ADDRDecoding_MIPS|saida~0 (
// Equation(s):
// \ADDRDecoding_MIPS|saida~0_combout  = (output_register_D_1[10] & ((output_register_D_1[11]) # ((!output_register_D_1[8] & !output_register_D_1[9])))) # (!output_register_D_1[10] & (((output_register_D_1[8]) # (output_register_D_1[9])) # 
// (!output_register_D_1[11])))

	.dataa(output_register_D_1[10]),
	.datab(output_register_D_1[11]),
	.datac(output_register_D_1[8]),
	.datad(output_register_D_1[9]),
	.cin(gnd),
	.combout(\ADDRDecoding_MIPS|saida~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDRDecoding_MIPS|saida~0 .lut_mask = 16'hDDDB;
defparam \ADDRDecoding_MIPS|saida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneiv_lcell_comb \registerfile_MIPS|s0~19 (
// Equation(s):
// \registerfile_MIPS|s0~19_combout  = (\register_B_1|saida[18]~18_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\register_B_1|saida[18]~18_combout ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~19 .lut_mask = 16'h00CC;
defparam \registerfile_MIPS|s0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneiv_lcell_comb \registerfile_MIPS|t7[18]~feeder (
// Equation(s):
// \registerfile_MIPS|t7[18]~feeder_combout  = \registerfile_MIPS|s0~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerfile_MIPS|s0~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t7[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t7[18]~feeder .lut_mask = 16'hFF00;
defparam \registerfile_MIPS|t7[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N31
dffeas \registerfile_MIPS|t7[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|t7[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \registerfile_MIPS|t4[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \registerfile_MIPS|t5[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~7 (
// Equation(s):
// \registerfile_MIPS|Mux13~7_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t5 
// [18]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|t4 [18]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|t4 [18]),
	.datad(\registerfile_MIPS|t5 [18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \registerfile_MIPS|t6[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~8 (
// Equation(s):
// \registerfile_MIPS|Mux13~8_combout  = (\registerfile_MIPS|Mux13~7_combout  & ((\registerfile_MIPS|t7 [18]) # ((!\control_MIPS|output_control[18]~10_combout )))) # (!\registerfile_MIPS|Mux13~7_combout  & (((\registerfile_MIPS|t6 [18] & 
// \control_MIPS|output_control[18]~10_combout ))))

	.dataa(\registerfile_MIPS|t7 [18]),
	.datab(\registerfile_MIPS|Mux13~7_combout ),
	.datac(\registerfile_MIPS|t6 [18]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~8 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \registerfile_MIPS|t1[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \registerfile_MIPS|t3[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \registerfile_MIPS|t2[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \registerfile_MIPS|t0[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~2 (
// Equation(s):
// \registerfile_MIPS|Mux13~2_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t2 [18]) # ((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|t0 [18] & 
// !\control_MIPS|output_control[17]~9_combout ))))

	.dataa(\registerfile_MIPS|t2 [18]),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t0 [18]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~2 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~3 (
// Equation(s):
// \registerfile_MIPS|Mux13~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux13~2_combout  & ((\registerfile_MIPS|t3 [18]))) # (!\registerfile_MIPS|Mux13~2_combout  & (\registerfile_MIPS|t1 [18])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux13~2_combout ))))

	.dataa(\registerfile_MIPS|t1 [18]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|t3 [18]),
	.datad(\registerfile_MIPS|Mux13~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \registerfile_MIPS|s1[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \registerfile_MIPS|s3[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \registerfile_MIPS|s0[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \registerfile_MIPS|s2[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~4 (
// Equation(s):
// \registerfile_MIPS|Mux13~4_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|s2 
// [18]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|s0 [18]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s0 [18]),
	.datad(\registerfile_MIPS|s2 [18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~5 (
// Equation(s):
// \registerfile_MIPS|Mux13~5_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux13~4_combout  & ((\registerfile_MIPS|s3 [18]))) # (!\registerfile_MIPS|Mux13~4_combout  & (\registerfile_MIPS|s1 [18])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux13~4_combout ))))

	.dataa(\registerfile_MIPS|s1 [18]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s3 [18]),
	.datad(\registerfile_MIPS|Mux13~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~6 (
// Equation(s):
// \registerfile_MIPS|Mux13~6_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux13~3_combout ) # ((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (((\registerfile_MIPS|Mux13~5_combout  & !\control_MIPS|output_control[19]~7_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux13~3_combout ),
	.datac(\registerfile_MIPS|Mux13~5_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~6 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N29
dffeas \registerfile_MIPS|s7[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \registerfile_MIPS|s6[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \registerfile_MIPS|s5[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \registerfile_MIPS|s4[18] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~0 (
// Equation(s):
// \registerfile_MIPS|Mux13~0_combout  = (\control_MIPS|output_control[18]~10_combout  & (((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|s5 [18])) # (!\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s4 [18])))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|s5 [18]),
	.datac(\registerfile_MIPS|s4 [18]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~1 (
// Equation(s):
// \registerfile_MIPS|Mux13~1_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux13~0_combout  & (\registerfile_MIPS|s7 [18])) # (!\registerfile_MIPS|Mux13~0_combout  & ((\registerfile_MIPS|s6 [18]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux13~0_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|s7 [18]),
	.datac(\registerfile_MIPS|s6 [18]),
	.datad(\registerfile_MIPS|Mux13~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~9 (
// Equation(s):
// \registerfile_MIPS|Mux13~9_combout  = (\registerfile_MIPS|Mux13~6_combout  & ((\registerfile_MIPS|Mux13~8_combout ) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux13~6_combout  & (((\registerfile_MIPS|Mux13~1_combout  & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|Mux13~8_combout ),
	.datab(\registerfile_MIPS|Mux13~6_combout ),
	.datac(\registerfile_MIPS|Mux13~1_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~9 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~10 (
// Equation(s):
// \registerfile_MIPS|Mux13~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[18]~18_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux13~9_combout ))

	.dataa(\registerfile_MIPS|Mux13~9_combout ),
	.datab(\control_MIPS|output_control[21]~11_combout ),
	.datac(gnd),
	.datad(\register_B_1|saida[18]~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~10 .lut_mask = 16'hEE22;
defparam \registerfile_MIPS|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \register_A|saida[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux13~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[18] .is_wysiwyg = "true";
defparam \register_A|saida[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneiv_lcell_comb \output_register_A[18] (
// Equation(s):
// output_register_A[18] = LCELL(\register_A|saida [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [18]),
	.cin(gnd),
	.combout(output_register_A[18]),
	.cout());
// synopsys translate_off
defparam \output_register_A[18] .lut_mask = 16'hFF00;
defparam \output_register_A[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneiv_lcell_comb \mux_Execute_2|out[18]~60 (
// Equation(s):
// \mux_Execute_2|out[18]~60_combout  = (\register_D_1|saida[22]~1_combout  & ((output_register_A[18]) # ((output_register_B_1[18] & !output_register_ctrl_1[6])))) # (!\register_D_1|saida[22]~1_combout  & (output_register_B_1[18] & 
// (!output_register_ctrl_1[6] & output_register_A[18])))

	.dataa(output_register_B_1[18]),
	.datab(output_register_ctrl_1[6]),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_register_A[18]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[18]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[18]~60 .lut_mask = 16'hF220;
defparam \mux_Execute_2|out[18]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~56 (
// Equation(s):
// \alu_MIPS|Add0~56_combout  = output_register_ctrl_1[3] $ (((output_register_B_1[18] & !output_register_ctrl_1[6])))

	.dataa(output_register_B_1[18]),
	.datab(gnd),
	.datac(output_register_ctrl_1[3]),
	.datad(output_register_ctrl_1[6]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~56 .lut_mask = 16'hF05A;
defparam \alu_MIPS|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneiv_lcell_comb \alu_MIPS|Add0~57 (
// Equation(s):
// \alu_MIPS|Add0~57_combout  = (\alu_MIPS|Add0~56_combout  & ((output_register_A[18] & (\alu_MIPS|Add0~55  & VCC)) # (!output_register_A[18] & (!\alu_MIPS|Add0~55 )))) # (!\alu_MIPS|Add0~56_combout  & ((output_register_A[18] & (!\alu_MIPS|Add0~55 )) # 
// (!output_register_A[18] & ((\alu_MIPS|Add0~55 ) # (GND)))))
// \alu_MIPS|Add0~58  = CARRY((\alu_MIPS|Add0~56_combout  & (!output_register_A[18] & !\alu_MIPS|Add0~55 )) # (!\alu_MIPS|Add0~56_combout  & ((!\alu_MIPS|Add0~55 ) # (!output_register_A[18]))))

	.dataa(\alu_MIPS|Add0~56_combout ),
	.datab(output_register_A[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~55 ),
	.combout(\alu_MIPS|Add0~57_combout ),
	.cout(\alu_MIPS|Add0~58 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~57 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneiv_lcell_comb \output_mult[18] (
// Equation(s):
// output_mult[18] = LCELL(\multiplicador|ACC0|Saidas [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [18]),
	.cin(gnd),
	.combout(output_mult[18]),
	.cout());
// synopsys translate_off
defparam \output_mult[18] .lut_mask = 16'hFF00;
defparam \output_mult[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneiv_lcell_comb \mux_Execute_2|out[18]~61 (
// Equation(s):
// \mux_Execute_2|out[18]~61_combout  = (\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~57_combout )) # (!\register_D_1|saida[22]~1_combout  & ((output_mult[18])))

	.dataa(gnd),
	.datab(\alu_MIPS|Add0~57_combout ),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_mult[18]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[18]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[18]~61 .lut_mask = 16'hCFC0;
defparam \mux_Execute_2|out[18]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneiv_lcell_comb \mux_Execute_2|out[18]~89 (
// Equation(s):
// \mux_Execute_2|out[18]~89_combout  = (output_register_ctrl_1[4] & ((output_register_ctrl_1[5] & ((\mux_Execute_2|out[18]~61_combout ))) # (!output_register_ctrl_1[5] & (\mux_Execute_2|out[18]~60_combout )))) # (!output_register_ctrl_1[4] & 
// (((\mux_Execute_2|out[18]~61_combout ))))

	.dataa(output_register_ctrl_1[4]),
	.datab(output_register_ctrl_1[5]),
	.datac(\mux_Execute_2|out[18]~60_combout ),
	.datad(\mux_Execute_2|out[18]~61_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[18]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[18]~89 .lut_mask = 16'hFD20;
defparam \mux_Execute_2|out[18]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \register_D_1|saida[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[18]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[18] .is_wysiwyg = "true";
defparam \register_D_1|saida[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneiv_lcell_comb \output_register_D_1[18] (
// Equation(s):
// output_register_D_1[18] = LCELL(\register_D_1|saida [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [18]),
	.cin(gnd),
	.combout(output_register_D_1[18]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[18] .lut_mask = 16'hFF00;
defparam \output_register_D_1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N23
dffeas \register_D_2|saida[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[18] .is_wysiwyg = "true";
defparam \register_D_2|saida[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneiv_lcell_comb \registerfile_MIPS|s0~22 (
// Equation(s):
// \registerfile_MIPS|s0~22_combout  = (\register_B_1|saida[21]~21_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\register_B_1|saida[21]~21_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~22_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~22 .lut_mask = 16'h0C0C;
defparam \registerfile_MIPS|s0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \registerfile_MIPS|t6[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \registerfile_MIPS|s6[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \registerfile_MIPS|s2[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \registerfile_MIPS|t2[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~0 (
// Equation(s):
// \registerfile_MIPS|Mux10~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (\control_MIPS|output_control[20]~8_combout )) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|t2 
// [21]))) # (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s2 [21]))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s2 [21]),
	.datad(\registerfile_MIPS|t2 [21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~1 (
// Equation(s):
// \registerfile_MIPS|Mux10~1_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux10~0_combout  & (\registerfile_MIPS|t6 [21])) # (!\registerfile_MIPS|Mux10~0_combout  & ((\registerfile_MIPS|s6 [21]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux10~0_combout ))))

	.dataa(\registerfile_MIPS|t6 [21]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s6 [21]),
	.datad(\registerfile_MIPS|Mux10~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \registerfile_MIPS|t1[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \registerfile_MIPS|t5[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \registerfile_MIPS|s5[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \registerfile_MIPS|s1[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~2 (
// Equation(s):
// \registerfile_MIPS|Mux10~2_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s5 [21]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s1 [21] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s5 [21]),
	.datac(\registerfile_MIPS|s1 [21]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~2 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~3 (
// Equation(s):
// \registerfile_MIPS|Mux10~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux10~2_combout  & ((\registerfile_MIPS|t5 [21]))) # (!\registerfile_MIPS|Mux10~2_combout  & (\registerfile_MIPS|t1 [21])))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux10~2_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|t1 [21]),
	.datac(\registerfile_MIPS|t5 [21]),
	.datad(\registerfile_MIPS|Mux10~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~3 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N27
dffeas \registerfile_MIPS|s4[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \registerfile_MIPS|t4[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \registerfile_MIPS|t0[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \registerfile_MIPS|s0[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~4 (
// Equation(s):
// \registerfile_MIPS|Mux10~4_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|t0 [21]) # ((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|s0 [21] & 
// !\control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|t0 [21]),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s0 [21]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~4 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~5 (
// Equation(s):
// \registerfile_MIPS|Mux10~5_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux10~4_combout  & ((\registerfile_MIPS|t4 [21]))) # (!\registerfile_MIPS|Mux10~4_combout  & (\registerfile_MIPS|s4 [21])))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux10~4_combout ))))

	.dataa(\registerfile_MIPS|s4 [21]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|t4 [21]),
	.datad(\registerfile_MIPS|Mux10~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~6 (
// Equation(s):
// \registerfile_MIPS|Mux10~6_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux10~3_combout ) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (((!\control_MIPS|output_control[18]~10_combout  & \registerfile_MIPS|Mux10~5_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux10~3_combout ),
	.datac(\control_MIPS|output_control[18]~10_combout ),
	.datad(\registerfile_MIPS|Mux10~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~6 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \registerfile_MIPS|t7[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \registerfile_MIPS|t3[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \registerfile_MIPS|s3[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \registerfile_MIPS|s7[21] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~7 (
// Equation(s):
// \registerfile_MIPS|Mux10~7_combout  = (\control_MIPS|output_control[20]~8_combout  & (\control_MIPS|output_control[19]~7_combout )) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s7 
// [21]))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s3 [21]))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [21]),
	.datad(\registerfile_MIPS|s7 [21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~8 (
// Equation(s):
// \registerfile_MIPS|Mux10~8_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux10~7_combout  & (\registerfile_MIPS|t7 [21])) # (!\registerfile_MIPS|Mux10~7_combout  & ((\registerfile_MIPS|t3 [21]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux10~7_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|t7 [21]),
	.datac(\registerfile_MIPS|t3 [21]),
	.datad(\registerfile_MIPS|Mux10~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~9 (
// Equation(s):
// \registerfile_MIPS|Mux10~9_combout  = (\registerfile_MIPS|Mux10~6_combout  & (((\registerfile_MIPS|Mux10~8_combout ) # (!\control_MIPS|output_control[18]~10_combout )))) # (!\registerfile_MIPS|Mux10~6_combout  & (\registerfile_MIPS|Mux10~1_combout  & 
// (\control_MIPS|output_control[18]~10_combout )))

	.dataa(\registerfile_MIPS|Mux10~1_combout ),
	.datab(\registerfile_MIPS|Mux10~6_combout ),
	.datac(\control_MIPS|output_control[18]~10_combout ),
	.datad(\registerfile_MIPS|Mux10~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~9 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~10 (
// Equation(s):
// \registerfile_MIPS|Mux10~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[21]~21_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux10~9_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux10~9_combout ),
	.datac(\register_B_1|saida[21]~21_combout ),
	.datad(\control_MIPS|output_control[21]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~10 .lut_mask = 16'hF0CC;
defparam \registerfile_MIPS|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \register_A|saida[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux10~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[21] .is_wysiwyg = "true";
defparam \register_A|saida[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneiv_lcell_comb \output_register_A[21] (
// Equation(s):
// output_register_A[21] = LCELL(\register_A|saida [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|saida [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[21]),
	.cout());
// synopsys translate_off
defparam \output_register_A[21] .lut_mask = 16'hF0F0;
defparam \output_register_A[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneiv_lcell_comb \mux_Execute_1|out[21]~10 (
// Equation(s):
// \mux_Execute_1|out[21]~10_combout  = (output_register_B_1[21] & !output_register_ctrl_1[6])

	.dataa(output_register_B_1[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_ctrl_1[6]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[21]~10 .lut_mask = 16'h00AA;
defparam \mux_Execute_1|out[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneiv_lcell_comb \output_mult[21] (
// Equation(s):
// output_mult[21] = LCELL(\multiplicador|ACC0|Saidas [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [21]),
	.cin(gnd),
	.combout(output_mult[21]),
	.cout());
// synopsys translate_off
defparam \output_mult[21] .lut_mask = 16'hFF00;
defparam \output_mult[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~65 (
// Equation(s):
// \alu_MIPS|Add0~65_combout  = output_register_ctrl_1[3] $ (((output_register_B_1[21] & !output_register_ctrl_1[6])))

	.dataa(output_register_B_1[21]),
	.datab(gnd),
	.datac(output_register_ctrl_1[3]),
	.datad(output_register_ctrl_1[6]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~65 .lut_mask = 16'hF05A;
defparam \alu_MIPS|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneiv_lcell_comb \registerfile_MIPS|s0~21 (
// Equation(s):
// \registerfile_MIPS|s0~21_combout  = (\register_B_1|saida[20]~20_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\register_B_1|saida[20]~20_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~21_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~21 .lut_mask = 16'h0C0C;
defparam \registerfile_MIPS|s0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \registerfile_MIPS|t7[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \registerfile_MIPS|t5[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \registerfile_MIPS|t4[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \registerfile_MIPS|t6[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~7 (
// Equation(s):
// \registerfile_MIPS|Mux11~7_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t6 
// [20]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t4 [20]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t4 [20]),
	.datad(\registerfile_MIPS|t6 [20]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~8 (
// Equation(s):
// \registerfile_MIPS|Mux11~8_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux11~7_combout  & (\registerfile_MIPS|t7 [20])) # (!\registerfile_MIPS|Mux11~7_combout  & ((\registerfile_MIPS|t5 [20]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux11~7_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t7 [20]),
	.datac(\registerfile_MIPS|t5 [20]),
	.datad(\registerfile_MIPS|Mux11~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \registerfile_MIPS|s0[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \registerfile_MIPS|s1[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~4 (
// Equation(s):
// \registerfile_MIPS|Mux11~4_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout ) # ((\registerfile_MIPS|s1 [20])))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|s0 [20])))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s0 [20]),
	.datad(\registerfile_MIPS|s1 [20]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \registerfile_MIPS|s3[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \registerfile_MIPS|s2[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~5 (
// Equation(s):
// \registerfile_MIPS|Mux11~5_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux11~4_combout  & (\registerfile_MIPS|s3 [20])) # (!\registerfile_MIPS|Mux11~4_combout  & ((\registerfile_MIPS|s2 [20]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux11~4_combout ))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|Mux11~4_combout ),
	.datac(\registerfile_MIPS|s3 [20]),
	.datad(\registerfile_MIPS|s2 [20]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \registerfile_MIPS|s4[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \registerfile_MIPS|s6[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~2 (
// Equation(s):
// \registerfile_MIPS|Mux11~2_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s6 [20])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [20])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [20]),
	.datad(\registerfile_MIPS|s6 [20]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \registerfile_MIPS|s5[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \registerfile_MIPS|s7[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~3 (
// Equation(s):
// \registerfile_MIPS|Mux11~3_combout  = (\registerfile_MIPS|Mux11~2_combout  & (((\registerfile_MIPS|s7 [20]) # (!\control_MIPS|output_control[17]~9_combout )))) # (!\registerfile_MIPS|Mux11~2_combout  & (\registerfile_MIPS|s5 [20] & 
// ((\control_MIPS|output_control[17]~9_combout ))))

	.dataa(\registerfile_MIPS|Mux11~2_combout ),
	.datab(\registerfile_MIPS|s5 [20]),
	.datac(\registerfile_MIPS|s7 [20]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~6 (
// Equation(s):
// \registerfile_MIPS|Mux11~6_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux11~3_combout ) # (\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (\registerfile_MIPS|Mux11~5_combout  & ((!\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|Mux11~5_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|Mux11~3_combout ),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~6 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \registerfile_MIPS|t3[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \registerfile_MIPS|t2[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \registerfile_MIPS|t1[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \registerfile_MIPS|t0[20] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~0 (
// Equation(s):
// \registerfile_MIPS|Mux11~0_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t1 [20]) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|t0 [20] & 
// !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t1 [20]),
	.datac(\registerfile_MIPS|t0 [20]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~0 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~1 (
// Equation(s):
// \registerfile_MIPS|Mux11~1_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux11~0_combout  & (\registerfile_MIPS|t3 [20])) # (!\registerfile_MIPS|Mux11~0_combout  & ((\registerfile_MIPS|t2 [20]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux11~0_combout ))))

	.dataa(\registerfile_MIPS|t3 [20]),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t2 [20]),
	.datad(\registerfile_MIPS|Mux11~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~9 (
// Equation(s):
// \registerfile_MIPS|Mux11~9_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux11~6_combout  & (\registerfile_MIPS|Mux11~8_combout )) # (!\registerfile_MIPS|Mux11~6_combout  & ((\registerfile_MIPS|Mux11~1_combout ))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux11~6_combout ))))

	.dataa(\registerfile_MIPS|Mux11~8_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux11~6_combout ),
	.datad(\registerfile_MIPS|Mux11~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~9 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~10 (
// Equation(s):
// \registerfile_MIPS|Mux11~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[20]~20_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux11~9_combout )))

	.dataa(gnd),
	.datab(\control_MIPS|output_control[21]~11_combout ),
	.datac(\register_B_1|saida[20]~20_combout ),
	.datad(\registerfile_MIPS|Mux11~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~10 .lut_mask = 16'hF3C0;
defparam \registerfile_MIPS|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \register_A|saida[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux11~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[20] .is_wysiwyg = "true";
defparam \register_A|saida[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneiv_lcell_comb \output_register_A[20] (
// Equation(s):
// output_register_A[20] = LCELL(\register_A|saida [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [20]),
	.cin(gnd),
	.combout(output_register_A[20]),
	.cout());
// synopsys translate_off
defparam \output_register_A[20] .lut_mask = 16'hFF00;
defparam \output_register_A[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneiv_lcell_comb \alu_MIPS|Add0~62 (
// Equation(s):
// \alu_MIPS|Add0~62_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[20])))

	.dataa(gnd),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[20]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~62 .lut_mask = 16'hC3CC;
defparam \alu_MIPS|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneiv_lcell_comb \registerfile_MIPS|s0~20 (
// Equation(s):
// \registerfile_MIPS|s0~20_combout  = (\register_B_1|saida[19]~19_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\register_B_1|saida[19]~19_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~20 .lut_mask = 16'h0C0C;
defparam \registerfile_MIPS|s0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \registerfile_MIPS|t7[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \registerfile_MIPS|s7[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \registerfile_MIPS|s3[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \registerfile_MIPS|t3[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~7 (
// Equation(s):
// \registerfile_MIPS|Mux12~7_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout ) # ((\registerfile_MIPS|t3 [19])))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s3 [19])))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [19]),
	.datad(\registerfile_MIPS|t3 [19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~8 (
// Equation(s):
// \registerfile_MIPS|Mux12~8_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux12~7_combout  & (\registerfile_MIPS|t7 [19])) # (!\registerfile_MIPS|Mux12~7_combout  & ((\registerfile_MIPS|s7 [19]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux12~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [19]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s7 [19]),
	.datad(\registerfile_MIPS|Mux12~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \registerfile_MIPS|s0[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \registerfile_MIPS|s4[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~4 (
// Equation(s):
// \registerfile_MIPS|Mux12~4_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout ) # ((\registerfile_MIPS|s4 [19])))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s0 [19])))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s0 [19]),
	.datad(\registerfile_MIPS|s4 [19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N31
dffeas \registerfile_MIPS|t4[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \registerfile_MIPS|t0[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~5 (
// Equation(s):
// \registerfile_MIPS|Mux12~5_combout  = (\registerfile_MIPS|Mux12~4_combout  & (((\registerfile_MIPS|t4 [19])) # (!\control_MIPS|output_control[20]~8_combout ))) # (!\registerfile_MIPS|Mux12~4_combout  & (\control_MIPS|output_control[20]~8_combout  & 
// ((\registerfile_MIPS|t0 [19]))))

	.dataa(\registerfile_MIPS|Mux12~4_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|t4 [19]),
	.datad(\registerfile_MIPS|t0 [19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \registerfile_MIPS|t2[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \registerfile_MIPS|t6[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \registerfile_MIPS|s2[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \registerfile_MIPS|s6[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~2 (
// Equation(s):
// \registerfile_MIPS|Mux12~2_combout  = (\control_MIPS|output_control[20]~8_combout  & (\control_MIPS|output_control[19]~7_combout )) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s6 
// [19]))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s2 [19]))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [19]),
	.datad(\registerfile_MIPS|s6 [19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~3 (
// Equation(s):
// \registerfile_MIPS|Mux12~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux12~2_combout  & ((\registerfile_MIPS|t6 [19]))) # (!\registerfile_MIPS|Mux12~2_combout  & (\registerfile_MIPS|t2 [19])))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux12~2_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|t2 [19]),
	.datac(\registerfile_MIPS|t6 [19]),
	.datad(\registerfile_MIPS|Mux12~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~3 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~6 (
// Equation(s):
// \registerfile_MIPS|Mux12~6_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & 
// ((\registerfile_MIPS|Mux12~3_combout ))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|Mux12~5_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|Mux12~5_combout ),
	.datad(\registerfile_MIPS|Mux12~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~6 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \registerfile_MIPS|t5[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \registerfile_MIPS|t1[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \registerfile_MIPS|s1[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~0 (
// Equation(s):
// \registerfile_MIPS|Mux12~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & 
// (\registerfile_MIPS|t1 [19])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s1 [19])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t1 [19]),
	.datac(\registerfile_MIPS|s1 [19]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \registerfile_MIPS|s5[19] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~1 (
// Equation(s):
// \registerfile_MIPS|Mux12~1_combout  = (\registerfile_MIPS|Mux12~0_combout  & ((\registerfile_MIPS|t5 [19]) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux12~0_combout  & (((\registerfile_MIPS|s5 [19] & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|t5 [19]),
	.datab(\registerfile_MIPS|Mux12~0_combout ),
	.datac(\registerfile_MIPS|s5 [19]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~1 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~9 (
// Equation(s):
// \registerfile_MIPS|Mux12~9_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux12~6_combout  & (\registerfile_MIPS|Mux12~8_combout )) # (!\registerfile_MIPS|Mux12~6_combout  & ((\registerfile_MIPS|Mux12~1_combout ))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux12~6_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux12~8_combout ),
	.datac(\registerfile_MIPS|Mux12~6_combout ),
	.datad(\registerfile_MIPS|Mux12~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~9 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~10 (
// Equation(s):
// \registerfile_MIPS|Mux12~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[19]~19_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux12~9_combout )))

	.dataa(\control_MIPS|output_control[21]~11_combout ),
	.datab(\register_B_1|saida[19]~19_combout ),
	.datac(\registerfile_MIPS|Mux12~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~10 .lut_mask = 16'hD8D8;
defparam \registerfile_MIPS|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \register_A|saida[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux12~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[19] .is_wysiwyg = "true";
defparam \register_A|saida[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneiv_lcell_comb \output_register_A[19] (
// Equation(s):
// output_register_A[19] = LCELL(\register_A|saida [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|saida [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[19]),
	.cout());
// synopsys translate_off
defparam \output_register_A[19] .lut_mask = 16'hF0F0;
defparam \output_register_A[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneiv_lcell_comb \alu_MIPS|Add0~59 (
// Equation(s):
// \alu_MIPS|Add0~59_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[19])))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_B_1[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~59 .lut_mask = 16'h9C9C;
defparam \alu_MIPS|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneiv_lcell_comb \alu_MIPS|Add0~60 (
// Equation(s):
// \alu_MIPS|Add0~60_combout  = ((output_register_A[19] $ (\alu_MIPS|Add0~59_combout  $ (!\alu_MIPS|Add0~58 )))) # (GND)
// \alu_MIPS|Add0~61  = CARRY((output_register_A[19] & ((\alu_MIPS|Add0~59_combout ) # (!\alu_MIPS|Add0~58 ))) # (!output_register_A[19] & (\alu_MIPS|Add0~59_combout  & !\alu_MIPS|Add0~58 )))

	.dataa(output_register_A[19]),
	.datab(\alu_MIPS|Add0~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~58 ),
	.combout(\alu_MIPS|Add0~60_combout ),
	.cout(\alu_MIPS|Add0~61 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~60 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneiv_lcell_comb \alu_MIPS|Add0~63 (
// Equation(s):
// \alu_MIPS|Add0~63_combout  = (output_register_A[20] & ((\alu_MIPS|Add0~62_combout  & (\alu_MIPS|Add0~61  & VCC)) # (!\alu_MIPS|Add0~62_combout  & (!\alu_MIPS|Add0~61 )))) # (!output_register_A[20] & ((\alu_MIPS|Add0~62_combout  & (!\alu_MIPS|Add0~61 )) # 
// (!\alu_MIPS|Add0~62_combout  & ((\alu_MIPS|Add0~61 ) # (GND)))))
// \alu_MIPS|Add0~64  = CARRY((output_register_A[20] & (!\alu_MIPS|Add0~62_combout  & !\alu_MIPS|Add0~61 )) # (!output_register_A[20] & ((!\alu_MIPS|Add0~61 ) # (!\alu_MIPS|Add0~62_combout ))))

	.dataa(output_register_A[20]),
	.datab(\alu_MIPS|Add0~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~61 ),
	.combout(\alu_MIPS|Add0~63_combout ),
	.cout(\alu_MIPS|Add0~64 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~63 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneiv_lcell_comb \alu_MIPS|Add0~66 (
// Equation(s):
// \alu_MIPS|Add0~66_combout  = ((\alu_MIPS|Add0~65_combout  $ (output_register_A[21] $ (!\alu_MIPS|Add0~64 )))) # (GND)
// \alu_MIPS|Add0~67  = CARRY((\alu_MIPS|Add0~65_combout  & ((output_register_A[21]) # (!\alu_MIPS|Add0~64 ))) # (!\alu_MIPS|Add0~65_combout  & (output_register_A[21] & !\alu_MIPS|Add0~64 )))

	.dataa(\alu_MIPS|Add0~65_combout ),
	.datab(output_register_A[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~64 ),
	.combout(\alu_MIPS|Add0~66_combout ),
	.cout(\alu_MIPS|Add0~67 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~66 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneiv_lcell_comb \mux_Execute_2|out[21]~66 (
// Equation(s):
// \mux_Execute_2|out[21]~66_combout  = (\register_D_1|saida[22]~1_combout  & (((\alu_MIPS|Add0~66_combout ) # (\register_D_1|saida[22]~0_combout )))) # (!\register_D_1|saida[22]~1_combout  & (output_mult[21] & ((!\register_D_1|saida[22]~0_combout ))))

	.dataa(\register_D_1|saida[22]~1_combout ),
	.datab(output_mult[21]),
	.datac(\alu_MIPS|Add0~66_combout ),
	.datad(\register_D_1|saida[22]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[21]~66 .lut_mask = 16'hAAE4;
defparam \mux_Execute_2|out[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneiv_lcell_comb \mux_Execute_2|out[21]~67 (
// Equation(s):
// \mux_Execute_2|out[21]~67_combout  = (output_register_A[21] & ((\mux_Execute_2|out[21]~66_combout ) # ((\mux_Execute_1|out[21]~10_combout  & \register_D_1|saida[22]~0_combout )))) # (!output_register_A[21] & (\mux_Execute_2|out[21]~66_combout  & 
// ((\mux_Execute_1|out[21]~10_combout ) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(output_register_A[21]),
	.datab(\mux_Execute_1|out[21]~10_combout ),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(\mux_Execute_2|out[21]~66_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[21]~67 .lut_mask = 16'hEF80;
defparam \mux_Execute_2|out[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \register_D_1|saida[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[21] .is_wysiwyg = "true";
defparam \register_D_1|saida[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneiv_lcell_comb \output_register_D_1[21] (
// Equation(s):
// output_register_D_1[21] = LCELL(\register_D_1|saida [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [21]),
	.cin(gnd),
	.combout(output_register_D_1[21]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[21] .lut_mask = 16'hFF00;
defparam \output_register_D_1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \register_D_2|saida[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[21] .is_wysiwyg = "true";
defparam \register_D_2|saida[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneiv_lcell_comb \mux_Execute_1|out[23]~11 (
// Equation(s):
// \mux_Execute_1|out[23]~11_combout  = (!output_register_ctrl_1[6] & output_register_B_1[23])

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_B_1[23]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[23]~11 .lut_mask = 16'h5500;
defparam \mux_Execute_1|out[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneiv_lcell_comb \output_mult[23] (
// Equation(s):
// output_mult[23] = LCELL(\multiplicador|ACC0|Saidas [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[23]),
	.cout());
// synopsys translate_off
defparam \output_mult[23] .lut_mask = 16'hF0F0;
defparam \output_mult[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneiv_lcell_comb \registerfile_MIPS|s0~24 (
// Equation(s):
// \registerfile_MIPS|s0~24_combout  = (!\reset~input_o  & \register_B_1|saida[23]~23_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[23]~23_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~24_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~24 .lut_mask = 16'h5500;
defparam \registerfile_MIPS|s0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \registerfile_MIPS|s2[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \registerfile_MIPS|s6[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~2 (
// Equation(s):
// \registerfile_MIPS|Mux8~2_combout  = (\control_MIPS|output_control[20]~8_combout  & (\control_MIPS|output_control[19]~7_combout )) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s6 
// [23]))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s2 [23]))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [23]),
	.datad(\registerfile_MIPS|s6 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \registerfile_MIPS|t2[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \registerfile_MIPS|t6[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~3 (
// Equation(s):
// \registerfile_MIPS|Mux8~3_combout  = (\registerfile_MIPS|Mux8~2_combout  & (((\registerfile_MIPS|t6 [23]) # (!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux8~2_combout  & (\registerfile_MIPS|t2 [23] & 
// ((\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|Mux8~2_combout ),
	.datab(\registerfile_MIPS|t2 [23]),
	.datac(\registerfile_MIPS|t6 [23]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \registerfile_MIPS|s0[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \registerfile_MIPS|s4[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~4 (
// Equation(s):
// \registerfile_MIPS|Mux8~4_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout ) # ((\registerfile_MIPS|s4 [23])))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s0 [23])))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s0 [23]),
	.datad(\registerfile_MIPS|s4 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \registerfile_MIPS|t4[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \registerfile_MIPS|t0[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~5 (
// Equation(s):
// \registerfile_MIPS|Mux8~5_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux8~4_combout  & (\registerfile_MIPS|t4 [23])) # (!\registerfile_MIPS|Mux8~4_combout  & ((\registerfile_MIPS|t0 [23]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux8~4_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux8~4_combout ),
	.datac(\registerfile_MIPS|t4 [23]),
	.datad(\registerfile_MIPS|t0 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~6 (
// Equation(s):
// \registerfile_MIPS|Mux8~6_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux8~3_combout ) # ((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (((!\control_MIPS|output_control[17]~9_combout  & \registerfile_MIPS|Mux8~5_combout ))))

	.dataa(\registerfile_MIPS|Mux8~3_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\registerfile_MIPS|Mux8~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~6 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N15
dffeas \registerfile_MIPS|t3[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \registerfile_MIPS|s3[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~7 (
// Equation(s):
// \registerfile_MIPS|Mux8~7_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|t3 
// [23])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s3 [23])))))

	.dataa(\registerfile_MIPS|t3 [23]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [23]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \registerfile_MIPS|s7[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \registerfile_MIPS|t7[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~8 (
// Equation(s):
// \registerfile_MIPS|Mux8~8_combout  = (\registerfile_MIPS|Mux8~7_combout  & (((\registerfile_MIPS|t7 [23])) # (!\control_MIPS|output_control[19]~7_combout ))) # (!\registerfile_MIPS|Mux8~7_combout  & (\control_MIPS|output_control[19]~7_combout  & 
// (\registerfile_MIPS|s7 [23])))

	.dataa(\registerfile_MIPS|Mux8~7_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s7 [23]),
	.datad(\registerfile_MIPS|t7 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \registerfile_MIPS|t1[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \registerfile_MIPS|s1[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~0 (
// Equation(s):
// \registerfile_MIPS|Mux8~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|t1 
// [23])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s1 [23])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t1 [23]),
	.datac(\registerfile_MIPS|s1 [23]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N15
dffeas \registerfile_MIPS|s5[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \registerfile_MIPS|t5[23] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~1 (
// Equation(s):
// \registerfile_MIPS|Mux8~1_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux8~0_combout  & ((\registerfile_MIPS|t5 [23]))) # (!\registerfile_MIPS|Mux8~0_combout  & (\registerfile_MIPS|s5 [23])))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|Mux8~0_combout ))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|Mux8~0_combout ),
	.datac(\registerfile_MIPS|s5 [23]),
	.datad(\registerfile_MIPS|t5 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~1 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~9 (
// Equation(s):
// \registerfile_MIPS|Mux8~9_combout  = (\registerfile_MIPS|Mux8~6_combout  & ((\registerfile_MIPS|Mux8~8_combout ) # ((!\control_MIPS|output_control[17]~9_combout )))) # (!\registerfile_MIPS|Mux8~6_combout  & (((\control_MIPS|output_control[17]~9_combout  & 
// \registerfile_MIPS|Mux8~1_combout ))))

	.dataa(\registerfile_MIPS|Mux8~6_combout ),
	.datab(\registerfile_MIPS|Mux8~8_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\registerfile_MIPS|Mux8~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~9 .lut_mask = 16'hDA8A;
defparam \registerfile_MIPS|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~10 (
// Equation(s):
// \registerfile_MIPS|Mux8~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[23]~23_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux8~9_combout ))

	.dataa(\registerfile_MIPS|Mux8~9_combout ),
	.datab(gnd),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(\register_B_1|saida[23]~23_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~10 .lut_mask = 16'hFA0A;
defparam \registerfile_MIPS|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \register_A|saida[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux8~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[23] .is_wysiwyg = "true";
defparam \register_A|saida[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneiv_lcell_comb \output_register_A[23] (
// Equation(s):
// output_register_A[23] = LCELL(\register_A|saida [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [23]),
	.cin(gnd),
	.combout(output_register_A[23]),
	.cout());
// synopsys translate_off
defparam \output_register_A[23] .lut_mask = 16'hFF00;
defparam \output_register_A[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~71 (
// Equation(s):
// \alu_MIPS|Add0~71_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[23])))

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(output_register_ctrl_1[3]),
	.datad(output_register_B_1[23]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~71 .lut_mask = 16'hA5F0;
defparam \alu_MIPS|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneiv_lcell_comb \registerfile_MIPS|s0~23 (
// Equation(s):
// \registerfile_MIPS|s0~23_combout  = (\register_B_1|saida[22]~22_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida[22]~22_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~23_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~23 .lut_mask = 16'h00F0;
defparam \registerfile_MIPS|s0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N31
dffeas \registerfile_MIPS|t1[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \registerfile_MIPS|t3[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \registerfile_MIPS|t0[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \registerfile_MIPS|t2[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~2 (
// Equation(s):
// \registerfile_MIPS|Mux9~2_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t2 
// [22]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t0 [22]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t0 [22]),
	.datad(\registerfile_MIPS|t2 [22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~3 (
// Equation(s):
// \registerfile_MIPS|Mux9~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux9~2_combout  & ((\registerfile_MIPS|t3 [22]))) # (!\registerfile_MIPS|Mux9~2_combout  & (\registerfile_MIPS|t1 [22])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux9~2_combout ))))

	.dataa(\registerfile_MIPS|t1 [22]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|t3 [22]),
	.datad(\registerfile_MIPS|Mux9~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \registerfile_MIPS|s1[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \registerfile_MIPS|s3[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N19
dffeas \registerfile_MIPS|s0[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \registerfile_MIPS|s2[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~4 (
// Equation(s):
// \registerfile_MIPS|Mux9~4_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s2 [22])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s0 [22])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s0 [22]),
	.datad(\registerfile_MIPS|s2 [22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~5 (
// Equation(s):
// \registerfile_MIPS|Mux9~5_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux9~4_combout  & ((\registerfile_MIPS|s3 [22]))) # (!\registerfile_MIPS|Mux9~4_combout  & (\registerfile_MIPS|s1 [22])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux9~4_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|s1 [22]),
	.datac(\registerfile_MIPS|s3 [22]),
	.datad(\registerfile_MIPS|Mux9~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~5 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~6 (
// Equation(s):
// \registerfile_MIPS|Mux9~6_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux9~3_combout ) # ((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (((\registerfile_MIPS|Mux9~5_combout  & !\control_MIPS|output_control[19]~7_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux9~3_combout ),
	.datac(\registerfile_MIPS|Mux9~5_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~6 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneiv_lcell_comb \registerfile_MIPS|t7[22]~feeder (
// Equation(s):
// \registerfile_MIPS|t7[22]~feeder_combout  = \registerfile_MIPS|s0~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerfile_MIPS|s0~23_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|t7[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|t7[22]~feeder .lut_mask = 16'hFF00;
defparam \registerfile_MIPS|t7[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \registerfile_MIPS|t7[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|t7[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \registerfile_MIPS|t6[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \registerfile_MIPS|t5[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \registerfile_MIPS|t4[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~7 (
// Equation(s):
// \registerfile_MIPS|Mux9~7_combout  = (\control_MIPS|output_control[18]~10_combout  & (((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|t5 [22])) # (!\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t4 [22])))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|t5 [22]),
	.datac(\registerfile_MIPS|t4 [22]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~7 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~8 (
// Equation(s):
// \registerfile_MIPS|Mux9~8_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux9~7_combout  & (\registerfile_MIPS|t7 [22])) # (!\registerfile_MIPS|Mux9~7_combout  & ((\registerfile_MIPS|t6 [22]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux9~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [22]),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t6 [22]),
	.datad(\registerfile_MIPS|Mux9~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N29
dffeas \registerfile_MIPS|s4[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N11
dffeas \registerfile_MIPS|s5[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~0 (
// Equation(s):
// \registerfile_MIPS|Mux9~0_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s5 
// [22]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [22]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [22]),
	.datad(\registerfile_MIPS|s5 [22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \registerfile_MIPS|s6[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N21
dffeas \registerfile_MIPS|s7[22] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~1 (
// Equation(s):
// \registerfile_MIPS|Mux9~1_combout  = (\registerfile_MIPS|Mux9~0_combout  & (((\registerfile_MIPS|s7 [22])) # (!\control_MIPS|output_control[18]~10_combout ))) # (!\registerfile_MIPS|Mux9~0_combout  & (\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|s6 [22])))

	.dataa(\registerfile_MIPS|Mux9~0_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s6 [22]),
	.datad(\registerfile_MIPS|s7 [22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~9 (
// Equation(s):
// \registerfile_MIPS|Mux9~9_combout  = (\registerfile_MIPS|Mux9~6_combout  & ((\registerfile_MIPS|Mux9~8_combout ) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux9~6_combout  & (((\registerfile_MIPS|Mux9~1_combout  & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|Mux9~6_combout ),
	.datab(\registerfile_MIPS|Mux9~8_combout ),
	.datac(\registerfile_MIPS|Mux9~1_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~9 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~10 (
// Equation(s):
// \registerfile_MIPS|Mux9~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[22]~22_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux9~9_combout ))

	.dataa(\registerfile_MIPS|Mux9~9_combout ),
	.datab(\register_B_1|saida[22]~22_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~10 .lut_mask = 16'hCACA;
defparam \registerfile_MIPS|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N31
dffeas \register_A|saida[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux9~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[22] .is_wysiwyg = "true";
defparam \register_A|saida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneiv_lcell_comb \output_register_A[22] (
// Equation(s):
// output_register_A[22] = LCELL(\register_A|saida [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|saida [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[22]),
	.cout());
// synopsys translate_off
defparam \output_register_A[22] .lut_mask = 16'hF0F0;
defparam \output_register_A[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneiv_lcell_comb \alu_MIPS|Add0~68 (
// Equation(s):
// \alu_MIPS|Add0~68_combout  = output_register_ctrl_1[3] $ (((output_register_B_1[22] & !output_register_ctrl_1[6])))

	.dataa(output_register_B_1[22]),
	.datab(output_register_ctrl_1[6]),
	.datac(output_register_ctrl_1[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~68 .lut_mask = 16'hD2D2;
defparam \alu_MIPS|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneiv_lcell_comb \alu_MIPS|Add0~69 (
// Equation(s):
// \alu_MIPS|Add0~69_combout  = (output_register_A[22] & ((\alu_MIPS|Add0~68_combout  & (\alu_MIPS|Add0~67  & VCC)) # (!\alu_MIPS|Add0~68_combout  & (!\alu_MIPS|Add0~67 )))) # (!output_register_A[22] & ((\alu_MIPS|Add0~68_combout  & (!\alu_MIPS|Add0~67 )) # 
// (!\alu_MIPS|Add0~68_combout  & ((\alu_MIPS|Add0~67 ) # (GND)))))
// \alu_MIPS|Add0~70  = CARRY((output_register_A[22] & (!\alu_MIPS|Add0~68_combout  & !\alu_MIPS|Add0~67 )) # (!output_register_A[22] & ((!\alu_MIPS|Add0~67 ) # (!\alu_MIPS|Add0~68_combout ))))

	.dataa(output_register_A[22]),
	.datab(\alu_MIPS|Add0~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~67 ),
	.combout(\alu_MIPS|Add0~69_combout ),
	.cout(\alu_MIPS|Add0~70 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~69 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneiv_lcell_comb \alu_MIPS|Add0~72 (
// Equation(s):
// \alu_MIPS|Add0~72_combout  = ((output_register_A[23] $ (\alu_MIPS|Add0~71_combout  $ (!\alu_MIPS|Add0~70 )))) # (GND)
// \alu_MIPS|Add0~73  = CARRY((output_register_A[23] & ((\alu_MIPS|Add0~71_combout ) # (!\alu_MIPS|Add0~70 ))) # (!output_register_A[23] & (\alu_MIPS|Add0~71_combout  & !\alu_MIPS|Add0~70 )))

	.dataa(output_register_A[23]),
	.datab(\alu_MIPS|Add0~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~70 ),
	.combout(\alu_MIPS|Add0~72_combout ),
	.cout(\alu_MIPS|Add0~73 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~72 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneiv_lcell_comb \mux_Execute_2|out[23]~70 (
// Equation(s):
// \mux_Execute_2|out[23]~70_combout  = (\register_D_1|saida[22]~0_combout  & (\register_D_1|saida[22]~1_combout )) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & ((\alu_MIPS|Add0~72_combout ))) # 
// (!\register_D_1|saida[22]~1_combout  & (output_mult[23]))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(output_mult[23]),
	.datad(\alu_MIPS|Add0~72_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[23]~70 .lut_mask = 16'hDC98;
defparam \mux_Execute_2|out[23]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneiv_lcell_comb \mux_Execute_2|out[23]~71 (
// Equation(s):
// \mux_Execute_2|out[23]~71_combout  = (\mux_Execute_1|out[23]~11_combout  & ((\mux_Execute_2|out[23]~70_combout ) # ((\register_D_1|saida[22]~0_combout  & output_register_A[23])))) # (!\mux_Execute_1|out[23]~11_combout  & (\mux_Execute_2|out[23]~70_combout 
//  & ((output_register_A[23]) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(\mux_Execute_1|out[23]~11_combout ),
	.datab(\register_D_1|saida[22]~0_combout ),
	.datac(\mux_Execute_2|out[23]~70_combout ),
	.datad(output_register_A[23]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[23]~71 .lut_mask = 16'hF8B0;
defparam \mux_Execute_2|out[23]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \register_D_1|saida[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[23] .is_wysiwyg = "true";
defparam \register_D_1|saida[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneiv_lcell_comb \output_register_D_1[23] (
// Equation(s):
// output_register_D_1[23] = LCELL(\register_D_1|saida [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [23]),
	.cin(gnd),
	.combout(output_register_D_1[23]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[23] .lut_mask = 16'hFF00;
defparam \output_register_D_1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \register_D_2|saida[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[23] .is_wysiwyg = "true";
defparam \register_D_2|saida[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneiv_lcell_comb \registerfile_MIPS|s0~26 (
// Equation(s):
// \registerfile_MIPS|s0~26_combout  = (!\reset~input_o  & \register_B_1|saida[25]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[25]~25_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~26_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~26 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \registerfile_MIPS|t2[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \registerfile_MIPS|s2[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~0 (
// Equation(s):
// \registerfile_MIPS|Mux6~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|t2 
// [25])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s2 [25])))))

	.dataa(\registerfile_MIPS|t2 [25]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [25]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~0 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \registerfile_MIPS|s6[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \registerfile_MIPS|t6[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~1 (
// Equation(s):
// \registerfile_MIPS|Mux6~1_combout  = (\registerfile_MIPS|Mux6~0_combout  & (((\registerfile_MIPS|t6 [25])) # (!\control_MIPS|output_control[19]~7_combout ))) # (!\registerfile_MIPS|Mux6~0_combout  & (\control_MIPS|output_control[19]~7_combout  & 
// (\registerfile_MIPS|s6 [25])))

	.dataa(\registerfile_MIPS|Mux6~0_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s6 [25]),
	.datad(\registerfile_MIPS|t6 [25]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N23
dffeas \registerfile_MIPS|s4[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \registerfile_MIPS|t4[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \registerfile_MIPS|t0[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \registerfile_MIPS|s0[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~4 (
// Equation(s):
// \registerfile_MIPS|Mux6~4_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|t0 
// [25])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s0 [25])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t0 [25]),
	.datac(\registerfile_MIPS|s0 [25]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~4 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~5 (
// Equation(s):
// \registerfile_MIPS|Mux6~5_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux6~4_combout  & ((\registerfile_MIPS|t4 [25]))) # (!\registerfile_MIPS|Mux6~4_combout  & (\registerfile_MIPS|s4 [25])))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux6~4_combout ))))

	.dataa(\registerfile_MIPS|s4 [25]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|t4 [25]),
	.datad(\registerfile_MIPS|Mux6~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \registerfile_MIPS|s5[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \registerfile_MIPS|s1[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~2 (
// Equation(s):
// \registerfile_MIPS|Mux6~2_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s5 [25]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s1 [25] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s5 [25]),
	.datac(\registerfile_MIPS|s1 [25]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~2 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \registerfile_MIPS|t5[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \registerfile_MIPS|t1[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~3 (
// Equation(s):
// \registerfile_MIPS|Mux6~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux6~2_combout  & (\registerfile_MIPS|t5 [25])) # (!\registerfile_MIPS|Mux6~2_combout  & ((\registerfile_MIPS|t1 [25]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux6~2_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux6~2_combout ),
	.datac(\registerfile_MIPS|t5 [25]),
	.datad(\registerfile_MIPS|t1 [25]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~6 (
// Equation(s):
// \registerfile_MIPS|Mux6~6_combout  = (\control_MIPS|output_control[17]~9_combout  & (((\control_MIPS|output_control[18]~10_combout ) # (\registerfile_MIPS|Mux6~3_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|Mux6~5_combout  & (!\control_MIPS|output_control[18]~10_combout )))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux6~5_combout ),
	.datac(\control_MIPS|output_control[18]~10_combout ),
	.datad(\registerfile_MIPS|Mux6~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~6 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \registerfile_MIPS|t7[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N15
dffeas \registerfile_MIPS|t3[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \registerfile_MIPS|s7[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \registerfile_MIPS|s3[25] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~7 (
// Equation(s):
// \registerfile_MIPS|Mux6~7_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s7 
// [25])) # (!\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s3 [25])))))

	.dataa(\registerfile_MIPS|s7 [25]),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s3 [25]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~8 (
// Equation(s):
// \registerfile_MIPS|Mux6~8_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux6~7_combout  & (\registerfile_MIPS|t7 [25])) # (!\registerfile_MIPS|Mux6~7_combout  & ((\registerfile_MIPS|t3 [25]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux6~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [25]),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|t3 [25]),
	.datad(\registerfile_MIPS|Mux6~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~9 (
// Equation(s):
// \registerfile_MIPS|Mux6~9_combout  = (\registerfile_MIPS|Mux6~6_combout  & (((\registerfile_MIPS|Mux6~8_combout ) # (!\control_MIPS|output_control[18]~10_combout )))) # (!\registerfile_MIPS|Mux6~6_combout  & (\registerfile_MIPS|Mux6~1_combout  & 
// (\control_MIPS|output_control[18]~10_combout )))

	.dataa(\registerfile_MIPS|Mux6~1_combout ),
	.datab(\registerfile_MIPS|Mux6~6_combout ),
	.datac(\control_MIPS|output_control[18]~10_combout ),
	.datad(\registerfile_MIPS|Mux6~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~9 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~10 (
// Equation(s):
// \registerfile_MIPS|Mux6~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[25]~25_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux6~9_combout ))

	.dataa(\registerfile_MIPS|Mux6~9_combout ),
	.datab(gnd),
	.datac(\register_B_1|saida[25]~25_combout ),
	.datad(\control_MIPS|output_control[21]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~10 .lut_mask = 16'hF0AA;
defparam \registerfile_MIPS|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \register_A|saida[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux6~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[25] .is_wysiwyg = "true";
defparam \register_A|saida[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneiv_lcell_comb \output_register_A[25] (
// Equation(s):
// output_register_A[25] = LCELL(\register_A|saida [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [25]),
	.cin(gnd),
	.combout(output_register_A[25]),
	.cout());
// synopsys translate_off
defparam \output_register_A[25] .lut_mask = 16'hFF00;
defparam \output_register_A[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneiv_lcell_comb \alu_MIPS|Add0~77 (
// Equation(s):
// \alu_MIPS|Add0~77_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[25])))

	.dataa(gnd),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[25]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~77 .lut_mask = 16'hC3CC;
defparam \alu_MIPS|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneiv_lcell_comb \registerfile_MIPS|s0~25 (
// Equation(s):
// \registerfile_MIPS|s0~25_combout  = (\register_B_1|saida[24]~24_combout  & !\reset~input_o )

	.dataa(\register_B_1|saida[24]~24_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~25_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~25 .lut_mask = 16'h0A0A;
defparam \registerfile_MIPS|s0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \registerfile_MIPS|t4[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \registerfile_MIPS|t6[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~7 (
// Equation(s):
// \registerfile_MIPS|Mux7~7_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t6 
// [24]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t4 [24]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t4 [24]),
	.datad(\registerfile_MIPS|t6 [24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \registerfile_MIPS|t5[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \registerfile_MIPS|t7[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~8 (
// Equation(s):
// \registerfile_MIPS|Mux7~8_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux7~7_combout  & ((\registerfile_MIPS|t7 [24]))) # (!\registerfile_MIPS|Mux7~7_combout  & (\registerfile_MIPS|t5 [24])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux7~7_combout ))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux7~7_combout ),
	.datac(\registerfile_MIPS|t5 [24]),
	.datad(\registerfile_MIPS|t7 [24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \registerfile_MIPS|s2[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \registerfile_MIPS|s3[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \registerfile_MIPS|s0[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \registerfile_MIPS|s1[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~4 (
// Equation(s):
// \registerfile_MIPS|Mux7~4_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout ) # ((\registerfile_MIPS|s1 [24])))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|s0 [24])))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s0 [24]),
	.datad(\registerfile_MIPS|s1 [24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~5 (
// Equation(s):
// \registerfile_MIPS|Mux7~5_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux7~4_combout  & ((\registerfile_MIPS|s3 [24]))) # (!\registerfile_MIPS|Mux7~4_combout  & (\registerfile_MIPS|s2 [24])))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux7~4_combout ))))

	.dataa(\registerfile_MIPS|s2 [24]),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s3 [24]),
	.datad(\registerfile_MIPS|Mux7~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \registerfile_MIPS|s6[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N3
dffeas \registerfile_MIPS|s4[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~2 (
// Equation(s):
// \registerfile_MIPS|Mux7~2_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|s6 [24]) # ((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|s4 [24] & 
// !\control_MIPS|output_control[17]~9_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|s6 [24]),
	.datac(\registerfile_MIPS|s4 [24]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~2 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \registerfile_MIPS|s7[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \registerfile_MIPS|s5[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~3 (
// Equation(s):
// \registerfile_MIPS|Mux7~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux7~2_combout  & (\registerfile_MIPS|s7 [24])) # (!\registerfile_MIPS|Mux7~2_combout  & ((\registerfile_MIPS|s5 [24]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux7~2_combout ))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux7~2_combout ),
	.datac(\registerfile_MIPS|s7 [24]),
	.datad(\registerfile_MIPS|s5 [24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~6 (
// Equation(s):
// \registerfile_MIPS|Mux7~6_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|Mux7~3_combout ))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|Mux7~5_combout ))))

	.dataa(\registerfile_MIPS|Mux7~5_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux7~3_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~6 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \registerfile_MIPS|t3[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \registerfile_MIPS|t2[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \registerfile_MIPS|t1[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \registerfile_MIPS|t0[24] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~0 (
// Equation(s):
// \registerfile_MIPS|Mux7~0_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t1 [24]) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|t0 [24] & 
// !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t1 [24]),
	.datac(\registerfile_MIPS|t0 [24]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~0 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~1 (
// Equation(s):
// \registerfile_MIPS|Mux7~1_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux7~0_combout  & (\registerfile_MIPS|t3 [24])) # (!\registerfile_MIPS|Mux7~0_combout  & ((\registerfile_MIPS|t2 [24]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux7~0_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|t3 [24]),
	.datac(\registerfile_MIPS|t2 [24]),
	.datad(\registerfile_MIPS|Mux7~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~9 (
// Equation(s):
// \registerfile_MIPS|Mux7~9_combout  = (\registerfile_MIPS|Mux7~6_combout  & ((\registerfile_MIPS|Mux7~8_combout ) # ((!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux7~6_combout  & (((\registerfile_MIPS|Mux7~1_combout  & 
// \control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|Mux7~8_combout ),
	.datab(\registerfile_MIPS|Mux7~6_combout ),
	.datac(\registerfile_MIPS|Mux7~1_combout ),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~9 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~10 (
// Equation(s):
// \registerfile_MIPS|Mux7~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[24]~24_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux7~9_combout ))

	.dataa(\registerfile_MIPS|Mux7~9_combout ),
	.datab(\register_B_1|saida[24]~24_combout ),
	.datac(gnd),
	.datad(\control_MIPS|output_control[21]~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~10 .lut_mask = 16'hCCAA;
defparam \registerfile_MIPS|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \register_A|saida[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux7~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[24] .is_wysiwyg = "true";
defparam \register_A|saida[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneiv_lcell_comb \output_register_A[24] (
// Equation(s):
// output_register_A[24] = LCELL(\register_A|saida [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|saida [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[24]),
	.cout());
// synopsys translate_off
defparam \output_register_A[24] .lut_mask = 16'hF0F0;
defparam \output_register_A[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneiv_lcell_comb \alu_MIPS|Add0~74 (
// Equation(s):
// \alu_MIPS|Add0~74_combout  = output_register_ctrl_1[3] $ (((output_register_B_1[24] & !output_register_ctrl_1[6])))

	.dataa(output_register_B_1[24]),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_ctrl_1[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~74 .lut_mask = 16'hC6C6;
defparam \alu_MIPS|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneiv_lcell_comb \alu_MIPS|Add0~75 (
// Equation(s):
// \alu_MIPS|Add0~75_combout  = (output_register_A[24] & ((\alu_MIPS|Add0~74_combout  & (\alu_MIPS|Add0~73  & VCC)) # (!\alu_MIPS|Add0~74_combout  & (!\alu_MIPS|Add0~73 )))) # (!output_register_A[24] & ((\alu_MIPS|Add0~74_combout  & (!\alu_MIPS|Add0~73 )) # 
// (!\alu_MIPS|Add0~74_combout  & ((\alu_MIPS|Add0~73 ) # (GND)))))
// \alu_MIPS|Add0~76  = CARRY((output_register_A[24] & (!\alu_MIPS|Add0~74_combout  & !\alu_MIPS|Add0~73 )) # (!output_register_A[24] & ((!\alu_MIPS|Add0~73 ) # (!\alu_MIPS|Add0~74_combout ))))

	.dataa(output_register_A[24]),
	.datab(\alu_MIPS|Add0~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~73 ),
	.combout(\alu_MIPS|Add0~75_combout ),
	.cout(\alu_MIPS|Add0~76 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~75 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~78 (
// Equation(s):
// \alu_MIPS|Add0~78_combout  = ((\alu_MIPS|Add0~77_combout  $ (output_register_A[25] $ (!\alu_MIPS|Add0~76 )))) # (GND)
// \alu_MIPS|Add0~79  = CARRY((\alu_MIPS|Add0~77_combout  & ((output_register_A[25]) # (!\alu_MIPS|Add0~76 ))) # (!\alu_MIPS|Add0~77_combout  & (output_register_A[25] & !\alu_MIPS|Add0~76 )))

	.dataa(\alu_MIPS|Add0~77_combout ),
	.datab(output_register_A[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~76 ),
	.combout(\alu_MIPS|Add0~78_combout ),
	.cout(\alu_MIPS|Add0~79 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~78 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneiv_lcell_comb \output_mult[25] (
// Equation(s):
// output_mult[25] = LCELL(\multiplicador|ACC0|Saidas [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [25]),
	.cin(gnd),
	.combout(output_mult[25]),
	.cout());
// synopsys translate_off
defparam \output_mult[25] .lut_mask = 16'hFF00;
defparam \output_mult[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneiv_lcell_comb \mux_Execute_2|out[25]~74 (
// Equation(s):
// \mux_Execute_2|out[25]~74_combout  = (\register_D_1|saida[22]~0_combout  & (\register_D_1|saida[22]~1_combout )) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~78_combout )) # 
// (!\register_D_1|saida[22]~1_combout  & ((output_mult[25])))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(\alu_MIPS|Add0~78_combout ),
	.datad(output_mult[25]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[25]~74 .lut_mask = 16'hD9C8;
defparam \mux_Execute_2|out[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneiv_lcell_comb \mux_Execute_1|out[25]~12 (
// Equation(s):
// \mux_Execute_1|out[25]~12_combout  = (!output_register_ctrl_1[6] & output_register_B_1[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[25]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[25]~12 .lut_mask = 16'h0F00;
defparam \mux_Execute_1|out[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneiv_lcell_comb \mux_Execute_2|out[25]~75 (
// Equation(s):
// \mux_Execute_2|out[25]~75_combout  = (\register_D_1|saida[22]~0_combout  & ((output_register_A[25] & ((\mux_Execute_2|out[25]~74_combout ) # (\mux_Execute_1|out[25]~12_combout ))) # (!output_register_A[25] & (\mux_Execute_2|out[25]~74_combout  & 
// \mux_Execute_1|out[25]~12_combout )))) # (!\register_D_1|saida[22]~0_combout  & (((\mux_Execute_2|out[25]~74_combout ))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(output_register_A[25]),
	.datac(\mux_Execute_2|out[25]~74_combout ),
	.datad(\mux_Execute_1|out[25]~12_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[25]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[25]~75 .lut_mask = 16'hF8D0;
defparam \mux_Execute_2|out[25]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \register_D_1|saida[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[25]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[25] .is_wysiwyg = "true";
defparam \register_D_1|saida[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneiv_lcell_comb \output_register_D_1[25] (
// Equation(s):
// output_register_D_1[25] = LCELL(\register_D_1|saida [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [25]),
	.cin(gnd),
	.combout(output_register_D_1[25]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[25] .lut_mask = 16'hFF00;
defparam \output_register_D_1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \register_D_2|saida[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[25] .is_wysiwyg = "true";
defparam \register_D_2|saida[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneiv_ram_block \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\register_CTRL_2|saida [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(\CLK_SYS~clkctrl_outclk ),
	.ena0(\register_CTRL_2|saida [1]),
	.ena1(!\register_CTRL_2|saida [1]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\register_B_2|saida [26],\register_B_2|saida [25],\register_B_2|saida [24],\register_B_2|saida [23],\register_B_2|saida [22],\register_B_2|saida [21],\register_B_2|saida [20],\register_B_2|saida [19],\register_B_2|saida [18]}),
	.portaaddr({\datamemory_MIPS|Add0~0_combout ,\output_register_D_1[8]~_wirecell_combout ,output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\datamemory_MIPS|Add0~0_combout ,\output_register_D_1[8]~_wirecell_combout ,output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "datamemory:datamemory_MIPS|altsyncram:memory_rtl_0|altsyncram_fli1:auto_generated|ALTSYNCRAM";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 1023;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneiv_lcell_comb \output_datamemory[26] (
// Equation(s):
// output_datamemory[26] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a26 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(output_datamemory[26]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[26] .lut_mask = 16'hFF00;
defparam \output_datamemory[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneiv_lcell_comb \output_mult[26] (
// Equation(s):
// output_mult[26] = LCELL(\multiplicador|ACC0|Saidas [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [26]),
	.cin(gnd),
	.combout(output_mult[26]),
	.cout());
// synopsys translate_off
defparam \output_mult[26] .lut_mask = 16'hFF00;
defparam \output_mult[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneiv_lcell_comb \registerfile_MIPS|s0~27 (
// Equation(s):
// \registerfile_MIPS|s0~27_combout  = (\register_B_1|saida[26]~26_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida[26]~26_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~27_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~27 .lut_mask = 16'h00F0;
defparam \registerfile_MIPS|s0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \registerfile_MIPS|t0[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \registerfile_MIPS|t2[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~2 (
// Equation(s):
// \registerfile_MIPS|Mux5~2_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t2 
// [26]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t0 [26]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t0 [26]),
	.datad(\registerfile_MIPS|t2 [26]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N9
dffeas \registerfile_MIPS|t3[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \registerfile_MIPS|t1[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~3 (
// Equation(s):
// \registerfile_MIPS|Mux5~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux5~2_combout  & (\registerfile_MIPS|t3 [26])) # (!\registerfile_MIPS|Mux5~2_combout  & ((\registerfile_MIPS|t1 [26]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux5~2_combout ))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux5~2_combout ),
	.datac(\registerfile_MIPS|t3 [26]),
	.datad(\registerfile_MIPS|t1 [26]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \registerfile_MIPS|s1[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \registerfile_MIPS|s3[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \registerfile_MIPS|s2[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \registerfile_MIPS|s0[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~4 (
// Equation(s):
// \registerfile_MIPS|Mux5~4_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|s2 [26]) # ((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|s0 [26] & 
// !\control_MIPS|output_control[17]~9_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|s2 [26]),
	.datac(\registerfile_MIPS|s0 [26]),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~4 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~5 (
// Equation(s):
// \registerfile_MIPS|Mux5~5_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux5~4_combout  & ((\registerfile_MIPS|s3 [26]))) # (!\registerfile_MIPS|Mux5~4_combout  & (\registerfile_MIPS|s1 [26])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux5~4_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|s1 [26]),
	.datac(\registerfile_MIPS|s3 [26]),
	.datad(\registerfile_MIPS|Mux5~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~5 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~6 (
// Equation(s):
// \registerfile_MIPS|Mux5~6_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux5~3_combout ) # ((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (((\registerfile_MIPS|Mux5~5_combout  & !\control_MIPS|output_control[19]~7_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux5~3_combout ),
	.datac(\registerfile_MIPS|Mux5~5_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~6 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \registerfile_MIPS|t7[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \registerfile_MIPS|t6[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \registerfile_MIPS|t4[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \registerfile_MIPS|t5[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~7 (
// Equation(s):
// \registerfile_MIPS|Mux5~7_combout  = (\control_MIPS|output_control[18]~10_combout  & (\control_MIPS|output_control[17]~9_combout )) # (!\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t5 
// [26]))) # (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|t4 [26]))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|t4 [26]),
	.datad(\registerfile_MIPS|t5 [26]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~8 (
// Equation(s):
// \registerfile_MIPS|Mux5~8_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux5~7_combout  & (\registerfile_MIPS|t7 [26])) # (!\registerfile_MIPS|Mux5~7_combout  & ((\registerfile_MIPS|t6 [26]))))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux5~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [26]),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t6 [26]),
	.datad(\registerfile_MIPS|Mux5~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N19
dffeas \registerfile_MIPS|s4[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \registerfile_MIPS|s5[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~0 (
// Equation(s):
// \registerfile_MIPS|Mux5~0_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout ) # ((\registerfile_MIPS|s5 [26])))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|s4 [26])))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s4 [26]),
	.datad(\registerfile_MIPS|s5 [26]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \registerfile_MIPS|s6[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \registerfile_MIPS|s7[26] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~1 (
// Equation(s):
// \registerfile_MIPS|Mux5~1_combout  = (\registerfile_MIPS|Mux5~0_combout  & (((\registerfile_MIPS|s7 [26])) # (!\control_MIPS|output_control[18]~10_combout ))) # (!\registerfile_MIPS|Mux5~0_combout  & (\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|s6 [26])))

	.dataa(\registerfile_MIPS|Mux5~0_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s6 [26]),
	.datad(\registerfile_MIPS|s7 [26]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~9 (
// Equation(s):
// \registerfile_MIPS|Mux5~9_combout  = (\registerfile_MIPS|Mux5~6_combout  & ((\registerfile_MIPS|Mux5~8_combout ) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux5~6_combout  & (((\registerfile_MIPS|Mux5~1_combout  & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|Mux5~6_combout ),
	.datab(\registerfile_MIPS|Mux5~8_combout ),
	.datac(\registerfile_MIPS|Mux5~1_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~9 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~10 (
// Equation(s):
// \registerfile_MIPS|Mux5~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[26]~26_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux5~9_combout )))

	.dataa(gnd),
	.datab(\register_B_1|saida[26]~26_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(\registerfile_MIPS|Mux5~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~10 .lut_mask = 16'hCFC0;
defparam \registerfile_MIPS|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \register_A|saida[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[26] .is_wysiwyg = "true";
defparam \register_A|saida[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneiv_lcell_comb \output_register_A[26] (
// Equation(s):
// output_register_A[26] = LCELL(\register_A|saida [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [26]),
	.cin(gnd),
	.combout(output_register_A[26]),
	.cout());
// synopsys translate_off
defparam \output_register_A[26] .lut_mask = 16'hFF00;
defparam \output_register_A[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneiv_lcell_comb \alu_MIPS|Add0~80 (
// Equation(s):
// \alu_MIPS|Add0~80_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[26])))

	.dataa(gnd),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[26]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~80 .lut_mask = 16'hC3CC;
defparam \alu_MIPS|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneiv_lcell_comb \alu_MIPS|Add0~81 (
// Equation(s):
// \alu_MIPS|Add0~81_combout  = (output_register_A[26] & ((\alu_MIPS|Add0~80_combout  & (\alu_MIPS|Add0~79  & VCC)) # (!\alu_MIPS|Add0~80_combout  & (!\alu_MIPS|Add0~79 )))) # (!output_register_A[26] & ((\alu_MIPS|Add0~80_combout  & (!\alu_MIPS|Add0~79 )) # 
// (!\alu_MIPS|Add0~80_combout  & ((\alu_MIPS|Add0~79 ) # (GND)))))
// \alu_MIPS|Add0~82  = CARRY((output_register_A[26] & (!\alu_MIPS|Add0~80_combout  & !\alu_MIPS|Add0~79 )) # (!output_register_A[26] & ((!\alu_MIPS|Add0~79 ) # (!\alu_MIPS|Add0~80_combout ))))

	.dataa(output_register_A[26]),
	.datab(\alu_MIPS|Add0~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~79 ),
	.combout(\alu_MIPS|Add0~81_combout ),
	.cout(\alu_MIPS|Add0~82 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~81 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneiv_lcell_comb \mux_Execute_2|out[26]~77 (
// Equation(s):
// \mux_Execute_2|out[26]~77_combout  = (\register_D_1|saida[22]~1_combout  & ((\alu_MIPS|Add0~81_combout ))) # (!\register_D_1|saida[22]~1_combout  & (output_mult[26]))

	.dataa(output_mult[26]),
	.datab(gnd),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(\alu_MIPS|Add0~81_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[26]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[26]~77 .lut_mask = 16'hFA0A;
defparam \mux_Execute_2|out[26]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneiv_lcell_comb \mux_Execute_2|out[26]~76 (
// Equation(s):
// \mux_Execute_2|out[26]~76_combout  = (output_register_A[26] & ((\register_D_1|saida[22]~1_combout ) # ((!output_register_ctrl_1[6] & output_register_B_1[26])))) # (!output_register_A[26] & (\register_D_1|saida[22]~1_combout  & (!output_register_ctrl_1[6] 
// & output_register_B_1[26])))

	.dataa(output_register_A[26]),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[26]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[26]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[26]~76 .lut_mask = 16'h8E88;
defparam \mux_Execute_2|out[26]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneiv_lcell_comb \mux_Execute_2|out[26]~93 (
// Equation(s):
// \mux_Execute_2|out[26]~93_combout  = (output_register_ctrl_1[5] & (\mux_Execute_2|out[26]~77_combout )) # (!output_register_ctrl_1[5] & ((output_register_ctrl_1[4] & ((\mux_Execute_2|out[26]~76_combout ))) # (!output_register_ctrl_1[4] & 
// (\mux_Execute_2|out[26]~77_combout ))))

	.dataa(output_register_ctrl_1[5]),
	.datab(\mux_Execute_2|out[26]~77_combout ),
	.datac(\mux_Execute_2|out[26]~76_combout ),
	.datad(output_register_ctrl_1[4]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[26]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[26]~93 .lut_mask = 16'hD8CC;
defparam \mux_Execute_2|out[26]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \register_D_1|saida[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[26]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[26] .is_wysiwyg = "true";
defparam \register_D_1|saida[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneiv_lcell_comb \output_register_D_1[26] (
// Equation(s):
// output_register_D_1[26] = LCELL(\register_D_1|saida [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [26]),
	.cin(gnd),
	.combout(output_register_D_1[26]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[26] .lut_mask = 16'hFF00;
defparam \output_register_D_1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \register_D_2|saida[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[26] .is_wysiwyg = "true";
defparam \register_D_2|saida[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneiv_lcell_comb \register_B_1|saida[26]~26 (
// Equation(s):
// \register_B_1|saida[26]~26_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[26])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [26])))

	.dataa(output_datamemory[26]),
	.datab(\register_CTRL_3|saida [0]),
	.datac(gnd),
	.datad(\register_D_2|saida [26]),
	.cin(gnd),
	.combout(\register_B_1|saida[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[26]~26 .lut_mask = 16'hBB88;
defparam \register_B_1|saida[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~4 (
// Equation(s):
// \registerfile_MIPS|Mux37~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s2 [26]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s0 [26] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s0 [26]),
	.datac(\registerfile_MIPS|s2 [26]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~4 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~5 (
// Equation(s):
// \registerfile_MIPS|Mux37~5_combout  = (\registerfile_MIPS|Mux37~4_combout  & (((\registerfile_MIPS|s3 [26])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux37~4_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|s1 [26])))

	.dataa(\registerfile_MIPS|Mux37~4_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s1 [26]),
	.datad(\registerfile_MIPS|s3 [26]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~2 (
// Equation(s):
// \registerfile_MIPS|Mux37~2_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|t2 [26]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t0 [26] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|t0 [26]),
	.datac(\registerfile_MIPS|t2 [26]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~3 (
// Equation(s):
// \registerfile_MIPS|Mux37~3_combout  = (\registerfile_MIPS|Mux37~2_combout  & (((\registerfile_MIPS|t3 [26])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux37~2_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|t1 [26])))

	.dataa(\registerfile_MIPS|Mux37~2_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [26]),
	.datad(\registerfile_MIPS|t3 [26]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~6 (
// Equation(s):
// \registerfile_MIPS|Mux37~6_combout  = (\control_MIPS|output_control[14]~4_combout  & (\control_MIPS|output_control[15]~3_combout )) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|Mux37~3_combout ))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|Mux37~5_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|Mux37~5_combout ),
	.datad(\registerfile_MIPS|Mux37~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~6 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~7 (
// Equation(s):
// \registerfile_MIPS|Mux37~7_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|t5 [26]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t4 [26] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|t4 [26]),
	.datac(\registerfile_MIPS|t5 [26]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~8 (
// Equation(s):
// \registerfile_MIPS|Mux37~8_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux37~7_combout  & ((\registerfile_MIPS|t7 [26]))) # (!\registerfile_MIPS|Mux37~7_combout  & (\registerfile_MIPS|t6 [26])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux37~7_combout ))))

	.dataa(\registerfile_MIPS|t6 [26]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux37~7_combout ),
	.datad(\registerfile_MIPS|t7 [26]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~8 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~0 (
// Equation(s):
// \registerfile_MIPS|Mux37~0_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|s5 [26]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s4 [26] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|s4 [26]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s5 [26]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~0 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~1 (
// Equation(s):
// \registerfile_MIPS|Mux37~1_combout  = (\registerfile_MIPS|Mux37~0_combout  & (((\registerfile_MIPS|s7 [26]) # (!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux37~0_combout  & (\registerfile_MIPS|s6 [26] & 
// ((\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|Mux37~0_combout ),
	.datab(\registerfile_MIPS|s6 [26]),
	.datac(\registerfile_MIPS|s7 [26]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~1 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~9 (
// Equation(s):
// \registerfile_MIPS|Mux37~9_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux37~6_combout  & (\registerfile_MIPS|Mux37~8_combout )) # (!\registerfile_MIPS|Mux37~6_combout  & ((\registerfile_MIPS|Mux37~1_combout ))))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux37~6_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux37~6_combout ),
	.datac(\registerfile_MIPS|Mux37~8_combout ),
	.datad(\registerfile_MIPS|Mux37~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~9 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \register_B_1|saida[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[26]~26_combout ),
	.asdata(\registerfile_MIPS|Mux37~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[26] .is_wysiwyg = "true";
defparam \register_B_1|saida[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneiv_lcell_comb \output_register_B_1[26] (
// Equation(s):
// output_register_B_1[26] = LCELL(\register_B_1|saida [26])

	.dataa(gnd),
	.datab(\register_B_1|saida [26]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[26]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[26] .lut_mask = 16'hCCCC;
defparam \output_register_B_1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \register_B_2|saida[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[26] .is_wysiwyg = "true";
defparam \register_B_2|saida[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneiv_lcell_comb \output_datamemory[25] (
// Equation(s):
// output_datamemory[25] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a25 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(output_datamemory[25]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[25] .lut_mask = 16'hFF00;
defparam \output_datamemory[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneiv_lcell_comb \register_B_1|saida[25]~25 (
// Equation(s):
// \register_B_1|saida[25]~25_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[25]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [25]))

	.dataa(\register_D_2|saida [25]),
	.datab(\register_CTRL_3|saida [0]),
	.datac(gnd),
	.datad(output_datamemory[25]),
	.cin(gnd),
	.combout(\register_B_1|saida[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[25]~25 .lut_mask = 16'hEE22;
defparam \register_B_1|saida[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~0 (
// Equation(s):
// \registerfile_MIPS|Mux38~0_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t2 [25]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s2 [25]))))

	.dataa(\registerfile_MIPS|s2 [25]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t2 [25]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~0 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~1 (
// Equation(s):
// \registerfile_MIPS|Mux38~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux38~0_combout  & (\registerfile_MIPS|t6 [25])) # (!\registerfile_MIPS|Mux38~0_combout  & ((\registerfile_MIPS|s6 [25]))))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux38~0_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux38~0_combout ),
	.datac(\registerfile_MIPS|t6 [25]),
	.datad(\registerfile_MIPS|s6 [25]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~7 (
// Equation(s):
// \registerfile_MIPS|Mux38~7_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s7 
// [25])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s3 [25])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s7 [25]),
	.datad(\registerfile_MIPS|s3 [25]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~8 (
// Equation(s):
// \registerfile_MIPS|Mux38~8_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux38~7_combout  & (\registerfile_MIPS|t7 [25])) # (!\registerfile_MIPS|Mux38~7_combout  & ((\registerfile_MIPS|t3 [25]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux38~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [25]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t3 [25]),
	.datad(\registerfile_MIPS|Mux38~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~4 (
// Equation(s):
// \registerfile_MIPS|Mux38~4_combout  = (\control_MIPS|output_control[14]~4_combout  & (\control_MIPS|output_control[15]~3_combout )) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|t0 
// [25])) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s0 [25])))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t0 [25]),
	.datad(\registerfile_MIPS|s0 [25]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~5 (
// Equation(s):
// \registerfile_MIPS|Mux38~5_combout  = (\registerfile_MIPS|Mux38~4_combout  & ((\registerfile_MIPS|t4 [25]) # ((!\control_MIPS|output_control[14]~4_combout )))) # (!\registerfile_MIPS|Mux38~4_combout  & (((\registerfile_MIPS|s4 [25] & 
// \control_MIPS|output_control[14]~4_combout ))))

	.dataa(\registerfile_MIPS|Mux38~4_combout ),
	.datab(\registerfile_MIPS|t4 [25]),
	.datac(\registerfile_MIPS|s4 [25]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~5 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~2 (
// Equation(s):
// \registerfile_MIPS|Mux38~2_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s5 
// [25])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s1 [25])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s5 [25]),
	.datad(\registerfile_MIPS|s1 [25]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~3 (
// Equation(s):
// \registerfile_MIPS|Mux38~3_combout  = (\registerfile_MIPS|Mux38~2_combout  & ((\registerfile_MIPS|t5 [25]) # ((!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux38~2_combout  & (((\registerfile_MIPS|t1 [25] & 
// \control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|Mux38~2_combout ),
	.datab(\registerfile_MIPS|t5 [25]),
	.datac(\registerfile_MIPS|t1 [25]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~3 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~6 (
// Equation(s):
// \registerfile_MIPS|Mux38~6_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|Mux38~3_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|Mux38~5_combout )))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|Mux38~5_combout ),
	.datad(\registerfile_MIPS|Mux38~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~6 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~9 (
// Equation(s):
// \registerfile_MIPS|Mux38~9_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux38~6_combout  & ((\registerfile_MIPS|Mux38~8_combout ))) # (!\registerfile_MIPS|Mux38~6_combout  & (\registerfile_MIPS|Mux38~1_combout )))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux38~6_combout ))))

	.dataa(\registerfile_MIPS|Mux38~1_combout ),
	.datab(\registerfile_MIPS|Mux38~8_combout ),
	.datac(\control_MIPS|output_control[13]~1_combout ),
	.datad(\registerfile_MIPS|Mux38~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \register_B_1|saida[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[25]~25_combout ),
	.asdata(\registerfile_MIPS|Mux38~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[25] .is_wysiwyg = "true";
defparam \register_B_1|saida[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneiv_lcell_comb \output_register_B_1[25] (
// Equation(s):
// output_register_B_1[25] = LCELL(\register_B_1|saida [25])

	.dataa(\register_B_1|saida [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[25]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[25] .lut_mask = 16'hAAAA;
defparam \output_register_B_1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \register_B_2|saida[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[25] .is_wysiwyg = "true";
defparam \register_B_2|saida[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneiv_lcell_comb \output_datamemory[24] (
// Equation(s):
// output_datamemory[24] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a24 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(output_datamemory[24]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[24] .lut_mask = 16'hFF00;
defparam \output_datamemory[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneiv_lcell_comb \output_mult[24] (
// Equation(s):
// output_mult[24] = LCELL(\multiplicador|ACC0|Saidas [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [24]),
	.cin(gnd),
	.combout(output_mult[24]),
	.cout());
// synopsys translate_off
defparam \output_mult[24] .lut_mask = 16'hFF00;
defparam \output_mult[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneiv_lcell_comb \mux_Execute_2|out[24]~73 (
// Equation(s):
// \mux_Execute_2|out[24]~73_combout  = (\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~75_combout )) # (!\register_D_1|saida[22]~1_combout  & ((output_mult[24])))

	.dataa(\alu_MIPS|Add0~75_combout ),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(gnd),
	.datad(output_mult[24]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[24]~73 .lut_mask = 16'hBB88;
defparam \mux_Execute_2|out[24]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneiv_lcell_comb \mux_Execute_2|out[24]~72 (
// Equation(s):
// \mux_Execute_2|out[24]~72_combout  = (output_register_A[24] & ((\register_D_1|saida[22]~1_combout ) # ((!output_register_ctrl_1[6] & output_register_B_1[24])))) # (!output_register_A[24] & (!output_register_ctrl_1[6] & (output_register_B_1[24] & 
// \register_D_1|saida[22]~1_combout )))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_A[24]),
	.datac(output_register_B_1[24]),
	.datad(\register_D_1|saida[22]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[24]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[24]~72 .lut_mask = 16'hDC40;
defparam \mux_Execute_2|out[24]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneiv_lcell_comb \mux_Execute_2|out[24]~92 (
// Equation(s):
// \mux_Execute_2|out[24]~92_combout  = (output_register_ctrl_1[5] & (\mux_Execute_2|out[24]~73_combout )) # (!output_register_ctrl_1[5] & ((output_register_ctrl_1[4] & ((\mux_Execute_2|out[24]~72_combout ))) # (!output_register_ctrl_1[4] & 
// (\mux_Execute_2|out[24]~73_combout ))))

	.dataa(output_register_ctrl_1[5]),
	.datab(\mux_Execute_2|out[24]~73_combout ),
	.datac(\mux_Execute_2|out[24]~72_combout ),
	.datad(output_register_ctrl_1[4]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[24]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[24]~92 .lut_mask = 16'hD8CC;
defparam \mux_Execute_2|out[24]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \register_D_1|saida[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[24]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[24] .is_wysiwyg = "true";
defparam \register_D_1|saida[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneiv_lcell_comb \output_register_D_1[24] (
// Equation(s):
// output_register_D_1[24] = LCELL(\register_D_1|saida [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|saida [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[24]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[24] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \register_D_2|saida[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[24] .is_wysiwyg = "true";
defparam \register_D_2|saida[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneiv_lcell_comb \register_B_1|saida[24]~24 (
// Equation(s):
// \register_B_1|saida[24]~24_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[24])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [24])))

	.dataa(output_datamemory[24]),
	.datab(\register_CTRL_3|saida [0]),
	.datac(gnd),
	.datad(\register_D_2|saida [24]),
	.cin(gnd),
	.combout(\register_B_1|saida[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[24]~24 .lut_mask = 16'hBB88;
defparam \register_B_1|saida[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~2 (
// Equation(s):
// \registerfile_MIPS|Mux39~2_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s6 [24]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s4 [24] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s4 [24]),
	.datac(\registerfile_MIPS|s6 [24]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~3 (
// Equation(s):
// \registerfile_MIPS|Mux39~3_combout  = (\registerfile_MIPS|Mux39~2_combout  & (((\registerfile_MIPS|s7 [24])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux39~2_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|s5 [24])))

	.dataa(\registerfile_MIPS|Mux39~2_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s5 [24]),
	.datad(\registerfile_MIPS|s7 [24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~4 (
// Equation(s):
// \registerfile_MIPS|Mux39~4_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|s1 [24])))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|s0 [24]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s1 [24]),
	.datad(\registerfile_MIPS|s0 [24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~5 (
// Equation(s):
// \registerfile_MIPS|Mux39~5_combout  = (\registerfile_MIPS|Mux39~4_combout  & ((\registerfile_MIPS|s3 [24]) # ((!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux39~4_combout  & (((\registerfile_MIPS|s2 [24] & 
// \control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|s3 [24]),
	.datab(\registerfile_MIPS|Mux39~4_combout ),
	.datac(\registerfile_MIPS|s2 [24]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~5 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~6 (
// Equation(s):
// \registerfile_MIPS|Mux39~6_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux39~3_combout ) # ((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (((\registerfile_MIPS|Mux39~5_combout  & !\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|Mux39~3_combout ),
	.datab(\registerfile_MIPS|Mux39~5_combout ),
	.datac(\control_MIPS|output_control[14]~4_combout ),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~6 .lut_mask = 16'hF0AC;
defparam \registerfile_MIPS|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~7 (
// Equation(s):
// \registerfile_MIPS|Mux39~7_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|t6 [24]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t4 [24] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\registerfile_MIPS|t4 [24]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t6 [24]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~7 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~8 (
// Equation(s):
// \registerfile_MIPS|Mux39~8_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux39~7_combout  & (\registerfile_MIPS|t7 [24])) # (!\registerfile_MIPS|Mux39~7_combout  & ((\registerfile_MIPS|t5 [24]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|Mux39~7_combout ))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|Mux39~7_combout ),
	.datac(\registerfile_MIPS|t7 [24]),
	.datad(\registerfile_MIPS|t5 [24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~8 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~0 (
// Equation(s):
// \registerfile_MIPS|Mux39~0_combout  = (\control_MIPS|output_control[13]~1_combout  & (\control_MIPS|output_control[12]~2_combout )) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t1 
// [24])) # (!\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|t0 [24])))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [24]),
	.datad(\registerfile_MIPS|t0 [24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~1 (
// Equation(s):
// \registerfile_MIPS|Mux39~1_combout  = (\registerfile_MIPS|Mux39~0_combout  & (((\registerfile_MIPS|t3 [24]) # (!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux39~0_combout  & (\registerfile_MIPS|t2 [24] & 
// ((\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|t2 [24]),
	.datab(\registerfile_MIPS|Mux39~0_combout ),
	.datac(\registerfile_MIPS|t3 [24]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~1 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~9 (
// Equation(s):
// \registerfile_MIPS|Mux39~9_combout  = (\registerfile_MIPS|Mux39~6_combout  & (((\registerfile_MIPS|Mux39~8_combout )) # (!\control_MIPS|output_control[15]~3_combout ))) # (!\registerfile_MIPS|Mux39~6_combout  & (\control_MIPS|output_control[15]~3_combout  
// & ((\registerfile_MIPS|Mux39~1_combout ))))

	.dataa(\registerfile_MIPS|Mux39~6_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|Mux39~8_combout ),
	.datad(\registerfile_MIPS|Mux39~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~9 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \register_B_1|saida[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[24]~24_combout ),
	.asdata(\registerfile_MIPS|Mux39~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[24] .is_wysiwyg = "true";
defparam \register_B_1|saida[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneiv_lcell_comb \output_register_B_1[24] (
// Equation(s):
// output_register_B_1[24] = LCELL(\register_B_1|saida [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[24]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[24] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \register_B_2|saida[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[24] .is_wysiwyg = "true";
defparam \register_B_2|saida[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneiv_lcell_comb \output_datamemory[23] (
// Equation(s):
// output_datamemory[23] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a23 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(output_datamemory[23]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[23] .lut_mask = 16'hFF00;
defparam \output_datamemory[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneiv_lcell_comb \register_B_1|saida[23]~23 (
// Equation(s):
// \register_B_1|saida[23]~23_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[23]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [23]))

	.dataa(gnd),
	.datab(\register_CTRL_3|saida [0]),
	.datac(\register_D_2|saida [23]),
	.datad(output_datamemory[23]),
	.cin(gnd),
	.combout(\register_B_1|saida[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[23]~23 .lut_mask = 16'hFC30;
defparam \register_B_1|saida[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneiv_lcell_comb \register_B_1|saida[23]~feeder (
// Equation(s):
// \register_B_1|saida[23]~feeder_combout  = \register_B_1|saida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[23]~23_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[23]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~0 (
// Equation(s):
// \registerfile_MIPS|Mux40~0_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t1 [23]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s1 [23]))))

	.dataa(\registerfile_MIPS|s1 [23]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t1 [23]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~0 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~1 (
// Equation(s):
// \registerfile_MIPS|Mux40~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux40~0_combout  & ((\registerfile_MIPS|t5 [23]))) # (!\registerfile_MIPS|Mux40~0_combout  & (\registerfile_MIPS|s5 [23])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux40~0_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s5 [23]),
	.datac(\registerfile_MIPS|t5 [23]),
	.datad(\registerfile_MIPS|Mux40~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~1 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~7 (
// Equation(s):
// \registerfile_MIPS|Mux40~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (\control_MIPS|output_control[15]~3_combout )) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|t3 
// [23])) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s3 [23])))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t3 [23]),
	.datad(\registerfile_MIPS|s3 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~8 (
// Equation(s):
// \registerfile_MIPS|Mux40~8_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux40~7_combout  & ((\registerfile_MIPS|t7 [23]))) # (!\registerfile_MIPS|Mux40~7_combout  & (\registerfile_MIPS|s7 [23])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux40~7_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s7 [23]),
	.datac(\registerfile_MIPS|Mux40~7_combout ),
	.datad(\registerfile_MIPS|t7 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~8 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~4 (
// Equation(s):
// \registerfile_MIPS|Mux40~4_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s4 
// [23])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s0 [23])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s4 [23]),
	.datad(\registerfile_MIPS|s0 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~5 (
// Equation(s):
// \registerfile_MIPS|Mux40~5_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux40~4_combout  & ((\registerfile_MIPS|t4 [23]))) # (!\registerfile_MIPS|Mux40~4_combout  & (\registerfile_MIPS|t0 [23])))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|Mux40~4_combout ))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|Mux40~4_combout ),
	.datac(\registerfile_MIPS|t0 [23]),
	.datad(\registerfile_MIPS|t4 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~2 (
// Equation(s):
// \registerfile_MIPS|Mux40~2_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s6 [23]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s2 [23] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|s2 [23]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s6 [23]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~3 (
// Equation(s):
// \registerfile_MIPS|Mux40~3_combout  = (\registerfile_MIPS|Mux40~2_combout  & (((\registerfile_MIPS|t6 [23])) # (!\control_MIPS|output_control[15]~3_combout ))) # (!\registerfile_MIPS|Mux40~2_combout  & (\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|t2 [23])))

	.dataa(\registerfile_MIPS|Mux40~2_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t2 [23]),
	.datad(\registerfile_MIPS|t6 [23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~6 (
// Equation(s):
// \registerfile_MIPS|Mux40~6_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout ) # (\registerfile_MIPS|Mux40~3_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & 
// (\registerfile_MIPS|Mux40~5_combout  & (!\control_MIPS|output_control[12]~2_combout )))

	.dataa(\registerfile_MIPS|Mux40~5_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux40~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~9 (
// Equation(s):
// \registerfile_MIPS|Mux40~9_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux40~6_combout  & ((\registerfile_MIPS|Mux40~8_combout ))) # (!\registerfile_MIPS|Mux40~6_combout  & (\registerfile_MIPS|Mux40~1_combout )))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux40~6_combout ))))

	.dataa(\registerfile_MIPS|Mux40~1_combout ),
	.datab(\registerfile_MIPS|Mux40~8_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux40~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \register_B_1|saida[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[23]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux40~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[23] .is_wysiwyg = "true";
defparam \register_B_1|saida[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneiv_lcell_comb \output_register_B_1[23] (
// Equation(s):
// output_register_B_1[23] = LCELL(\register_B_1|saida [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[23]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[23] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \register_B_2|saida[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[23] .is_wysiwyg = "true";
defparam \register_B_2|saida[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneiv_lcell_comb \output_datamemory[22] (
// Equation(s):
// output_datamemory[22] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a22 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(output_datamemory[22]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[22] .lut_mask = 16'hFF00;
defparam \output_datamemory[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneiv_lcell_comb \mux_Execute_2|out[22]~68 (
// Equation(s):
// \mux_Execute_2|out[22]~68_combout  = (\register_D_1|saida[22]~1_combout  & ((output_register_A[22]) # ((!output_register_ctrl_1[6] & output_register_B_1[22])))) # (!\register_D_1|saida[22]~1_combout  & (!output_register_ctrl_1[6] & 
// (output_register_B_1[22] & output_register_A[22])))

	.dataa(\register_D_1|saida[22]~1_combout ),
	.datab(output_register_ctrl_1[6]),
	.datac(output_register_B_1[22]),
	.datad(output_register_A[22]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[22]~68 .lut_mask = 16'hBA20;
defparam \mux_Execute_2|out[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneiv_lcell_comb \output_mult[22] (
// Equation(s):
// output_mult[22] = LCELL(\multiplicador|ACC0|Saidas [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [22]),
	.cin(gnd),
	.combout(output_mult[22]),
	.cout());
// synopsys translate_off
defparam \output_mult[22] .lut_mask = 16'hFF00;
defparam \output_mult[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneiv_lcell_comb \mux_Execute_2|out[22]~69 (
// Equation(s):
// \mux_Execute_2|out[22]~69_combout  = (\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~69_combout )) # (!\register_D_1|saida[22]~1_combout  & ((output_mult[22])))

	.dataa(gnd),
	.datab(\alu_MIPS|Add0~69_combout ),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_mult[22]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[22]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[22]~69 .lut_mask = 16'hCFC0;
defparam \mux_Execute_2|out[22]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneiv_lcell_comb \mux_Execute_2|out[22]~91 (
// Equation(s):
// \mux_Execute_2|out[22]~91_combout  = (output_register_ctrl_1[4] & ((output_register_ctrl_1[5] & ((\mux_Execute_2|out[22]~69_combout ))) # (!output_register_ctrl_1[5] & (\mux_Execute_2|out[22]~68_combout )))) # (!output_register_ctrl_1[4] & 
// (((\mux_Execute_2|out[22]~69_combout ))))

	.dataa(output_register_ctrl_1[4]),
	.datab(output_register_ctrl_1[5]),
	.datac(\mux_Execute_2|out[22]~68_combout ),
	.datad(\mux_Execute_2|out[22]~69_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[22]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[22]~91 .lut_mask = 16'hFD20;
defparam \mux_Execute_2|out[22]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \register_D_1|saida[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[22]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[22] .is_wysiwyg = "true";
defparam \register_D_1|saida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneiv_lcell_comb \output_register_D_1[22] (
// Equation(s):
// output_register_D_1[22] = LCELL(\register_D_1|saida [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [22]),
	.cin(gnd),
	.combout(output_register_D_1[22]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[22] .lut_mask = 16'hFF00;
defparam \output_register_D_1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \register_D_2|saida[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[22] .is_wysiwyg = "true";
defparam \register_D_2|saida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneiv_lcell_comb \register_B_1|saida[22]~22 (
// Equation(s):
// \register_B_1|saida[22]~22_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[22])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [22])))

	.dataa(gnd),
	.datab(\register_CTRL_3|saida [0]),
	.datac(output_datamemory[22]),
	.datad(\register_D_2|saida [22]),
	.cin(gnd),
	.combout(\register_B_1|saida[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[22]~22 .lut_mask = 16'hF3C0;
defparam \register_B_1|saida[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneiv_lcell_comb \register_B_1|saida[22]~feeder (
// Equation(s):
// \register_B_1|saida[22]~feeder_combout  = \register_B_1|saida[22]~22_combout 

	.dataa(gnd),
	.datab(\register_B_1|saida[22]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_1|saida[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[22]~feeder .lut_mask = 16'hCCCC;
defparam \register_B_1|saida[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~4 (
// Equation(s):
// \registerfile_MIPS|Mux41~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s2 [22]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s0 [22] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s0 [22]),
	.datac(\registerfile_MIPS|s2 [22]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~4 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~5 (
// Equation(s):
// \registerfile_MIPS|Mux41~5_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux41~4_combout  & (\registerfile_MIPS|s3 [22])) # (!\registerfile_MIPS|Mux41~4_combout  & ((\registerfile_MIPS|s1 [22]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux41~4_combout ))))

	.dataa(\registerfile_MIPS|s3 [22]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s1 [22]),
	.datad(\registerfile_MIPS|Mux41~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~5 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~2 (
// Equation(s):
// \registerfile_MIPS|Mux41~2_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|t2 [22]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t0 [22] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|t0 [22]),
	.datac(\registerfile_MIPS|t2 [22]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~3 (
// Equation(s):
// \registerfile_MIPS|Mux41~3_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux41~2_combout  & (\registerfile_MIPS|t3 [22])) # (!\registerfile_MIPS|Mux41~2_combout  & ((\registerfile_MIPS|t1 [22]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux41~2_combout ))))

	.dataa(\registerfile_MIPS|t3 [22]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [22]),
	.datad(\registerfile_MIPS|Mux41~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~6 (
// Equation(s):
// \registerfile_MIPS|Mux41~6_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\control_MIPS|output_control[14]~4_combout ) # (\registerfile_MIPS|Mux41~3_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|Mux41~5_combout  & (!\control_MIPS|output_control[14]~4_combout )))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|Mux41~5_combout ),
	.datac(\control_MIPS|output_control[14]~4_combout ),
	.datad(\registerfile_MIPS|Mux41~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~6 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~7 (
// Equation(s):
// \registerfile_MIPS|Mux41~7_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|t5 [22]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t4 [22] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|t4 [22]),
	.datac(\registerfile_MIPS|t5 [22]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~8 (
// Equation(s):
// \registerfile_MIPS|Mux41~8_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux41~7_combout  & (\registerfile_MIPS|t7 [22])) # (!\registerfile_MIPS|Mux41~7_combout  & ((\registerfile_MIPS|t6 [22]))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux41~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [22]),
	.datab(\registerfile_MIPS|t6 [22]),
	.datac(\control_MIPS|output_control[13]~1_combout ),
	.datad(\registerfile_MIPS|Mux41~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~8 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~0 (
// Equation(s):
// \registerfile_MIPS|Mux41~0_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|s5 [22]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s4 [22]))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s4 [22]),
	.datac(\registerfile_MIPS|s5 [22]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~0 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~1 (
// Equation(s):
// \registerfile_MIPS|Mux41~1_combout  = (\registerfile_MIPS|Mux41~0_combout  & (((\registerfile_MIPS|s7 [22])) # (!\control_MIPS|output_control[13]~1_combout ))) # (!\registerfile_MIPS|Mux41~0_combout  & (\control_MIPS|output_control[13]~1_combout  & 
// ((\registerfile_MIPS|s6 [22]))))

	.dataa(\registerfile_MIPS|Mux41~0_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s7 [22]),
	.datad(\registerfile_MIPS|s6 [22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~9 (
// Equation(s):
// \registerfile_MIPS|Mux41~9_combout  = (\registerfile_MIPS|Mux41~6_combout  & ((\registerfile_MIPS|Mux41~8_combout ) # ((!\control_MIPS|output_control[14]~4_combout )))) # (!\registerfile_MIPS|Mux41~6_combout  & 
// (((\control_MIPS|output_control[14]~4_combout  & \registerfile_MIPS|Mux41~1_combout ))))

	.dataa(\registerfile_MIPS|Mux41~6_combout ),
	.datab(\registerfile_MIPS|Mux41~8_combout ),
	.datac(\control_MIPS|output_control[14]~4_combout ),
	.datad(\registerfile_MIPS|Mux41~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~9 .lut_mask = 16'hDA8A;
defparam \registerfile_MIPS|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \register_B_1|saida[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[22]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux41~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[22] .is_wysiwyg = "true";
defparam \register_B_1|saida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneiv_lcell_comb \output_register_B_1[22] (
// Equation(s):
// output_register_B_1[22] = LCELL(\register_B_1|saida [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[22]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[22] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N1
dffeas \register_B_2|saida[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[22] .is_wysiwyg = "true";
defparam \register_B_2|saida[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneiv_lcell_comb \output_datamemory[21] (
// Equation(s):
// output_datamemory[21] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a21 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(output_datamemory[21]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[21] .lut_mask = 16'hFF00;
defparam \output_datamemory[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneiv_lcell_comb \register_B_1|saida[21]~21 (
// Equation(s):
// \register_B_1|saida[21]~21_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[21]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [21]))

	.dataa(\register_D_2|saida [21]),
	.datab(gnd),
	.datac(\register_CTRL_3|saida [0]),
	.datad(output_datamemory[21]),
	.cin(gnd),
	.combout(\register_B_1|saida[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[21]~21 .lut_mask = 16'hFA0A;
defparam \register_B_1|saida[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneiv_lcell_comb \register_B_1|saida[21]~feeder (
// Equation(s):
// \register_B_1|saida[21]~feeder_combout  = \register_B_1|saida[21]~21_combout 

	.dataa(gnd),
	.datab(\register_B_1|saida[21]~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_1|saida[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[21]~feeder .lut_mask = 16'hCCCC;
defparam \register_B_1|saida[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~0 (
// Equation(s):
// \registerfile_MIPS|Mux42~0_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout ) # ((\registerfile_MIPS|t2 [21])))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [21]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t2 [21]),
	.datad(\registerfile_MIPS|s2 [21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~1 (
// Equation(s):
// \registerfile_MIPS|Mux42~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux42~0_combout  & ((\registerfile_MIPS|t6 [21]))) # (!\registerfile_MIPS|Mux42~0_combout  & (\registerfile_MIPS|s6 [21])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux42~0_combout ))))

	.dataa(\registerfile_MIPS|s6 [21]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t6 [21]),
	.datad(\registerfile_MIPS|Mux42~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~7 (
// Equation(s):
// \registerfile_MIPS|Mux42~7_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout ) # ((\registerfile_MIPS|s7 [21])))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s3 [21]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|s7 [21]),
	.datad(\registerfile_MIPS|s3 [21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~8 (
// Equation(s):
// \registerfile_MIPS|Mux42~8_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux42~7_combout  & ((\registerfile_MIPS|t7 [21]))) # (!\registerfile_MIPS|Mux42~7_combout  & (\registerfile_MIPS|t3 [21])))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux42~7_combout ))))

	.dataa(\registerfile_MIPS|t3 [21]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|Mux42~7_combout ),
	.datad(\registerfile_MIPS|t7 [21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~8 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~4 (
// Equation(s):
// \registerfile_MIPS|Mux42~4_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t0 [21]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s0 [21]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s0 [21]),
	.datac(\registerfile_MIPS|t0 [21]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~4 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~5 (
// Equation(s):
// \registerfile_MIPS|Mux42~5_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux42~4_combout  & ((\registerfile_MIPS|t4 [21]))) # (!\registerfile_MIPS|Mux42~4_combout  & (\registerfile_MIPS|s4 [21])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux42~4_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux42~4_combout ),
	.datac(\registerfile_MIPS|s4 [21]),
	.datad(\registerfile_MIPS|t4 [21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~2 (
// Equation(s):
// \registerfile_MIPS|Mux42~2_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout ) # ((\registerfile_MIPS|s5 [21])))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s1 [21]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|s5 [21]),
	.datad(\registerfile_MIPS|s1 [21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~2 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~3 (
// Equation(s):
// \registerfile_MIPS|Mux42~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux42~2_combout  & (\registerfile_MIPS|t5 [21])) # (!\registerfile_MIPS|Mux42~2_combout  & ((\registerfile_MIPS|t1 [21]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux42~2_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|t5 [21]),
	.datac(\registerfile_MIPS|t1 [21]),
	.datad(\registerfile_MIPS|Mux42~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~6 (
// Equation(s):
// \registerfile_MIPS|Mux42~6_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux42~3_combout ) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|Mux42~5_combout  & ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|Mux42~5_combout ),
	.datab(\registerfile_MIPS|Mux42~3_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~6 .lut_mask = 16'hF0CA;
defparam \registerfile_MIPS|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~9 (
// Equation(s):
// \registerfile_MIPS|Mux42~9_combout  = (\registerfile_MIPS|Mux42~6_combout  & (((\registerfile_MIPS|Mux42~8_combout ) # (!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux42~6_combout  & (\registerfile_MIPS|Mux42~1_combout  & 
// ((\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|Mux42~1_combout ),
	.datab(\registerfile_MIPS|Mux42~8_combout ),
	.datac(\registerfile_MIPS|Mux42~6_combout ),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~9 .lut_mask = 16'hCAF0;
defparam \registerfile_MIPS|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \register_B_1|saida[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[21]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux42~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[21] .is_wysiwyg = "true";
defparam \register_B_1|saida[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneiv_lcell_comb \output_register_B_1[21] (
// Equation(s):
// output_register_B_1[21] = LCELL(\register_B_1|saida [21])

	.dataa(\register_B_1|saida [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[21]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[21] .lut_mask = 16'hAAAA;
defparam \output_register_B_1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \register_B_2|saida[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[21] .is_wysiwyg = "true";
defparam \register_B_2|saida[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneiv_lcell_comb \output_datamemory[20] (
// Equation(s):
// output_datamemory[20] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a20 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[20]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[20] .lut_mask = 16'hF0F0;
defparam \output_datamemory[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneiv_lcell_comb \output_mult[20] (
// Equation(s):
// output_mult[20] = LCELL(\multiplicador|ACC0|Saidas [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [20]),
	.cin(gnd),
	.combout(output_mult[20]),
	.cout());
// synopsys translate_off
defparam \output_mult[20] .lut_mask = 16'hFF00;
defparam \output_mult[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneiv_lcell_comb \mux_Execute_2|out[20]~65 (
// Equation(s):
// \mux_Execute_2|out[20]~65_combout  = (\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~63_combout )) # (!\register_D_1|saida[22]~1_combout  & ((output_mult[20])))

	.dataa(\alu_MIPS|Add0~63_combout ),
	.datab(gnd),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_mult[20]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[20]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[20]~65 .lut_mask = 16'hAFA0;
defparam \mux_Execute_2|out[20]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneiv_lcell_comb \mux_Execute_2|out[20]~64 (
// Equation(s):
// \mux_Execute_2|out[20]~64_combout  = (output_register_A[20] & ((\register_D_1|saida[22]~1_combout ) # ((!output_register_ctrl_1[6] & output_register_B_1[20])))) # (!output_register_A[20] & (!output_register_ctrl_1[6] & (output_register_B_1[20] & 
// \register_D_1|saida[22]~1_combout )))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_B_1[20]),
	.datac(output_register_A[20]),
	.datad(\register_D_1|saida[22]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[20]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[20]~64 .lut_mask = 16'hF440;
defparam \mux_Execute_2|out[20]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneiv_lcell_comb \mux_Execute_2|out[20]~90 (
// Equation(s):
// \mux_Execute_2|out[20]~90_combout  = (output_register_ctrl_1[5] & (\mux_Execute_2|out[20]~65_combout )) # (!output_register_ctrl_1[5] & ((output_register_ctrl_1[4] & ((\mux_Execute_2|out[20]~64_combout ))) # (!output_register_ctrl_1[4] & 
// (\mux_Execute_2|out[20]~65_combout ))))

	.dataa(output_register_ctrl_1[5]),
	.datab(\mux_Execute_2|out[20]~65_combout ),
	.datac(\mux_Execute_2|out[20]~64_combout ),
	.datad(output_register_ctrl_1[4]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[20]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[20]~90 .lut_mask = 16'hD8CC;
defparam \mux_Execute_2|out[20]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N9
dffeas \register_D_1|saida[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[20]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[20] .is_wysiwyg = "true";
defparam \register_D_1|saida[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneiv_lcell_comb \output_register_D_1[20] (
// Equation(s):
// output_register_D_1[20] = LCELL(\register_D_1|saida [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [20]),
	.cin(gnd),
	.combout(output_register_D_1[20]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[20] .lut_mask = 16'hFF00;
defparam \output_register_D_1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \register_D_2|saida[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[20] .is_wysiwyg = "true";
defparam \register_D_2|saida[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneiv_lcell_comb \register_B_1|saida[20]~20 (
// Equation(s):
// \register_B_1|saida[20]~20_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[20])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [20])))

	.dataa(gnd),
	.datab(\register_CTRL_3|saida [0]),
	.datac(output_datamemory[20]),
	.datad(\register_D_2|saida [20]),
	.cin(gnd),
	.combout(\register_B_1|saida[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[20]~20 .lut_mask = 16'hF3C0;
defparam \register_B_1|saida[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneiv_lcell_comb \register_B_1|saida[20]~feeder (
// Equation(s):
// \register_B_1|saida[20]~feeder_combout  = \register_B_1|saida[20]~20_combout 

	.dataa(gnd),
	.datab(\register_B_1|saida[20]~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_1|saida[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[20]~feeder .lut_mask = 16'hCCCC;
defparam \register_B_1|saida[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~2 (
// Equation(s):
// \registerfile_MIPS|Mux43~2_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s6 [20]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s4 [20] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s4 [20]),
	.datac(\registerfile_MIPS|s6 [20]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~3 (
// Equation(s):
// \registerfile_MIPS|Mux43~3_combout  = (\registerfile_MIPS|Mux43~2_combout  & (((\registerfile_MIPS|s7 [20])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux43~2_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|s5 [20])))

	.dataa(\registerfile_MIPS|Mux43~2_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s5 [20]),
	.datad(\registerfile_MIPS|s7 [20]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~4 (
// Equation(s):
// \registerfile_MIPS|Mux43~4_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|s1 [20])))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|s0 [20]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s1 [20]),
	.datad(\registerfile_MIPS|s0 [20]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~5 (
// Equation(s):
// \registerfile_MIPS|Mux43~5_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux43~4_combout  & (\registerfile_MIPS|s3 [20])) # (!\registerfile_MIPS|Mux43~4_combout  & ((\registerfile_MIPS|s2 [20]))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux43~4_combout ))))

	.dataa(\registerfile_MIPS|s3 [20]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s2 [20]),
	.datad(\registerfile_MIPS|Mux43~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~5 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~6 (
// Equation(s):
// \registerfile_MIPS|Mux43~6_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\control_MIPS|output_control[14]~4_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & 
// (\registerfile_MIPS|Mux43~3_combout )) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux43~5_combout )))))

	.dataa(\registerfile_MIPS|Mux43~3_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|Mux43~5_combout ),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~6 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~7 (
// Equation(s):
// \registerfile_MIPS|Mux43~7_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|t6 [20]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t4 [20] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|t4 [20]),
	.datac(\registerfile_MIPS|t6 [20]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~8 (
// Equation(s):
// \registerfile_MIPS|Mux43~8_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux43~7_combout  & (\registerfile_MIPS|t7 [20])) # (!\registerfile_MIPS|Mux43~7_combout  & ((\registerfile_MIPS|t5 [20]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|Mux43~7_combout ))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|Mux43~7_combout ),
	.datac(\registerfile_MIPS|t7 [20]),
	.datad(\registerfile_MIPS|t5 [20]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~8 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~0 (
// Equation(s):
// \registerfile_MIPS|Mux43~0_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|t1 [20]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t0 [20] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|t0 [20]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [20]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~0 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~1 (
// Equation(s):
// \registerfile_MIPS|Mux43~1_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux43~0_combout  & ((\registerfile_MIPS|t3 [20]))) # (!\registerfile_MIPS|Mux43~0_combout  & (\registerfile_MIPS|t2 [20])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux43~0_combout ))))

	.dataa(\registerfile_MIPS|t2 [20]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t3 [20]),
	.datad(\registerfile_MIPS|Mux43~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~9 (
// Equation(s):
// \registerfile_MIPS|Mux43~9_combout  = (\registerfile_MIPS|Mux43~6_combout  & (((\registerfile_MIPS|Mux43~8_combout )) # (!\control_MIPS|output_control[15]~3_combout ))) # (!\registerfile_MIPS|Mux43~6_combout  & (\control_MIPS|output_control[15]~3_combout  
// & ((\registerfile_MIPS|Mux43~1_combout ))))

	.dataa(\registerfile_MIPS|Mux43~6_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|Mux43~8_combout ),
	.datad(\registerfile_MIPS|Mux43~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~9 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \register_B_1|saida[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[20]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux43~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[20] .is_wysiwyg = "true";
defparam \register_B_1|saida[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneiv_lcell_comb \output_register_B_1[20] (
// Equation(s):
// output_register_B_1[20] = LCELL(\register_B_1|saida [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [20]),
	.cin(gnd),
	.combout(output_register_B_1[20]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[20] .lut_mask = 16'hFF00;
defparam \output_register_B_1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \register_B_2|saida[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[20] .is_wysiwyg = "true";
defparam \register_B_2|saida[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneiv_lcell_comb \output_datamemory[19] (
// Equation(s):
// output_datamemory[19] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a19 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a19 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[19]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[19] .lut_mask = 16'hF0F0;
defparam \output_datamemory[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneiv_lcell_comb \mux_Execute_1|out[19]~9 (
// Equation(s):
// \mux_Execute_1|out[19]~9_combout  = (!output_register_ctrl_1[6] & output_register_B_1[19])

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(output_register_B_1[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_1|out[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[19]~9 .lut_mask = 16'h5050;
defparam \mux_Execute_1|out[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneiv_lcell_comb \output_mult[19] (
// Equation(s):
// output_mult[19] = LCELL(\multiplicador|ACC0|Saidas [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [19]),
	.cin(gnd),
	.combout(output_mult[19]),
	.cout());
// synopsys translate_off
defparam \output_mult[19] .lut_mask = 16'hFF00;
defparam \output_mult[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneiv_lcell_comb \mux_Execute_2|out[19]~62 (
// Equation(s):
// \mux_Execute_2|out[19]~62_combout  = (\register_D_1|saida[22]~1_combout  & ((\alu_MIPS|Add0~60_combout ) # ((\register_D_1|saida[22]~0_combout )))) # (!\register_D_1|saida[22]~1_combout  & (((output_mult[19] & !\register_D_1|saida[22]~0_combout ))))

	.dataa(\alu_MIPS|Add0~60_combout ),
	.datab(output_mult[19]),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(\register_D_1|saida[22]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[19]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[19]~62 .lut_mask = 16'hF0AC;
defparam \mux_Execute_2|out[19]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneiv_lcell_comb \mux_Execute_2|out[19]~63 (
// Equation(s):
// \mux_Execute_2|out[19]~63_combout  = (\register_D_1|saida[22]~0_combout  & ((output_register_A[19] & ((\mux_Execute_1|out[19]~9_combout ) # (\mux_Execute_2|out[19]~62_combout ))) # (!output_register_A[19] & (\mux_Execute_1|out[19]~9_combout  & 
// \mux_Execute_2|out[19]~62_combout )))) # (!\register_D_1|saida[22]~0_combout  & (((\mux_Execute_2|out[19]~62_combout ))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(output_register_A[19]),
	.datac(\mux_Execute_1|out[19]~9_combout ),
	.datad(\mux_Execute_2|out[19]~62_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[19]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[19]~63 .lut_mask = 16'hFD80;
defparam \mux_Execute_2|out[19]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \register_D_1|saida[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[19] .is_wysiwyg = "true";
defparam \register_D_1|saida[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneiv_lcell_comb \output_register_D_1[19] (
// Equation(s):
// output_register_D_1[19] = LCELL(\register_D_1|saida [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [19]),
	.cin(gnd),
	.combout(output_register_D_1[19]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[19] .lut_mask = 16'hFF00;
defparam \output_register_D_1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \register_D_2|saida[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[19] .is_wysiwyg = "true";
defparam \register_D_2|saida[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneiv_lcell_comb \register_B_1|saida[19]~19 (
// Equation(s):
// \register_B_1|saida[19]~19_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[19])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [19])))

	.dataa(output_datamemory[19]),
	.datab(gnd),
	.datac(\register_CTRL_3|saida [0]),
	.datad(\register_D_2|saida [19]),
	.cin(gnd),
	.combout(\register_B_1|saida[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[19]~19 .lut_mask = 16'hAFA0;
defparam \register_B_1|saida[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneiv_lcell_comb \register_B_1|saida[19]~feeder (
// Equation(s):
// \register_B_1|saida[19]~feeder_combout  = \register_B_1|saida[19]~19_combout 

	.dataa(gnd),
	.datab(\register_B_1|saida[19]~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_1|saida[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[19]~feeder .lut_mask = 16'hCCCC;
defparam \register_B_1|saida[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~0 (
// Equation(s):
// \registerfile_MIPS|Mux44~0_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t1 [19]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s1 [19]))))

	.dataa(\registerfile_MIPS|s1 [19]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t1 [19]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~0 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~1 (
// Equation(s):
// \registerfile_MIPS|Mux44~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux44~0_combout  & ((\registerfile_MIPS|t5 [19]))) # (!\registerfile_MIPS|Mux44~0_combout  & (\registerfile_MIPS|s5 [19])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux44~0_combout ))))

	.dataa(\registerfile_MIPS|s5 [19]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t5 [19]),
	.datad(\registerfile_MIPS|Mux44~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~7 (
// Equation(s):
// \registerfile_MIPS|Mux44~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (\control_MIPS|output_control[15]~3_combout )) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|t3 
// [19])) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s3 [19])))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t3 [19]),
	.datad(\registerfile_MIPS|s3 [19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~8 (
// Equation(s):
// \registerfile_MIPS|Mux44~8_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux44~7_combout  & ((\registerfile_MIPS|t7 [19]))) # (!\registerfile_MIPS|Mux44~7_combout  & (\registerfile_MIPS|s7 [19])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux44~7_combout ))))

	.dataa(\registerfile_MIPS|s7 [19]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t7 [19]),
	.datad(\registerfile_MIPS|Mux44~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~8 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~2 (
// Equation(s):
// \registerfile_MIPS|Mux44~2_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s6 [19]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s2 [19] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|s2 [19]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s6 [19]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~3 (
// Equation(s):
// \registerfile_MIPS|Mux44~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux44~2_combout  & ((\registerfile_MIPS|t6 [19]))) # (!\registerfile_MIPS|Mux44~2_combout  & (\registerfile_MIPS|t2 [19])))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|Mux44~2_combout ))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|Mux44~2_combout ),
	.datac(\registerfile_MIPS|t2 [19]),
	.datad(\registerfile_MIPS|t6 [19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~4 (
// Equation(s):
// \registerfile_MIPS|Mux44~4_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s4 
// [19])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s0 [19])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s4 [19]),
	.datad(\registerfile_MIPS|s0 [19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~5 (
// Equation(s):
// \registerfile_MIPS|Mux44~5_combout  = (\registerfile_MIPS|Mux44~4_combout  & ((\registerfile_MIPS|t4 [19]) # ((!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux44~4_combout  & (((\registerfile_MIPS|t0 [19] & 
// \control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|t4 [19]),
	.datab(\registerfile_MIPS|Mux44~4_combout ),
	.datac(\registerfile_MIPS|t0 [19]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~5 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~6 (
// Equation(s):
// \registerfile_MIPS|Mux44~6_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux44~3_combout ) # ((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & 
// (((!\control_MIPS|output_control[12]~2_combout  & \registerfile_MIPS|Mux44~5_combout ))))

	.dataa(\registerfile_MIPS|Mux44~3_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux44~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~6 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~9 (
// Equation(s):
// \registerfile_MIPS|Mux44~9_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux44~6_combout  & ((\registerfile_MIPS|Mux44~8_combout ))) # (!\registerfile_MIPS|Mux44~6_combout  & (\registerfile_MIPS|Mux44~1_combout )))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux44~6_combout ))))

	.dataa(\registerfile_MIPS|Mux44~1_combout ),
	.datab(\registerfile_MIPS|Mux44~8_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux44~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \register_B_1|saida[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[19]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux44~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[19] .is_wysiwyg = "true";
defparam \register_B_1|saida[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneiv_lcell_comb \output_register_B_1[19] (
// Equation(s):
// output_register_B_1[19] = LCELL(\register_B_1|saida [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[19]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[19] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \register_B_2|saida[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[19] .is_wysiwyg = "true";
defparam \register_B_2|saida[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneiv_lcell_comb \output_datamemory[18] (
// Equation(s):
// output_datamemory[18] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18~portbdataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(output_datamemory[18]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[18] .lut_mask = 16'hFF00;
defparam \output_datamemory[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneiv_lcell_comb \register_B_1|saida[18]~18 (
// Equation(s):
// \register_B_1|saida[18]~18_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[18]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [18]))

	.dataa(\register_D_2|saida [18]),
	.datab(output_datamemory[18]),
	.datac(gnd),
	.datad(\register_CTRL_3|saida [0]),
	.cin(gnd),
	.combout(\register_B_1|saida[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[18]~18 .lut_mask = 16'hCCAA;
defparam \register_B_1|saida[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~7 (
// Equation(s):
// \registerfile_MIPS|Mux45~7_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout ) # ((\registerfile_MIPS|t5 [18])))) # (!\control_MIPS|output_control[12]~2_combout  & 
// (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t4 [18]))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t5 [18]),
	.datad(\registerfile_MIPS|t4 [18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~8 (
// Equation(s):
// \registerfile_MIPS|Mux45~8_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux45~7_combout  & ((\registerfile_MIPS|t7 [18]))) # (!\registerfile_MIPS|Mux45~7_combout  & (\registerfile_MIPS|t6 [18])))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux45~7_combout ))))

	.dataa(\registerfile_MIPS|t6 [18]),
	.datab(\registerfile_MIPS|t7 [18]),
	.datac(\control_MIPS|output_control[13]~1_combout ),
	.datad(\registerfile_MIPS|Mux45~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~8 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~4 (
// Equation(s):
// \registerfile_MIPS|Mux45~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s2 [18]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s0 [18] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\registerfile_MIPS|s0 [18]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s2 [18]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~4 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~5 (
// Equation(s):
// \registerfile_MIPS|Mux45~5_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux45~4_combout  & (\registerfile_MIPS|s3 [18])) # (!\registerfile_MIPS|Mux45~4_combout  & ((\registerfile_MIPS|s1 [18]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux45~4_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|s3 [18]),
	.datac(\registerfile_MIPS|s1 [18]),
	.datad(\registerfile_MIPS|Mux45~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~2 (
// Equation(s):
// \registerfile_MIPS|Mux45~2_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|t2 [18]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t0 [18] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\registerfile_MIPS|t0 [18]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t2 [18]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~3 (
// Equation(s):
// \registerfile_MIPS|Mux45~3_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux45~2_combout  & (\registerfile_MIPS|t3 [18])) # (!\registerfile_MIPS|Mux45~2_combout  & ((\registerfile_MIPS|t1 [18]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux45~2_combout ))))

	.dataa(\registerfile_MIPS|t3 [18]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t1 [18]),
	.datad(\registerfile_MIPS|Mux45~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~6 (
// Equation(s):
// \registerfile_MIPS|Mux45~6_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux45~3_combout ) # (\control_MIPS|output_control[14]~4_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & 
// (\registerfile_MIPS|Mux45~5_combout  & ((!\control_MIPS|output_control[14]~4_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|Mux45~5_combout ),
	.datac(\registerfile_MIPS|Mux45~3_combout ),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~6 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~0 (
// Equation(s):
// \registerfile_MIPS|Mux45~0_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|s5 [18]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s4 [18] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|s4 [18]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s5 [18]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~0 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~1 (
// Equation(s):
// \registerfile_MIPS|Mux45~1_combout  = (\registerfile_MIPS|Mux45~0_combout  & (((\registerfile_MIPS|s7 [18]) # (!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux45~0_combout  & (\registerfile_MIPS|s6 [18] & 
// ((\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|Mux45~0_combout ),
	.datab(\registerfile_MIPS|s6 [18]),
	.datac(\registerfile_MIPS|s7 [18]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~1 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~9 (
// Equation(s):
// \registerfile_MIPS|Mux45~9_combout  = (\registerfile_MIPS|Mux45~6_combout  & ((\registerfile_MIPS|Mux45~8_combout ) # ((!\control_MIPS|output_control[14]~4_combout )))) # (!\registerfile_MIPS|Mux45~6_combout  & (((\registerfile_MIPS|Mux45~1_combout  & 
// \control_MIPS|output_control[14]~4_combout ))))

	.dataa(\registerfile_MIPS|Mux45~8_combout ),
	.datab(\registerfile_MIPS|Mux45~6_combout ),
	.datac(\registerfile_MIPS|Mux45~1_combout ),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~9 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \register_B_1|saida[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[18]~18_combout ),
	.asdata(\registerfile_MIPS|Mux45~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[18] .is_wysiwyg = "true";
defparam \register_B_1|saida[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneiv_lcell_comb \output_register_B_1[18] (
// Equation(s):
// output_register_B_1[18] = LCELL(\register_B_1|saida [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[18]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[18] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N21
dffeas \register_B_2|saida[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[18] .is_wysiwyg = "true";
defparam \register_B_2|saida[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneiv_lcell_comb \alu_MIPS|Add0~83 (
// Equation(s):
// \alu_MIPS|Add0~83_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[27])))

	.dataa(output_register_ctrl_1[6]),
	.datab(output_register_ctrl_1[3]),
	.datac(gnd),
	.datad(output_register_B_1[27]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~83 .lut_mask = 16'h99CC;
defparam \alu_MIPS|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneiv_lcell_comb \registerfile_MIPS|s0~28 (
// Equation(s):
// \registerfile_MIPS|s0~28_combout  = (\register_B_1|saida[27]~27_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida[27]~27_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~28_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~28 .lut_mask = 16'h00F0;
defparam \registerfile_MIPS|s0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N15
dffeas \registerfile_MIPS|t7[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \registerfile_MIPS|s3[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \registerfile_MIPS|t3[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~7 (
// Equation(s):
// \registerfile_MIPS|Mux4~7_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout ) # ((\registerfile_MIPS|t3 [27])))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s3 [27])))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [27]),
	.datad(\registerfile_MIPS|t3 [27]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \registerfile_MIPS|s7[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~8 (
// Equation(s):
// \registerfile_MIPS|Mux4~8_combout  = (\registerfile_MIPS|Mux4~7_combout  & ((\registerfile_MIPS|t7 [27]) # ((!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux4~7_combout  & (((\registerfile_MIPS|s7 [27] & 
// \control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|t7 [27]),
	.datab(\registerfile_MIPS|Mux4~7_combout ),
	.datac(\registerfile_MIPS|s7 [27]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~8 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N19
dffeas \registerfile_MIPS|t0[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \registerfile_MIPS|t4[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \registerfile_MIPS|s0[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \registerfile_MIPS|s4[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~4 (
// Equation(s):
// \registerfile_MIPS|Mux4~4_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout ) # ((\registerfile_MIPS|s4 [27])))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s0 [27])))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s0 [27]),
	.datad(\registerfile_MIPS|s4 [27]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~5 (
// Equation(s):
// \registerfile_MIPS|Mux4~5_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux4~4_combout  & ((\registerfile_MIPS|t4 [27]))) # (!\registerfile_MIPS|Mux4~4_combout  & (\registerfile_MIPS|t0 [27])))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux4~4_combout ))))

	.dataa(\registerfile_MIPS|t0 [27]),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|t4 [27]),
	.datad(\registerfile_MIPS|Mux4~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \registerfile_MIPS|t2[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \registerfile_MIPS|t6[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \registerfile_MIPS|s2[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \registerfile_MIPS|s6[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~2 (
// Equation(s):
// \registerfile_MIPS|Mux4~2_combout  = (\control_MIPS|output_control[20]~8_combout  & (\control_MIPS|output_control[19]~7_combout )) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s6 
// [27]))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s2 [27]))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [27]),
	.datad(\registerfile_MIPS|s6 [27]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~3 (
// Equation(s):
// \registerfile_MIPS|Mux4~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux4~2_combout  & ((\registerfile_MIPS|t6 [27]))) # (!\registerfile_MIPS|Mux4~2_combout  & (\registerfile_MIPS|t2 [27])))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (((\registerfile_MIPS|Mux4~2_combout ))))

	.dataa(\registerfile_MIPS|t2 [27]),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|t6 [27]),
	.datad(\registerfile_MIPS|Mux4~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~6 (
// Equation(s):
// \registerfile_MIPS|Mux4~6_combout  = (\control_MIPS|output_control[18]~10_combout  & (((\control_MIPS|output_control[17]~9_combout ) # (\registerfile_MIPS|Mux4~3_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|Mux4~5_combout  & (!\control_MIPS|output_control[17]~9_combout )))

	.dataa(\registerfile_MIPS|Mux4~5_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\registerfile_MIPS|Mux4~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \registerfile_MIPS|t5[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N27
dffeas \registerfile_MIPS|s5[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \registerfile_MIPS|t1[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \registerfile_MIPS|s1[27] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~0 (
// Equation(s):
// \registerfile_MIPS|Mux4~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|t1 
// [27])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s1 [27])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t1 [27]),
	.datac(\registerfile_MIPS|s1 [27]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~1 (
// Equation(s):
// \registerfile_MIPS|Mux4~1_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux4~0_combout  & (\registerfile_MIPS|t5 [27])) # (!\registerfile_MIPS|Mux4~0_combout  & ((\registerfile_MIPS|s5 [27]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux4~0_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t5 [27]),
	.datac(\registerfile_MIPS|s5 [27]),
	.datad(\registerfile_MIPS|Mux4~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~9 (
// Equation(s):
// \registerfile_MIPS|Mux4~9_combout  = (\registerfile_MIPS|Mux4~6_combout  & ((\registerfile_MIPS|Mux4~8_combout ) # ((!\control_MIPS|output_control[17]~9_combout )))) # (!\registerfile_MIPS|Mux4~6_combout  & (((\registerfile_MIPS|Mux4~1_combout  & 
// \control_MIPS|output_control[17]~9_combout ))))

	.dataa(\registerfile_MIPS|Mux4~8_combout ),
	.datab(\registerfile_MIPS|Mux4~6_combout ),
	.datac(\registerfile_MIPS|Mux4~1_combout ),
	.datad(\control_MIPS|output_control[17]~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~9 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~10 (
// Equation(s):
// \registerfile_MIPS|Mux4~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[27]~27_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux4~9_combout )))

	.dataa(\register_B_1|saida[27]~27_combout ),
	.datab(\registerfile_MIPS|Mux4~9_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~10 .lut_mask = 16'hACAC;
defparam \registerfile_MIPS|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \register_A|saida[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[27] .is_wysiwyg = "true";
defparam \register_A|saida[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneiv_lcell_comb \output_register_A[27] (
// Equation(s):
// output_register_A[27] = LCELL(\register_A|saida [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [27]),
	.cin(gnd),
	.combout(output_register_A[27]),
	.cout());
// synopsys translate_off
defparam \output_register_A[27] .lut_mask = 16'hFF00;
defparam \output_register_A[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneiv_lcell_comb \alu_MIPS|Add0~84 (
// Equation(s):
// \alu_MIPS|Add0~84_combout  = ((\alu_MIPS|Add0~83_combout  $ (output_register_A[27] $ (!\alu_MIPS|Add0~82 )))) # (GND)
// \alu_MIPS|Add0~85  = CARRY((\alu_MIPS|Add0~83_combout  & ((output_register_A[27]) # (!\alu_MIPS|Add0~82 ))) # (!\alu_MIPS|Add0~83_combout  & (output_register_A[27] & !\alu_MIPS|Add0~82 )))

	.dataa(\alu_MIPS|Add0~83_combout ),
	.datab(output_register_A[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~82 ),
	.combout(\alu_MIPS|Add0~84_combout ),
	.cout(\alu_MIPS|Add0~85 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~84 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneiv_lcell_comb \output_mult[27] (
// Equation(s):
// output_mult[27] = LCELL(\multiplicador|ACC0|Saidas [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [27]),
	.cin(gnd),
	.combout(output_mult[27]),
	.cout());
// synopsys translate_off
defparam \output_mult[27] .lut_mask = 16'hFF00;
defparam \output_mult[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneiv_lcell_comb \mux_Execute_2|out[27]~78 (
// Equation(s):
// \mux_Execute_2|out[27]~78_combout  = (\register_D_1|saida[22]~0_combout  & (((\register_D_1|saida[22]~1_combout )))) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~84_combout )) # 
// (!\register_D_1|saida[22]~1_combout  & ((output_mult[27])))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\alu_MIPS|Add0~84_combout ),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_mult[27]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[27]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[27]~78 .lut_mask = 16'hE5E0;
defparam \mux_Execute_2|out[27]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneiv_lcell_comb \mux_Execute_1|out[27]~13 (
// Equation(s):
// \mux_Execute_1|out[27]~13_combout  = (!output_register_ctrl_1[6] & output_register_B_1[27])

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_B_1[27]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[27]~13 .lut_mask = 16'h5500;
defparam \mux_Execute_1|out[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneiv_lcell_comb \mux_Execute_2|out[27]~79 (
// Equation(s):
// \mux_Execute_2|out[27]~79_combout  = (\register_D_1|saida[22]~0_combout  & ((\mux_Execute_2|out[27]~78_combout  & ((output_register_A[27]) # (\mux_Execute_1|out[27]~13_combout ))) # (!\mux_Execute_2|out[27]~78_combout  & (output_register_A[27] & 
// \mux_Execute_1|out[27]~13_combout )))) # (!\register_D_1|saida[22]~0_combout  & (\mux_Execute_2|out[27]~78_combout ))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\mux_Execute_2|out[27]~78_combout ),
	.datac(output_register_A[27]),
	.datad(\mux_Execute_1|out[27]~13_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[27]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[27]~79 .lut_mask = 16'hECC4;
defparam \mux_Execute_2|out[27]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \register_D_1|saida[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[27]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[27] .is_wysiwyg = "true";
defparam \register_D_1|saida[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneiv_lcell_comb \output_register_D_1[27] (
// Equation(s):
// output_register_D_1[27] = LCELL(\register_D_1|saida [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|saida [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[27]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[27] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \register_D_2|saida[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[27] .is_wysiwyg = "true";
defparam \register_D_2|saida[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneiv_lcell_comb \alu_MIPS|Add0~86 (
// Equation(s):
// \alu_MIPS|Add0~86_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[28])))

	.dataa(gnd),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[28]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~86 .lut_mask = 16'hC3CC;
defparam \alu_MIPS|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneiv_lcell_comb \registerfile_MIPS|s0~29 (
// Equation(s):
// \registerfile_MIPS|s0~29_combout  = (!\reset~input_o  & \register_B_1|saida[28]~28_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\register_B_1|saida[28]~28_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~29_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~29 .lut_mask = 16'h3300;
defparam \registerfile_MIPS|s0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \registerfile_MIPS|s2[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \registerfile_MIPS|s3[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \registerfile_MIPS|s0[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \registerfile_MIPS|s1[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~4 (
// Equation(s):
// \registerfile_MIPS|Mux3~4_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout ) # ((\registerfile_MIPS|s1 [28])))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|s0 [28])))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s0 [28]),
	.datad(\registerfile_MIPS|s1 [28]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~5 (
// Equation(s):
// \registerfile_MIPS|Mux3~5_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux3~4_combout  & ((\registerfile_MIPS|s3 [28]))) # (!\registerfile_MIPS|Mux3~4_combout  & (\registerfile_MIPS|s2 [28])))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux3~4_combout ))))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\registerfile_MIPS|s2 [28]),
	.datac(\registerfile_MIPS|s3 [28]),
	.datad(\registerfile_MIPS|Mux3~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~5 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \registerfile_MIPS|s5[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \registerfile_MIPS|s7[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N7
dffeas \registerfile_MIPS|s4[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \registerfile_MIPS|s6[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~2 (
// Equation(s):
// \registerfile_MIPS|Mux3~2_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s6 [28])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s4 [28])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [28]),
	.datad(\registerfile_MIPS|s6 [28]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~3 (
// Equation(s):
// \registerfile_MIPS|Mux3~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux3~2_combout  & ((\registerfile_MIPS|s7 [28]))) # (!\registerfile_MIPS|Mux3~2_combout  & (\registerfile_MIPS|s5 [28])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux3~2_combout ))))

	.dataa(\registerfile_MIPS|s5 [28]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s7 [28]),
	.datad(\registerfile_MIPS|Mux3~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~6 (
// Equation(s):
// \registerfile_MIPS|Mux3~6_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|Mux3~3_combout ))) # (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|Mux3~5_combout ))))

	.dataa(\registerfile_MIPS|Mux3~5_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\control_MIPS|output_control[19]~7_combout ),
	.datad(\registerfile_MIPS|Mux3~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~6 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \registerfile_MIPS|t6[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \registerfile_MIPS|t4[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~7 (
// Equation(s):
// \registerfile_MIPS|Mux3~7_combout  = (\control_MIPS|output_control[17]~9_combout  & (((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|t6 [28])) # (!\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t4 [28])))))

	.dataa(\registerfile_MIPS|t6 [28]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|t4 [28]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \registerfile_MIPS|t5[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \registerfile_MIPS|t7[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~8 (
// Equation(s):
// \registerfile_MIPS|Mux3~8_combout  = (\registerfile_MIPS|Mux3~7_combout  & (((\registerfile_MIPS|t7 [28])) # (!\control_MIPS|output_control[17]~9_combout ))) # (!\registerfile_MIPS|Mux3~7_combout  & (\control_MIPS|output_control[17]~9_combout  & 
// (\registerfile_MIPS|t5 [28])))

	.dataa(\registerfile_MIPS|Mux3~7_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|t5 [28]),
	.datad(\registerfile_MIPS|t7 [28]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \registerfile_MIPS|t1[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \registerfile_MIPS|t0[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~0 (
// Equation(s):
// \registerfile_MIPS|Mux3~0_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t1 [28]) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|t0 [28] & 
// !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t1 [28]),
	.datac(\registerfile_MIPS|t0 [28]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~0 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \registerfile_MIPS|t2[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \registerfile_MIPS|t3[28] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~1 (
// Equation(s):
// \registerfile_MIPS|Mux3~1_combout  = (\registerfile_MIPS|Mux3~0_combout  & (((\registerfile_MIPS|t3 [28])) # (!\control_MIPS|output_control[18]~10_combout ))) # (!\registerfile_MIPS|Mux3~0_combout  & (\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|t2 [28])))

	.dataa(\registerfile_MIPS|Mux3~0_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t2 [28]),
	.datad(\registerfile_MIPS|t3 [28]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~9 (
// Equation(s):
// \registerfile_MIPS|Mux3~9_combout  = (\registerfile_MIPS|Mux3~6_combout  & (((\registerfile_MIPS|Mux3~8_combout )) # (!\control_MIPS|output_control[20]~8_combout ))) # (!\registerfile_MIPS|Mux3~6_combout  & (\control_MIPS|output_control[20]~8_combout  & 
// ((\registerfile_MIPS|Mux3~1_combout ))))

	.dataa(\registerfile_MIPS|Mux3~6_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|Mux3~8_combout ),
	.datad(\registerfile_MIPS|Mux3~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~9 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~10 (
// Equation(s):
// \registerfile_MIPS|Mux3~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[28]~28_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux3~9_combout )))

	.dataa(\register_B_1|saida[28]~28_combout ),
	.datab(gnd),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(\registerfile_MIPS|Mux3~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~10 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \register_A|saida[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[28] .is_wysiwyg = "true";
defparam \register_A|saida[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneiv_lcell_comb \output_register_A[28] (
// Equation(s):
// output_register_A[28] = LCELL(\register_A|saida [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [28]),
	.cin(gnd),
	.combout(output_register_A[28]),
	.cout());
// synopsys translate_off
defparam \output_register_A[28] .lut_mask = 16'hFF00;
defparam \output_register_A[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneiv_lcell_comb \alu_MIPS|Add0~87 (
// Equation(s):
// \alu_MIPS|Add0~87_combout  = (\alu_MIPS|Add0~86_combout  & ((output_register_A[28] & (\alu_MIPS|Add0~85  & VCC)) # (!output_register_A[28] & (!\alu_MIPS|Add0~85 )))) # (!\alu_MIPS|Add0~86_combout  & ((output_register_A[28] & (!\alu_MIPS|Add0~85 )) # 
// (!output_register_A[28] & ((\alu_MIPS|Add0~85 ) # (GND)))))
// \alu_MIPS|Add0~88  = CARRY((\alu_MIPS|Add0~86_combout  & (!output_register_A[28] & !\alu_MIPS|Add0~85 )) # (!\alu_MIPS|Add0~86_combout  & ((!\alu_MIPS|Add0~85 ) # (!output_register_A[28]))))

	.dataa(\alu_MIPS|Add0~86_combout ),
	.datab(output_register_A[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~85 ),
	.combout(\alu_MIPS|Add0~87_combout ),
	.cout(\alu_MIPS|Add0~88 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~87 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneiv_lcell_comb \output_mult[28] (
// Equation(s):
// output_mult[28] = LCELL(\multiplicador|ACC0|Saidas [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[28]),
	.cout());
// synopsys translate_off
defparam \output_mult[28] .lut_mask = 16'hF0F0;
defparam \output_mult[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneiv_lcell_comb \mux_Execute_2|out[28]~81 (
// Equation(s):
// \mux_Execute_2|out[28]~81_combout  = (\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~87_combout )) # (!\register_D_1|saida[22]~1_combout  & ((output_mult[28])))

	.dataa(\register_D_1|saida[22]~1_combout ),
	.datab(gnd),
	.datac(\alu_MIPS|Add0~87_combout ),
	.datad(output_mult[28]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[28]~81 .lut_mask = 16'hF5A0;
defparam \mux_Execute_2|out[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneiv_lcell_comb \mux_Execute_2|out[28]~80 (
// Equation(s):
// \mux_Execute_2|out[28]~80_combout  = (output_register_A[28] & ((\register_D_1|saida[22]~1_combout ) # ((!output_register_ctrl_1[6] & output_register_B_1[28])))) # (!output_register_A[28] & (!output_register_ctrl_1[6] & (\register_D_1|saida[22]~1_combout  
// & output_register_B_1[28])))

	.dataa(output_register_A[28]),
	.datab(output_register_ctrl_1[6]),
	.datac(\register_D_1|saida[22]~1_combout ),
	.datad(output_register_B_1[28]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[28]~80 .lut_mask = 16'hB2A0;
defparam \mux_Execute_2|out[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneiv_lcell_comb \mux_Execute_2|out[28]~94 (
// Equation(s):
// \mux_Execute_2|out[28]~94_combout  = (output_register_ctrl_1[4] & ((output_register_ctrl_1[5] & (\mux_Execute_2|out[28]~81_combout )) # (!output_register_ctrl_1[5] & ((\mux_Execute_2|out[28]~80_combout ))))) # (!output_register_ctrl_1[4] & 
// (\mux_Execute_2|out[28]~81_combout ))

	.dataa(output_register_ctrl_1[4]),
	.datab(\mux_Execute_2|out[28]~81_combout ),
	.datac(output_register_ctrl_1[5]),
	.datad(\mux_Execute_2|out[28]~80_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[28]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[28]~94 .lut_mask = 16'hCEC4;
defparam \mux_Execute_2|out[28]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \register_D_1|saida[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[28]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[28] .is_wysiwyg = "true";
defparam \register_D_1|saida[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneiv_lcell_comb \output_register_D_1[28] (
// Equation(s):
// output_register_D_1[28] = LCELL(\register_D_1|saida [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [28]),
	.cin(gnd),
	.combout(output_register_D_1[28]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[28] .lut_mask = 16'hFF00;
defparam \output_register_D_1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \register_D_2|saida[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[28] .is_wysiwyg = "true";
defparam \register_D_2|saida[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneiv_lcell_comb \registerfile_MIPS|s0~30 (
// Equation(s):
// \registerfile_MIPS|s0~30_combout  = (\register_B_1|saida[29]~29_combout  & !\reset~input_o )

	.dataa(\register_B_1|saida[29]~29_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~30_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~30 .lut_mask = 16'h0A0A;
defparam \registerfile_MIPS|s0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \registerfile_MIPS|t2[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \registerfile_MIPS|s2[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~0 (
// Equation(s):
// \registerfile_MIPS|Mux2~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|t2 
// [29])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s2 [29])))))

	.dataa(\registerfile_MIPS|t2 [29]),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s2 [29]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~0 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \registerfile_MIPS|s6[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \registerfile_MIPS|t6[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~1 (
// Equation(s):
// \registerfile_MIPS|Mux2~1_combout  = (\registerfile_MIPS|Mux2~0_combout  & (((\registerfile_MIPS|t6 [29])) # (!\control_MIPS|output_control[19]~7_combout ))) # (!\registerfile_MIPS|Mux2~0_combout  & (\control_MIPS|output_control[19]~7_combout  & 
// (\registerfile_MIPS|s6 [29])))

	.dataa(\registerfile_MIPS|Mux2~0_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s6 [29]),
	.datad(\registerfile_MIPS|t6 [29]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \registerfile_MIPS|s5[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \registerfile_MIPS|s1[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~2 (
// Equation(s):
// \registerfile_MIPS|Mux2~2_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s5 [29]) # ((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|s1 [29] & 
// !\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|s5 [29]),
	.datac(\registerfile_MIPS|s1 [29]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~2 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \registerfile_MIPS|t5[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \registerfile_MIPS|t1[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~3 (
// Equation(s):
// \registerfile_MIPS|Mux2~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux2~2_combout  & (\registerfile_MIPS|t5 [29])) # (!\registerfile_MIPS|Mux2~2_combout  & ((\registerfile_MIPS|t1 [29]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux2~2_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux2~2_combout ),
	.datac(\registerfile_MIPS|t5 [29]),
	.datad(\registerfile_MIPS|t1 [29]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \registerfile_MIPS|s0[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \registerfile_MIPS|t0[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~4 (
// Equation(s):
// \registerfile_MIPS|Mux2~4_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout ) # ((\registerfile_MIPS|t0 [29])))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s0 [29])))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s0 [29]),
	.datad(\registerfile_MIPS|t0 [29]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \registerfile_MIPS|t4[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N29
dffeas \registerfile_MIPS|s4[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~5 (
// Equation(s):
// \registerfile_MIPS|Mux2~5_combout  = (\registerfile_MIPS|Mux2~4_combout  & (((\registerfile_MIPS|t4 [29])) # (!\control_MIPS|output_control[19]~7_combout ))) # (!\registerfile_MIPS|Mux2~4_combout  & (\control_MIPS|output_control[19]~7_combout  & 
// ((\registerfile_MIPS|s4 [29]))))

	.dataa(\registerfile_MIPS|Mux2~4_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|t4 [29]),
	.datad(\registerfile_MIPS|s4 [29]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~6 (
// Equation(s):
// \registerfile_MIPS|Mux2~6_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux2~3_combout ) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & 
// (((\registerfile_MIPS|Mux2~5_combout  & !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\registerfile_MIPS|Mux2~3_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|Mux2~5_combout ),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~6 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \registerfile_MIPS|t7[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N9
dffeas \registerfile_MIPS|s7[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \registerfile_MIPS|s3[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~7 (
// Equation(s):
// \registerfile_MIPS|Mux2~7_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s7 
// [29])) # (!\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s3 [29])))))

	.dataa(\registerfile_MIPS|s7 [29]),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s3 [29]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \registerfile_MIPS|t3[29] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~8 (
// Equation(s):
// \registerfile_MIPS|Mux2~8_combout  = (\registerfile_MIPS|Mux2~7_combout  & ((\registerfile_MIPS|t7 [29]) # ((!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux2~7_combout  & (((\registerfile_MIPS|t3 [29] & 
// \control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|t7 [29]),
	.datab(\registerfile_MIPS|Mux2~7_combout ),
	.datac(\registerfile_MIPS|t3 [29]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~8 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~9 (
// Equation(s):
// \registerfile_MIPS|Mux2~9_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux2~6_combout  & ((\registerfile_MIPS|Mux2~8_combout ))) # (!\registerfile_MIPS|Mux2~6_combout  & (\registerfile_MIPS|Mux2~1_combout )))) # 
// (!\control_MIPS|output_control[18]~10_combout  & (((\registerfile_MIPS|Mux2~6_combout ))))

	.dataa(\registerfile_MIPS|Mux2~1_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|Mux2~6_combout ),
	.datad(\registerfile_MIPS|Mux2~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~9 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~10 (
// Equation(s):
// \registerfile_MIPS|Mux2~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[29]~29_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux2~9_combout )))

	.dataa(\register_B_1|saida[29]~29_combout ),
	.datab(\registerfile_MIPS|Mux2~9_combout ),
	.datac(\control_MIPS|output_control[21]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~10 .lut_mask = 16'hACAC;
defparam \registerfile_MIPS|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \register_A|saida[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[29] .is_wysiwyg = "true";
defparam \register_A|saida[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneiv_lcell_comb \output_register_A[29] (
// Equation(s):
// output_register_A[29] = LCELL(\register_A|saida [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [29]),
	.cin(gnd),
	.combout(output_register_A[29]),
	.cout());
// synopsys translate_off
defparam \output_register_A[29] .lut_mask = 16'hFF00;
defparam \output_register_A[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneiv_lcell_comb \alu_MIPS|Add0~89 (
// Equation(s):
// \alu_MIPS|Add0~89_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[29])))

	.dataa(gnd),
	.datab(output_register_ctrl_1[3]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[29]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~89 .lut_mask = 16'hC3CC;
defparam \alu_MIPS|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~90 (
// Equation(s):
// \alu_MIPS|Add0~90_combout  = ((output_register_A[29] $ (\alu_MIPS|Add0~89_combout  $ (!\alu_MIPS|Add0~88 )))) # (GND)
// \alu_MIPS|Add0~91  = CARRY((output_register_A[29] & ((\alu_MIPS|Add0~89_combout ) # (!\alu_MIPS|Add0~88 ))) # (!output_register_A[29] & (\alu_MIPS|Add0~89_combout  & !\alu_MIPS|Add0~88 )))

	.dataa(output_register_A[29]),
	.datab(\alu_MIPS|Add0~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~88 ),
	.combout(\alu_MIPS|Add0~90_combout ),
	.cout(\alu_MIPS|Add0~91 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~90 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneiv_lcell_comb \output_mult[29] (
// Equation(s):
// output_mult[29] = LCELL(\multiplicador|ACC0|Saidas [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[29]),
	.cout());
// synopsys translate_off
defparam \output_mult[29] .lut_mask = 16'hF0F0;
defparam \output_mult[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneiv_lcell_comb \mux_Execute_2|out[29]~82 (
// Equation(s):
// \mux_Execute_2|out[29]~82_combout  = (\register_D_1|saida[22]~1_combout  & ((\alu_MIPS|Add0~90_combout ) # ((\register_D_1|saida[22]~0_combout )))) # (!\register_D_1|saida[22]~1_combout  & (((output_mult[29] & !\register_D_1|saida[22]~0_combout ))))

	.dataa(\alu_MIPS|Add0~90_combout ),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(output_mult[29]),
	.datad(\register_D_1|saida[22]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[29]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[29]~82 .lut_mask = 16'hCCB8;
defparam \mux_Execute_2|out[29]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneiv_lcell_comb \mux_Execute_1|out[29]~14 (
// Equation(s):
// \mux_Execute_1|out[29]~14_combout  = (!output_register_ctrl_1[6] & output_register_B_1[29])

	.dataa(gnd),
	.datab(gnd),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_B_1[29]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[29]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[29]~14 .lut_mask = 16'h0F00;
defparam \mux_Execute_1|out[29]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneiv_lcell_comb \mux_Execute_2|out[29]~83 (
// Equation(s):
// \mux_Execute_2|out[29]~83_combout  = (\mux_Execute_2|out[29]~82_combout  & ((output_register_A[29]) # ((\mux_Execute_1|out[29]~14_combout ) # (!\register_D_1|saida[22]~0_combout )))) # (!\mux_Execute_2|out[29]~82_combout  & (output_register_A[29] & 
// (\register_D_1|saida[22]~0_combout  & \mux_Execute_1|out[29]~14_combout )))

	.dataa(\mux_Execute_2|out[29]~82_combout ),
	.datab(output_register_A[29]),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(\mux_Execute_1|out[29]~14_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[29]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[29]~83 .lut_mask = 16'hEA8A;
defparam \mux_Execute_2|out[29]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \register_D_1|saida[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[29]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[29] .is_wysiwyg = "true";
defparam \register_D_1|saida[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneiv_lcell_comb \output_register_D_1[29] (
// Equation(s):
// output_register_D_1[29] = LCELL(\register_D_1|saida [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|saida [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[29]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[29] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \register_D_2|saida[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[29] .is_wysiwyg = "true";
defparam \register_D_2|saida[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneiv_lcell_comb \registerfile_MIPS|s0~31 (
// Equation(s):
// \registerfile_MIPS|s0~31_combout  = (!\reset~input_o  & \register_B_1|saida[30]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\register_B_1|saida[30]~30_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~31_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~31 .lut_mask = 16'h0F00;
defparam \registerfile_MIPS|s0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \registerfile_MIPS|s5[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N23
dffeas \registerfile_MIPS|s4[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~0 (
// Equation(s):
// \registerfile_MIPS|Mux1~0_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|s5 [30]) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|s4 [30] & 
// !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\registerfile_MIPS|s5 [30]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s4 [30]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~0 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \registerfile_MIPS|s6[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \registerfile_MIPS|s7[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~1 (
// Equation(s):
// \registerfile_MIPS|Mux1~1_combout  = (\registerfile_MIPS|Mux1~0_combout  & (((\registerfile_MIPS|s7 [30])) # (!\control_MIPS|output_control[18]~10_combout ))) # (!\registerfile_MIPS|Mux1~0_combout  & (\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|s6 [30])))

	.dataa(\registerfile_MIPS|Mux1~0_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|s6 [30]),
	.datad(\registerfile_MIPS|s7 [30]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \registerfile_MIPS|t5[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \registerfile_MIPS|t4[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~7 (
// Equation(s):
// \registerfile_MIPS|Mux1~7_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|t5 [30]) # ((\control_MIPS|output_control[18]~10_combout )))) # (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|t4 [30] & 
// !\control_MIPS|output_control[18]~10_combout ))))

	.dataa(\registerfile_MIPS|t5 [30]),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|t4 [30]),
	.datad(\control_MIPS|output_control[18]~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~7 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \registerfile_MIPS|t6[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N21
dffeas \registerfile_MIPS|t7[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~8 (
// Equation(s):
// \registerfile_MIPS|Mux1~8_combout  = (\registerfile_MIPS|Mux1~7_combout  & (((\registerfile_MIPS|t7 [30])) # (!\control_MIPS|output_control[18]~10_combout ))) # (!\registerfile_MIPS|Mux1~7_combout  & (\control_MIPS|output_control[18]~10_combout  & 
// (\registerfile_MIPS|t6 [30])))

	.dataa(\registerfile_MIPS|Mux1~7_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t6 [30]),
	.datad(\registerfile_MIPS|t7 [30]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N27
dffeas \registerfile_MIPS|t1[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \registerfile_MIPS|t3[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \registerfile_MIPS|t0[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \registerfile_MIPS|t2[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~2 (
// Equation(s):
// \registerfile_MIPS|Mux1~2_combout  = (\control_MIPS|output_control[17]~9_combout  & (\control_MIPS|output_control[18]~10_combout )) # (!\control_MIPS|output_control[17]~9_combout  & ((\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|t2 
// [30]))) # (!\control_MIPS|output_control[18]~10_combout  & (\registerfile_MIPS|t0 [30]))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\registerfile_MIPS|t0 [30]),
	.datad(\registerfile_MIPS|t2 [30]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~3 (
// Equation(s):
// \registerfile_MIPS|Mux1~3_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux1~2_combout  & ((\registerfile_MIPS|t3 [30]))) # (!\registerfile_MIPS|Mux1~2_combout  & (\registerfile_MIPS|t1 [30])))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (((\registerfile_MIPS|Mux1~2_combout ))))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|t1 [30]),
	.datac(\registerfile_MIPS|t3 [30]),
	.datad(\registerfile_MIPS|Mux1~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~3 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N31
dffeas \registerfile_MIPS|s0[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N21
dffeas \registerfile_MIPS|s2[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~4 (
// Equation(s):
// \registerfile_MIPS|Mux1~4_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\control_MIPS|output_control[17]~9_combout ) # ((\registerfile_MIPS|s2 [30])))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|s0 [30])))

	.dataa(\control_MIPS|output_control[18]~10_combout ),
	.datab(\control_MIPS|output_control[17]~9_combout ),
	.datac(\registerfile_MIPS|s0 [30]),
	.datad(\registerfile_MIPS|s2 [30]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \registerfile_MIPS|s3[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \registerfile_MIPS|s1[30] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~5 (
// Equation(s):
// \registerfile_MIPS|Mux1~5_combout  = (\control_MIPS|output_control[17]~9_combout  & ((\registerfile_MIPS|Mux1~4_combout  & (\registerfile_MIPS|s3 [30])) # (!\registerfile_MIPS|Mux1~4_combout  & ((\registerfile_MIPS|s1 [30]))))) # 
// (!\control_MIPS|output_control[17]~9_combout  & (\registerfile_MIPS|Mux1~4_combout ))

	.dataa(\control_MIPS|output_control[17]~9_combout ),
	.datab(\registerfile_MIPS|Mux1~4_combout ),
	.datac(\registerfile_MIPS|s3 [30]),
	.datad(\registerfile_MIPS|s1 [30]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~6 (
// Equation(s):
// \registerfile_MIPS|Mux1~6_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout ) # ((\registerfile_MIPS|Mux1~3_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (!\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux1~5_combout ))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|Mux1~3_combout ),
	.datad(\registerfile_MIPS|Mux1~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~6 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~9 (
// Equation(s):
// \registerfile_MIPS|Mux1~9_combout  = (\registerfile_MIPS|Mux1~6_combout  & (((\registerfile_MIPS|Mux1~8_combout ) # (!\control_MIPS|output_control[19]~7_combout )))) # (!\registerfile_MIPS|Mux1~6_combout  & (\registerfile_MIPS|Mux1~1_combout  & 
// ((\control_MIPS|output_control[19]~7_combout ))))

	.dataa(\registerfile_MIPS|Mux1~1_combout ),
	.datab(\registerfile_MIPS|Mux1~8_combout ),
	.datac(\registerfile_MIPS|Mux1~6_combout ),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~9 .lut_mask = 16'hCAF0;
defparam \registerfile_MIPS|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~10 (
// Equation(s):
// \registerfile_MIPS|Mux1~10_combout  = (\control_MIPS|output_control[21]~11_combout  & ((\register_B_1|saida[30]~30_combout ))) # (!\control_MIPS|output_control[21]~11_combout  & (\registerfile_MIPS|Mux1~9_combout ))

	.dataa(\control_MIPS|output_control[21]~11_combout ),
	.datab(gnd),
	.datac(\registerfile_MIPS|Mux1~9_combout ),
	.datad(\register_B_1|saida[30]~30_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~10 .lut_mask = 16'hFA50;
defparam \registerfile_MIPS|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N25
dffeas \register_A|saida[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[30] .is_wysiwyg = "true";
defparam \register_A|saida[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneiv_lcell_comb \output_register_A[30] (
// Equation(s):
// output_register_A[30] = LCELL(\register_A|saida [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [30]),
	.cin(gnd),
	.combout(output_register_A[30]),
	.cout());
// synopsys translate_off
defparam \output_register_A[30] .lut_mask = 16'hFF00;
defparam \output_register_A[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneiv_lcell_comb \mux_Execute_2|out[30]~84 (
// Equation(s):
// \mux_Execute_2|out[30]~84_combout  = (\register_D_1|saida[22]~1_combout  & ((output_register_A[30]) # ((!output_register_ctrl_1[6] & output_register_B_1[30])))) # (!\register_D_1|saida[22]~1_combout  & (!output_register_ctrl_1[6] & (output_register_A[30] 
// & output_register_B_1[30])))

	.dataa(output_register_ctrl_1[6]),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(output_register_A[30]),
	.datad(output_register_B_1[30]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[30]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[30]~84 .lut_mask = 16'hD4C0;
defparam \mux_Execute_2|out[30]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~92 (
// Equation(s):
// \alu_MIPS|Add0~92_combout  = output_register_ctrl_1[3] $ (((!output_register_ctrl_1[6] & output_register_B_1[30])))

	.dataa(output_register_ctrl_1[6]),
	.datab(gnd),
	.datac(output_register_ctrl_1[3]),
	.datad(output_register_B_1[30]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~92 .lut_mask = 16'hA5F0;
defparam \alu_MIPS|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneiv_lcell_comb \alu_MIPS|Add0~93 (
// Equation(s):
// \alu_MIPS|Add0~93_combout  = (output_register_A[30] & ((\alu_MIPS|Add0~92_combout  & (\alu_MIPS|Add0~91  & VCC)) # (!\alu_MIPS|Add0~92_combout  & (!\alu_MIPS|Add0~91 )))) # (!output_register_A[30] & ((\alu_MIPS|Add0~92_combout  & (!\alu_MIPS|Add0~91 )) # 
// (!\alu_MIPS|Add0~92_combout  & ((\alu_MIPS|Add0~91 ) # (GND)))))
// \alu_MIPS|Add0~94  = CARRY((output_register_A[30] & (!\alu_MIPS|Add0~92_combout  & !\alu_MIPS|Add0~91 )) # (!output_register_A[30] & ((!\alu_MIPS|Add0~91 ) # (!\alu_MIPS|Add0~92_combout ))))

	.dataa(output_register_A[30]),
	.datab(\alu_MIPS|Add0~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~91 ),
	.combout(\alu_MIPS|Add0~93_combout ),
	.cout(\alu_MIPS|Add0~94 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~93 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneiv_lcell_comb \output_mult[30] (
// Equation(s):
// output_mult[30] = LCELL(\multiplicador|ACC0|Saidas [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador|ACC0|Saidas [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[30]),
	.cout());
// synopsys translate_off
defparam \output_mult[30] .lut_mask = 16'hF0F0;
defparam \output_mult[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneiv_lcell_comb \mux_Execute_2|out[30]~85 (
// Equation(s):
// \mux_Execute_2|out[30]~85_combout  = (\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~93_combout )) # (!\register_D_1|saida[22]~1_combout  & ((output_mult[30])))

	.dataa(gnd),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(\alu_MIPS|Add0~93_combout ),
	.datad(output_mult[30]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[30]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[30]~85 .lut_mask = 16'hF3C0;
defparam \mux_Execute_2|out[30]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneiv_lcell_comb \mux_Execute_2|out[30]~95 (
// Equation(s):
// \mux_Execute_2|out[30]~95_combout  = (output_register_ctrl_1[5] & (((\mux_Execute_2|out[30]~85_combout )))) # (!output_register_ctrl_1[5] & ((output_register_ctrl_1[4] & (\mux_Execute_2|out[30]~84_combout )) # (!output_register_ctrl_1[4] & 
// ((\mux_Execute_2|out[30]~85_combout )))))

	.dataa(output_register_ctrl_1[5]),
	.datab(\mux_Execute_2|out[30]~84_combout ),
	.datac(\mux_Execute_2|out[30]~85_combout ),
	.datad(output_register_ctrl_1[4]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[30]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[30]~95 .lut_mask = 16'hE4F0;
defparam \mux_Execute_2|out[30]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N1
dffeas \register_D_1|saida[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[30]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[30] .is_wysiwyg = "true";
defparam \register_D_1|saida[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneiv_lcell_comb \output_register_D_1[30] (
// Equation(s):
// output_register_D_1[30] = LCELL(\register_D_1|saida [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [30]),
	.cin(gnd),
	.combout(output_register_D_1[30]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[30] .lut_mask = 16'hFF00;
defparam \output_register_D_1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N23
dffeas \register_D_2|saida[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[30] .is_wysiwyg = "true";
defparam \register_D_2|saida[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneiv_ram_block \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\register_CTRL_2|saida [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(\CLK_SYS~clkctrl_outclk ),
	.ena0(\register_CTRL_2|saida [1]),
	.ena1(!\register_CTRL_2|saida [1]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\register_B_2|saida [31],\register_B_2|saida [30],\register_B_2|saida [29],\register_B_2|saida [28],\register_B_2|saida [27]}),
	.portaaddr({\datamemory_MIPS|Add0~0_combout ,\output_register_D_1[8]~_wirecell_combout ,output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\datamemory_MIPS|Add0~0_combout ,\output_register_D_1[8]~_wirecell_combout ,output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "datamemory:datamemory_MIPS|altsyncram:memory_rtl_0|altsyncram_fli1:auto_generated|ALTSYNCRAM";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneiv_lcell_comb \output_datamemory[31] (
// Equation(s):
// output_datamemory[31] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a31 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a31 ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[31]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[31] .lut_mask = 16'hF0F0;
defparam \output_datamemory[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneiv_lcell_comb \registerfile_MIPS|s0~32 (
// Equation(s):
// \registerfile_MIPS|s0~32_combout  = (!\reset~input_o  & \register_B_1|saida[31]~31_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\register_B_1|saida[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|s0~32_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|s0~32 .lut_mask = 16'h5050;
defparam \registerfile_MIPS|s0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \registerfile_MIPS|s6[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s6[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s6 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s6[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s6[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \registerfile_MIPS|s2[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s2[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s2[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~2 (
// Equation(s):
// \registerfile_MIPS|Mux0~2_combout  = (\control_MIPS|output_control[20]~8_combout  & (((\control_MIPS|output_control[19]~7_combout )))) # (!\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s6 
// [31])) # (!\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|s2 [31])))))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|s6 [31]),
	.datac(\registerfile_MIPS|s2 [31]),
	.datad(\control_MIPS|output_control[19]~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~2 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \registerfile_MIPS|t6[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t6[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t6 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t6[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t6[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \registerfile_MIPS|t2[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t2[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t2[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~3 (
// Equation(s):
// \registerfile_MIPS|Mux0~3_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|Mux0~2_combout  & (\registerfile_MIPS|t6 [31])) # (!\registerfile_MIPS|Mux0~2_combout  & ((\registerfile_MIPS|t2 [31]))))) # 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|Mux0~2_combout ))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\registerfile_MIPS|Mux0~2_combout ),
	.datac(\registerfile_MIPS|t6 [31]),
	.datad(\registerfile_MIPS|t2 [31]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \registerfile_MIPS|t0[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t0[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t0[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t0[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \registerfile_MIPS|s0[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s0[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s0[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s0[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \registerfile_MIPS|s4[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s4[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s4[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~4 (
// Equation(s):
// \registerfile_MIPS|Mux0~4_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout ) # ((\registerfile_MIPS|s4 [31])))) # (!\control_MIPS|output_control[19]~7_combout  & 
// (!\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|s0 [31])))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\control_MIPS|output_control[20]~8_combout ),
	.datac(\registerfile_MIPS|s0 [31]),
	.datad(\registerfile_MIPS|s4 [31]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \registerfile_MIPS|t4[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t4[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~5 (
// Equation(s):
// \registerfile_MIPS|Mux0~5_combout  = (\registerfile_MIPS|Mux0~4_combout  & (((\registerfile_MIPS|t4 [31]) # (!\control_MIPS|output_control[20]~8_combout )))) # (!\registerfile_MIPS|Mux0~4_combout  & (\registerfile_MIPS|t0 [31] & 
// ((\control_MIPS|output_control[20]~8_combout ))))

	.dataa(\registerfile_MIPS|t0 [31]),
	.datab(\registerfile_MIPS|Mux0~4_combout ),
	.datac(\registerfile_MIPS|t4 [31]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~6 (
// Equation(s):
// \registerfile_MIPS|Mux0~6_combout  = (\control_MIPS|output_control[18]~10_combout  & ((\registerfile_MIPS|Mux0~3_combout ) # ((\control_MIPS|output_control[17]~9_combout )))) # (!\control_MIPS|output_control[18]~10_combout  & 
// (((!\control_MIPS|output_control[17]~9_combout  & \registerfile_MIPS|Mux0~5_combout ))))

	.dataa(\registerfile_MIPS|Mux0~3_combout ),
	.datab(\control_MIPS|output_control[18]~10_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\registerfile_MIPS|Mux0~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~6 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \registerfile_MIPS|t7[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|s0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|t7[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t7 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t7[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t7[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \registerfile_MIPS|s7[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s7[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s7 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s7[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s7[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \registerfile_MIPS|s3[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s3[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s3[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s3[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \registerfile_MIPS|t3[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t3[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~7 (
// Equation(s):
// \registerfile_MIPS|Mux0~7_combout  = (\control_MIPS|output_control[20]~8_combout  & ((\control_MIPS|output_control[19]~7_combout ) # ((\registerfile_MIPS|t3 [31])))) # (!\control_MIPS|output_control[20]~8_combout  & 
// (!\control_MIPS|output_control[19]~7_combout  & (\registerfile_MIPS|s3 [31])))

	.dataa(\control_MIPS|output_control[20]~8_combout ),
	.datab(\control_MIPS|output_control[19]~7_combout ),
	.datac(\registerfile_MIPS|s3 [31]),
	.datad(\registerfile_MIPS|t3 [31]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~8 (
// Equation(s):
// \registerfile_MIPS|Mux0~8_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux0~7_combout  & (\registerfile_MIPS|t7 [31])) # (!\registerfile_MIPS|Mux0~7_combout  & ((\registerfile_MIPS|s7 [31]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux0~7_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t7 [31]),
	.datac(\registerfile_MIPS|s7 [31]),
	.datad(\registerfile_MIPS|Mux0~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \registerfile_MIPS|t5[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t5[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t5 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t5[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t5[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \registerfile_MIPS|s5[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s5[28]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s5 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s5[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s5[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \registerfile_MIPS|t1[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|t1[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|t1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|t1[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|t1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \registerfile_MIPS|s1[31] (
	.clk(!\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|s0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|s1[26]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|s1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|s1[31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|s1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~0 (
// Equation(s):
// \registerfile_MIPS|Mux0~0_combout  = (\control_MIPS|output_control[19]~7_combout  & (((\control_MIPS|output_control[20]~8_combout )))) # (!\control_MIPS|output_control[19]~7_combout  & ((\control_MIPS|output_control[20]~8_combout  & (\registerfile_MIPS|t1 
// [31])) # (!\control_MIPS|output_control[20]~8_combout  & ((\registerfile_MIPS|s1 [31])))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t1 [31]),
	.datac(\registerfile_MIPS|s1 [31]),
	.datad(\control_MIPS|output_control[20]~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~1 (
// Equation(s):
// \registerfile_MIPS|Mux0~1_combout  = (\control_MIPS|output_control[19]~7_combout  & ((\registerfile_MIPS|Mux0~0_combout  & (\registerfile_MIPS|t5 [31])) # (!\registerfile_MIPS|Mux0~0_combout  & ((\registerfile_MIPS|s5 [31]))))) # 
// (!\control_MIPS|output_control[19]~7_combout  & (((\registerfile_MIPS|Mux0~0_combout ))))

	.dataa(\control_MIPS|output_control[19]~7_combout ),
	.datab(\registerfile_MIPS|t5 [31]),
	.datac(\registerfile_MIPS|s5 [31]),
	.datad(\registerfile_MIPS|Mux0~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~9 (
// Equation(s):
// \registerfile_MIPS|Mux0~9_combout  = (\registerfile_MIPS|Mux0~6_combout  & ((\registerfile_MIPS|Mux0~8_combout ) # ((!\control_MIPS|output_control[17]~9_combout )))) # (!\registerfile_MIPS|Mux0~6_combout  & (((\control_MIPS|output_control[17]~9_combout  & 
// \registerfile_MIPS|Mux0~1_combout ))))

	.dataa(\registerfile_MIPS|Mux0~6_combout ),
	.datab(\registerfile_MIPS|Mux0~8_combout ),
	.datac(\control_MIPS|output_control[17]~9_combout ),
	.datad(\registerfile_MIPS|Mux0~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~9 .lut_mask = 16'hDA8A;
defparam \registerfile_MIPS|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~10 (
// Equation(s):
// \registerfile_MIPS|Mux0~10_combout  = (\control_MIPS|output_control[21]~11_combout  & (\register_B_1|saida[31]~31_combout )) # (!\control_MIPS|output_control[21]~11_combout  & ((\registerfile_MIPS|Mux0~9_combout )))

	.dataa(\control_MIPS|output_control[21]~11_combout ),
	.datab(gnd),
	.datac(\register_B_1|saida[31]~31_combout ),
	.datad(\registerfile_MIPS|Mux0~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~10 .lut_mask = 16'hF5A0;
defparam \registerfile_MIPS|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \register_A|saida[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|saida [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|saida[31] .is_wysiwyg = "true";
defparam \register_A|saida[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneiv_lcell_comb \output_register_A[31] (
// Equation(s):
// output_register_A[31] = LCELL(\register_A|saida [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|saida [31]),
	.cin(gnd),
	.combout(output_register_A[31]),
	.cout());
// synopsys translate_off
defparam \output_register_A[31] .lut_mask = 16'hFF00;
defparam \output_register_A[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneiv_lcell_comb \mux_Execute_1|out[31]~15 (
// Equation(s):
// \mux_Execute_1|out[31]~15_combout  = (!output_register_ctrl_1[6] & output_register_B_1[31])

	.dataa(gnd),
	.datab(output_register_ctrl_1[6]),
	.datac(gnd),
	.datad(output_register_B_1[31]),
	.cin(gnd),
	.combout(\mux_Execute_1|out[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|out[31]~15 .lut_mask = 16'h3300;
defparam \mux_Execute_1|out[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneiv_lcell_comb \alu_MIPS|Add0~95 (
// Equation(s):
// \alu_MIPS|Add0~95_combout  = output_register_ctrl_1[3] $ (((output_register_B_1[31] & !output_register_ctrl_1[6])))

	.dataa(gnd),
	.datab(output_register_B_1[31]),
	.datac(output_register_ctrl_1[6]),
	.datad(output_register_ctrl_1[3]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~95 .lut_mask = 16'hF30C;
defparam \alu_MIPS|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~96 (
// Equation(s):
// \alu_MIPS|Add0~96_combout  = output_register_A[31] $ (\alu_MIPS|Add0~94  $ (!\alu_MIPS|Add0~95_combout ))

	.dataa(output_register_A[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_MIPS|Add0~95_combout ),
	.cin(\alu_MIPS|Add0~94 ),
	.combout(\alu_MIPS|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~96 .lut_mask = 16'h5AA5;
defparam \alu_MIPS|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneiv_lcell_comb \output_mult[31] (
// Equation(s):
// output_mult[31] = LCELL(\multiplicador|ACC0|Saidas [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador|ACC0|Saidas [31]),
	.cin(gnd),
	.combout(output_mult[31]),
	.cout());
// synopsys translate_off
defparam \output_mult[31] .lut_mask = 16'hFF00;
defparam \output_mult[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneiv_lcell_comb \mux_Execute_2|out[31]~86 (
// Equation(s):
// \mux_Execute_2|out[31]~86_combout  = (\register_D_1|saida[22]~0_combout  & (\register_D_1|saida[22]~1_combout )) # (!\register_D_1|saida[22]~0_combout  & ((\register_D_1|saida[22]~1_combout  & (\alu_MIPS|Add0~96_combout )) # 
// (!\register_D_1|saida[22]~1_combout  & ((output_mult[31])))))

	.dataa(\register_D_1|saida[22]~0_combout ),
	.datab(\register_D_1|saida[22]~1_combout ),
	.datac(\alu_MIPS|Add0~96_combout ),
	.datad(output_mult[31]),
	.cin(gnd),
	.combout(\mux_Execute_2|out[31]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[31]~86 .lut_mask = 16'hD9C8;
defparam \mux_Execute_2|out[31]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneiv_lcell_comb \mux_Execute_2|out[31]~87 (
// Equation(s):
// \mux_Execute_2|out[31]~87_combout  = (output_register_A[31] & ((\mux_Execute_2|out[31]~86_combout ) # ((\mux_Execute_1|out[31]~15_combout  & \register_D_1|saida[22]~0_combout )))) # (!output_register_A[31] & (\mux_Execute_2|out[31]~86_combout  & 
// ((\mux_Execute_1|out[31]~15_combout ) # (!\register_D_1|saida[22]~0_combout ))))

	.dataa(output_register_A[31]),
	.datab(\mux_Execute_1|out[31]~15_combout ),
	.datac(\register_D_1|saida[22]~0_combout ),
	.datad(\mux_Execute_2|out[31]~86_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|out[31]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|out[31]~87 .lut_mask = 16'hEF80;
defparam \mux_Execute_2|out[31]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \register_D_1|saida[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|out[31]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|saida [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|saida[31] .is_wysiwyg = "true";
defparam \register_D_1|saida[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneiv_lcell_comb \output_register_D_1[31] (
// Equation(s):
// output_register_D_1[31] = LCELL(\register_D_1|saida [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|saida [31]),
	.cin(gnd),
	.combout(output_register_D_1[31]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[31] .lut_mask = 16'hFF00;
defparam \output_register_D_1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N17
dffeas \register_D_2|saida[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|saida [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|saida[31] .is_wysiwyg = "true";
defparam \register_D_2|saida[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneiv_lcell_comb \register_B_1|saida[31]~31 (
// Equation(s):
// \register_B_1|saida[31]~31_combout  = (\register_CTRL_3|saida [0] & (output_datamemory[31])) # (!\register_CTRL_3|saida [0] & ((\register_D_2|saida [31])))

	.dataa(\register_CTRL_3|saida [0]),
	.datab(output_datamemory[31]),
	.datac(gnd),
	.datad(\register_D_2|saida [31]),
	.cin(gnd),
	.combout(\register_B_1|saida[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[31]~31 .lut_mask = 16'hDD88;
defparam \register_B_1|saida[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~0 (
// Equation(s):
// \registerfile_MIPS|Mux32~0_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t1 [31]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s1 [31]))))

	.dataa(\registerfile_MIPS|s1 [31]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t1 [31]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~0 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~1 (
// Equation(s):
// \registerfile_MIPS|Mux32~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux32~0_combout  & ((\registerfile_MIPS|t5 [31]))) # (!\registerfile_MIPS|Mux32~0_combout  & (\registerfile_MIPS|s5 [31])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux32~0_combout ))))

	.dataa(\registerfile_MIPS|s5 [31]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t5 [31]),
	.datad(\registerfile_MIPS|Mux32~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~7 (
// Equation(s):
// \registerfile_MIPS|Mux32~7_combout  = (\control_MIPS|output_control[14]~4_combout  & (\control_MIPS|output_control[15]~3_combout )) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|t3 
// [31])) # (!\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|s3 [31])))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t3 [31]),
	.datad(\registerfile_MIPS|s3 [31]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~8 (
// Equation(s):
// \registerfile_MIPS|Mux32~8_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux32~7_combout  & ((\registerfile_MIPS|t7 [31]))) # (!\registerfile_MIPS|Mux32~7_combout  & (\registerfile_MIPS|s7 [31])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux32~7_combout ))))

	.dataa(\registerfile_MIPS|s7 [31]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|Mux32~7_combout ),
	.datad(\registerfile_MIPS|t7 [31]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~8 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~4 (
// Equation(s):
// \registerfile_MIPS|Mux32~4_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s4 
// [31])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s0 [31])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s4 [31]),
	.datad(\registerfile_MIPS|s0 [31]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~5 (
// Equation(s):
// \registerfile_MIPS|Mux32~5_combout  = (\registerfile_MIPS|Mux32~4_combout  & ((\registerfile_MIPS|t4 [31]) # ((!\control_MIPS|output_control[15]~3_combout )))) # (!\registerfile_MIPS|Mux32~4_combout  & (((\registerfile_MIPS|t0 [31] & 
// \control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|Mux32~4_combout ),
	.datab(\registerfile_MIPS|t4 [31]),
	.datac(\registerfile_MIPS|t0 [31]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~5 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~2 (
// Equation(s):
// \registerfile_MIPS|Mux32~2_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\control_MIPS|output_control[14]~4_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & 
// ((\registerfile_MIPS|s6 [31]))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s2 [31]))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|s2 [31]),
	.datac(\registerfile_MIPS|s6 [31]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~2 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~3 (
// Equation(s):
// \registerfile_MIPS|Mux32~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux32~2_combout  & ((\registerfile_MIPS|t6 [31]))) # (!\registerfile_MIPS|Mux32~2_combout  & (\registerfile_MIPS|t2 [31])))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|Mux32~2_combout ))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|Mux32~2_combout ),
	.datac(\registerfile_MIPS|t2 [31]),
	.datad(\registerfile_MIPS|t6 [31]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~6 (
// Equation(s):
// \registerfile_MIPS|Mux32~6_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & 
// ((\registerfile_MIPS|Mux32~3_combout ))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|Mux32~5_combout ))))

	.dataa(\registerfile_MIPS|Mux32~5_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\control_MIPS|output_control[13]~1_combout ),
	.datad(\registerfile_MIPS|Mux32~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~6 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~9 (
// Equation(s):
// \registerfile_MIPS|Mux32~9_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux32~6_combout  & ((\registerfile_MIPS|Mux32~8_combout ))) # (!\registerfile_MIPS|Mux32~6_combout  & (\registerfile_MIPS|Mux32~1_combout )))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux32~6_combout ))))

	.dataa(\registerfile_MIPS|Mux32~1_combout ),
	.datab(\registerfile_MIPS|Mux32~8_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux32~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N27
dffeas \register_B_1|saida[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[31]~31_combout ),
	.asdata(\registerfile_MIPS|Mux32~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[31] .is_wysiwyg = "true";
defparam \register_B_1|saida[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneiv_lcell_comb \output_register_B_1[31] (
// Equation(s):
// output_register_B_1[31] = LCELL(\register_B_1|saida [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [31]),
	.cin(gnd),
	.combout(output_register_B_1[31]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[31] .lut_mask = 16'hFF00;
defparam \output_register_B_1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \register_B_2|saida[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[31] .is_wysiwyg = "true";
defparam \register_B_2|saida[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneiv_lcell_comb \output_datamemory[30] (
// Equation(s):
// output_datamemory[30] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a30 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(output_datamemory[30]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[30] .lut_mask = 16'hFF00;
defparam \output_datamemory[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneiv_lcell_comb \register_B_1|saida[30]~30 (
// Equation(s):
// \register_B_1|saida[30]~30_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[30]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [30]))

	.dataa(\register_D_2|saida [30]),
	.datab(gnd),
	.datac(\register_CTRL_3|saida [0]),
	.datad(output_datamemory[30]),
	.cin(gnd),
	.combout(\register_B_1|saida[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[30]~30 .lut_mask = 16'hFA0A;
defparam \register_B_1|saida[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneiv_lcell_comb \register_B_1|saida[30]~feeder (
// Equation(s):
// \register_B_1|saida[30]~feeder_combout  = \register_B_1|saida[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida[30]~30_combout ),
	.cin(gnd),
	.combout(\register_B_1|saida[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[30]~feeder .lut_mask = 16'hFF00;
defparam \register_B_1|saida[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~4 (
// Equation(s):
// \registerfile_MIPS|Mux33~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s2 [30]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s0 [30] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s0 [30]),
	.datac(\registerfile_MIPS|s2 [30]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~4 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~5 (
// Equation(s):
// \registerfile_MIPS|Mux33~5_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux33~4_combout  & (\registerfile_MIPS|s3 [30])) # (!\registerfile_MIPS|Mux33~4_combout  & ((\registerfile_MIPS|s1 [30]))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux33~4_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|s3 [30]),
	.datac(\registerfile_MIPS|s1 [30]),
	.datad(\registerfile_MIPS|Mux33~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~2 (
// Equation(s):
// \registerfile_MIPS|Mux33~2_combout  = (\control_MIPS|output_control[12]~2_combout  & (\control_MIPS|output_control[13]~1_combout )) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t2 
// [30])) # (!\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|t0 [30])))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|t2 [30]),
	.datad(\registerfile_MIPS|t0 [30]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~3 (
// Equation(s):
// \registerfile_MIPS|Mux33~3_combout  = (\registerfile_MIPS|Mux33~2_combout  & ((\registerfile_MIPS|t3 [30]) # ((!\control_MIPS|output_control[12]~2_combout )))) # (!\registerfile_MIPS|Mux33~2_combout  & (((\registerfile_MIPS|t1 [30] & 
// \control_MIPS|output_control[12]~2_combout ))))

	.dataa(\registerfile_MIPS|t3 [30]),
	.datab(\registerfile_MIPS|Mux33~2_combout ),
	.datac(\registerfile_MIPS|t1 [30]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~6 (
// Equation(s):
// \registerfile_MIPS|Mux33~6_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|Mux33~3_combout ))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|Mux33~5_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux33~5_combout ),
	.datac(\registerfile_MIPS|Mux33~3_combout ),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~6 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~0 (
// Equation(s):
// \registerfile_MIPS|Mux33~0_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|s5 [30]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s4 [30] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|s4 [30]),
	.datac(\registerfile_MIPS|s5 [30]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~0 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~1 (
// Equation(s):
// \registerfile_MIPS|Mux33~1_combout  = (\registerfile_MIPS|Mux33~0_combout  & (((\registerfile_MIPS|s7 [30]) # (!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux33~0_combout  & (\registerfile_MIPS|s6 [30] & 
// ((\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|Mux33~0_combout ),
	.datab(\registerfile_MIPS|s6 [30]),
	.datac(\registerfile_MIPS|s7 [30]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~1 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~7 (
// Equation(s):
// \registerfile_MIPS|Mux33~7_combout  = (\control_MIPS|output_control[13]~1_combout  & (\control_MIPS|output_control[12]~2_combout )) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t5 
// [30])) # (!\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|t4 [30])))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t5 [30]),
	.datad(\registerfile_MIPS|t4 [30]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~8 (
// Equation(s):
// \registerfile_MIPS|Mux33~8_combout  = (\registerfile_MIPS|Mux33~7_combout  & (((\registerfile_MIPS|t7 [30]) # (!\control_MIPS|output_control[13]~1_combout )))) # (!\registerfile_MIPS|Mux33~7_combout  & (\registerfile_MIPS|t6 [30] & 
// ((\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\registerfile_MIPS|t6 [30]),
	.datab(\registerfile_MIPS|t7 [30]),
	.datac(\registerfile_MIPS|Mux33~7_combout ),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~8 .lut_mask = 16'hCAF0;
defparam \registerfile_MIPS|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~9 (
// Equation(s):
// \registerfile_MIPS|Mux33~9_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux33~6_combout  & ((\registerfile_MIPS|Mux33~8_combout ))) # (!\registerfile_MIPS|Mux33~6_combout  & (\registerfile_MIPS|Mux33~1_combout )))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|Mux33~6_combout ))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux33~6_combout ),
	.datac(\registerfile_MIPS|Mux33~1_combout ),
	.datad(\registerfile_MIPS|Mux33~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~9 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N27
dffeas \register_B_1|saida[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[30]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux33~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[30] .is_wysiwyg = "true";
defparam \register_B_1|saida[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneiv_lcell_comb \output_register_B_1[30] (
// Equation(s):
// output_register_B_1[30] = LCELL(\register_B_1|saida [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[30]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[30] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N29
dffeas \register_B_2|saida[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[30] .is_wysiwyg = "true";
defparam \register_B_2|saida[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneiv_lcell_comb \output_datamemory[29] (
// Equation(s):
// output_datamemory[29] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a29 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(output_datamemory[29]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[29] .lut_mask = 16'hFF00;
defparam \output_datamemory[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneiv_lcell_comb \register_B_1|saida[29]~29 (
// Equation(s):
// \register_B_1|saida[29]~29_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[29]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [29]))

	.dataa(\register_D_2|saida [29]),
	.datab(\register_CTRL_3|saida [0]),
	.datac(gnd),
	.datad(output_datamemory[29]),
	.cin(gnd),
	.combout(\register_B_1|saida[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[29]~29 .lut_mask = 16'hEE22;
defparam \register_B_1|saida[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~0 (
// Equation(s):
// \registerfile_MIPS|Mux34~0_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t2 [29]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s2 [29]))))

	.dataa(\registerfile_MIPS|s2 [29]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t2 [29]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~0 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~1 (
// Equation(s):
// \registerfile_MIPS|Mux34~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux34~0_combout  & ((\registerfile_MIPS|t6 [29]))) # (!\registerfile_MIPS|Mux34~0_combout  & (\registerfile_MIPS|s6 [29])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux34~0_combout ))))

	.dataa(\registerfile_MIPS|s6 [29]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t6 [29]),
	.datad(\registerfile_MIPS|Mux34~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~7 (
// Equation(s):
// \registerfile_MIPS|Mux34~7_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s7 
// [29])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s3 [29])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s7 [29]),
	.datad(\registerfile_MIPS|s3 [29]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~8 (
// Equation(s):
// \registerfile_MIPS|Mux34~8_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux34~7_combout  & ((\registerfile_MIPS|t7 [29]))) # (!\registerfile_MIPS|Mux34~7_combout  & (\registerfile_MIPS|t3 [29])))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux34~7_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|t3 [29]),
	.datac(\registerfile_MIPS|t7 [29]),
	.datad(\registerfile_MIPS|Mux34~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~8 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~4 (
// Equation(s):
// \registerfile_MIPS|Mux34~4_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|t0 [29]) # (\control_MIPS|output_control[14]~4_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s0 [29] & 
// ((!\control_MIPS|output_control[14]~4_combout ))))

	.dataa(\registerfile_MIPS|s0 [29]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t0 [29]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~4 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~5 (
// Equation(s):
// \registerfile_MIPS|Mux34~5_combout  = (\registerfile_MIPS|Mux34~4_combout  & ((\registerfile_MIPS|t4 [29]) # ((!\control_MIPS|output_control[14]~4_combout )))) # (!\registerfile_MIPS|Mux34~4_combout  & (((\registerfile_MIPS|s4 [29] & 
// \control_MIPS|output_control[14]~4_combout ))))

	.dataa(\registerfile_MIPS|t4 [29]),
	.datab(\registerfile_MIPS|Mux34~4_combout ),
	.datac(\registerfile_MIPS|s4 [29]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~5 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~2 (
// Equation(s):
// \registerfile_MIPS|Mux34~2_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|s5 [29]) # (\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s1 [29] & 
// ((!\control_MIPS|output_control[15]~3_combout ))))

	.dataa(\registerfile_MIPS|s1 [29]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s5 [29]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~3 (
// Equation(s):
// \registerfile_MIPS|Mux34~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux34~2_combout  & (\registerfile_MIPS|t5 [29])) # (!\registerfile_MIPS|Mux34~2_combout  & ((\registerfile_MIPS|t1 [29]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux34~2_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|t5 [29]),
	.datac(\registerfile_MIPS|t1 [29]),
	.datad(\registerfile_MIPS|Mux34~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~6 (
// Equation(s):
// \registerfile_MIPS|Mux34~6_combout  = (\control_MIPS|output_control[13]~1_combout  & (\control_MIPS|output_control[12]~2_combout )) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|Mux34~3_combout ))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|Mux34~5_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|Mux34~5_combout ),
	.datad(\registerfile_MIPS|Mux34~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~6 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~9 (
// Equation(s):
// \registerfile_MIPS|Mux34~9_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux34~6_combout  & ((\registerfile_MIPS|Mux34~8_combout ))) # (!\registerfile_MIPS|Mux34~6_combout  & (\registerfile_MIPS|Mux34~1_combout )))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux34~6_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|Mux34~1_combout ),
	.datac(\registerfile_MIPS|Mux34~8_combout ),
	.datad(\registerfile_MIPS|Mux34~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~9 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \register_B_1|saida[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[29]~29_combout ),
	.asdata(\registerfile_MIPS|Mux34~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[29] .is_wysiwyg = "true";
defparam \register_B_1|saida[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneiv_lcell_comb \output_register_B_1[29] (
// Equation(s):
// output_register_B_1[29] = LCELL(\register_B_1|saida [29])

	.dataa(gnd),
	.datab(\register_B_1|saida [29]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[29]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[29] .lut_mask = 16'hCCCC;
defparam \output_register_B_1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \register_B_2|saida[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[29] .is_wysiwyg = "true";
defparam \register_B_2|saida[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneiv_lcell_comb \output_datamemory[28] (
// Equation(s):
// output_datamemory[28] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a28 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(output_datamemory[28]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[28] .lut_mask = 16'hFF00;
defparam \output_datamemory[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneiv_lcell_comb \register_B_1|saida[28]~28 (
// Equation(s):
// \register_B_1|saida[28]~28_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[28]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [28]))

	.dataa(\register_D_2|saida [28]),
	.datab(\register_CTRL_3|saida [0]),
	.datac(gnd),
	.datad(output_datamemory[28]),
	.cin(gnd),
	.combout(\register_B_1|saida[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[28]~28 .lut_mask = 16'hEE22;
defparam \register_B_1|saida[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneiv_lcell_comb \register_B_1|saida[28]~feeder (
// Equation(s):
// \register_B_1|saida[28]~feeder_combout  = \register_B_1|saida[28]~28_combout 

	.dataa(\register_B_1|saida[28]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_1|saida[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[28]~feeder .lut_mask = 16'hAAAA;
defparam \register_B_1|saida[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~7 (
// Equation(s):
// \registerfile_MIPS|Mux35~7_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & ((\control_MIPS|output_control[13]~1_combout  & 
// ((\registerfile_MIPS|t6 [28]))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|t4 [28]))))

	.dataa(\registerfile_MIPS|t4 [28]),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t6 [28]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~7 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~8 (
// Equation(s):
// \registerfile_MIPS|Mux35~8_combout  = (\registerfile_MIPS|Mux35~7_combout  & (((\registerfile_MIPS|t7 [28])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux35~7_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|t5 [28]))))

	.dataa(\registerfile_MIPS|Mux35~7_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|t7 [28]),
	.datad(\registerfile_MIPS|t5 [28]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~8 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~0 (
// Equation(s):
// \registerfile_MIPS|Mux35~0_combout  = (\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|t1 [28]) # (\control_MIPS|output_control[13]~1_combout )))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|t0 [28] & 
// ((!\control_MIPS|output_control[13]~1_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|t0 [28]),
	.datac(\registerfile_MIPS|t1 [28]),
	.datad(\control_MIPS|output_control[13]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~0 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~1 (
// Equation(s):
// \registerfile_MIPS|Mux35~1_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux35~0_combout  & (\registerfile_MIPS|t3 [28])) # (!\registerfile_MIPS|Mux35~0_combout  & ((\registerfile_MIPS|t2 [28]))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|Mux35~0_combout ))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|Mux35~0_combout ),
	.datac(\registerfile_MIPS|t3 [28]),
	.datad(\registerfile_MIPS|t2 [28]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~2 (
// Equation(s):
// \registerfile_MIPS|Mux35~2_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|s6 [28]) # (\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & (\registerfile_MIPS|s4 [28] & 
// ((!\control_MIPS|output_control[12]~2_combout ))))

	.dataa(\registerfile_MIPS|s4 [28]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s6 [28]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~3 (
// Equation(s):
// \registerfile_MIPS|Mux35~3_combout  = (\registerfile_MIPS|Mux35~2_combout  & (((\registerfile_MIPS|s7 [28])) # (!\control_MIPS|output_control[12]~2_combout ))) # (!\registerfile_MIPS|Mux35~2_combout  & (\control_MIPS|output_control[12]~2_combout  & 
// (\registerfile_MIPS|s5 [28])))

	.dataa(\registerfile_MIPS|Mux35~2_combout ),
	.datab(\control_MIPS|output_control[12]~2_combout ),
	.datac(\registerfile_MIPS|s5 [28]),
	.datad(\registerfile_MIPS|s7 [28]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~4 (
// Equation(s):
// \registerfile_MIPS|Mux35~4_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & ((\control_MIPS|output_control[12]~2_combout  & 
// ((\registerfile_MIPS|s1 [28]))) # (!\control_MIPS|output_control[12]~2_combout  & (\registerfile_MIPS|s0 [28]))))

	.dataa(\registerfile_MIPS|s0 [28]),
	.datab(\control_MIPS|output_control[13]~1_combout ),
	.datac(\registerfile_MIPS|s1 [28]),
	.datad(\control_MIPS|output_control[12]~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~5 (
// Equation(s):
// \registerfile_MIPS|Mux35~5_combout  = (\control_MIPS|output_control[13]~1_combout  & ((\registerfile_MIPS|Mux35~4_combout  & (\registerfile_MIPS|s3 [28])) # (!\registerfile_MIPS|Mux35~4_combout  & ((\registerfile_MIPS|s2 [28]))))) # 
// (!\control_MIPS|output_control[13]~1_combout  & (((\registerfile_MIPS|Mux35~4_combout ))))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|s3 [28]),
	.datac(\registerfile_MIPS|s2 [28]),
	.datad(\registerfile_MIPS|Mux35~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~6 (
// Equation(s):
// \registerfile_MIPS|Mux35~6_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux35~3_combout ) # ((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & 
// (((!\control_MIPS|output_control[15]~3_combout  & \registerfile_MIPS|Mux35~5_combout ))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|Mux35~3_combout ),
	.datac(\control_MIPS|output_control[15]~3_combout ),
	.datad(\registerfile_MIPS|Mux35~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~6 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~9 (
// Equation(s):
// \registerfile_MIPS|Mux35~9_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux35~6_combout  & (\registerfile_MIPS|Mux35~8_combout )) # (!\registerfile_MIPS|Mux35~6_combout  & ((\registerfile_MIPS|Mux35~1_combout ))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux35~6_combout ))))

	.dataa(\registerfile_MIPS|Mux35~8_combout ),
	.datab(\registerfile_MIPS|Mux35~1_combout ),
	.datac(\control_MIPS|output_control[15]~3_combout ),
	.datad(\registerfile_MIPS|Mux35~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \register_B_1|saida[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[28]~feeder_combout ),
	.asdata(\registerfile_MIPS|Mux35~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[28] .is_wysiwyg = "true";
defparam \register_B_1|saida[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneiv_lcell_comb \output_register_B_1[28] (
// Equation(s):
// output_register_B_1[28] = LCELL(\register_B_1|saida [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|saida [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[28]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[28] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneiv_lcell_comb \register_B_2|saida[28]~feeder (
// Equation(s):
// \register_B_2|saida[28]~feeder_combout  = output_register_B_1[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(output_register_B_1[28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_B_2|saida[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_2|saida[28]~feeder .lut_mask = 16'hF0F0;
defparam \register_B_2|saida[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N11
dffeas \register_B_2|saida[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_2|saida[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[28] .is_wysiwyg = "true";
defparam \register_B_2|saida[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneiv_lcell_comb \output_datamemory[27] (
// Equation(s):
// output_datamemory[27] = LCELL(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27~portbdataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\datamemory_MIPS|memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(output_datamemory[27]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[27] .lut_mask = 16'hFF00;
defparam \output_datamemory[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneiv_lcell_comb \register_B_1|saida[27]~27 (
// Equation(s):
// \register_B_1|saida[27]~27_combout  = (\register_CTRL_3|saida [0] & ((output_datamemory[27]))) # (!\register_CTRL_3|saida [0] & (\register_D_2|saida [27]))

	.dataa(\register_CTRL_3|saida [0]),
	.datab(\register_D_2|saida [27]),
	.datac(gnd),
	.datad(output_datamemory[27]),
	.cin(gnd),
	.combout(\register_B_1|saida[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_1|saida[27]~27 .lut_mask = 16'hEE44;
defparam \register_B_1|saida[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~7 (
// Equation(s):
// \registerfile_MIPS|Mux36~7_combout  = (\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|t3 [27]) # (\control_MIPS|output_control[14]~4_combout )))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s3 [27] & 
// ((!\control_MIPS|output_control[14]~4_combout ))))

	.dataa(\registerfile_MIPS|s3 [27]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t3 [27]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~7 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~8 (
// Equation(s):
// \registerfile_MIPS|Mux36~8_combout  = (\registerfile_MIPS|Mux36~7_combout  & (((\registerfile_MIPS|t7 [27]) # (!\control_MIPS|output_control[14]~4_combout )))) # (!\registerfile_MIPS|Mux36~7_combout  & (\registerfile_MIPS|s7 [27] & 
// ((\control_MIPS|output_control[14]~4_combout ))))

	.dataa(\registerfile_MIPS|Mux36~7_combout ),
	.datab(\registerfile_MIPS|s7 [27]),
	.datac(\registerfile_MIPS|t7 [27]),
	.datad(\control_MIPS|output_control[14]~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~8 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~0 (
// Equation(s):
// \registerfile_MIPS|Mux36~0_combout  = (\control_MIPS|output_control[14]~4_combout  & (((\control_MIPS|output_control[15]~3_combout )))) # (!\control_MIPS|output_control[14]~4_combout  & ((\control_MIPS|output_control[15]~3_combout  & 
// ((\registerfile_MIPS|t1 [27]))) # (!\control_MIPS|output_control[15]~3_combout  & (\registerfile_MIPS|s1 [27]))))

	.dataa(\control_MIPS|output_control[14]~4_combout ),
	.datab(\registerfile_MIPS|s1 [27]),
	.datac(\registerfile_MIPS|t1 [27]),
	.datad(\control_MIPS|output_control[15]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~0 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~1 (
// Equation(s):
// \registerfile_MIPS|Mux36~1_combout  = (\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|Mux36~0_combout  & ((\registerfile_MIPS|t5 [27]))) # (!\registerfile_MIPS|Mux36~0_combout  & (\registerfile_MIPS|s5 [27])))) # 
// (!\control_MIPS|output_control[14]~4_combout  & (((\registerfile_MIPS|Mux36~0_combout ))))

	.dataa(\registerfile_MIPS|s5 [27]),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|t5 [27]),
	.datad(\registerfile_MIPS|Mux36~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~4 (
// Equation(s):
// \registerfile_MIPS|Mux36~4_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s4 
// [27])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s0 [27])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s4 [27]),
	.datad(\registerfile_MIPS|s0 [27]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~5 (
// Equation(s):
// \registerfile_MIPS|Mux36~5_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux36~4_combout  & (\registerfile_MIPS|t4 [27])) # (!\registerfile_MIPS|Mux36~4_combout  & ((\registerfile_MIPS|t0 [27]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux36~4_combout ))))

	.dataa(\registerfile_MIPS|t4 [27]),
	.datab(\control_MIPS|output_control[15]~3_combout ),
	.datac(\registerfile_MIPS|t0 [27]),
	.datad(\registerfile_MIPS|Mux36~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~5 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~2 (
// Equation(s):
// \registerfile_MIPS|Mux36~2_combout  = (\control_MIPS|output_control[15]~3_combout  & (\control_MIPS|output_control[14]~4_combout )) # (!\control_MIPS|output_control[15]~3_combout  & ((\control_MIPS|output_control[14]~4_combout  & (\registerfile_MIPS|s6 
// [27])) # (!\control_MIPS|output_control[14]~4_combout  & ((\registerfile_MIPS|s2 [27])))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\control_MIPS|output_control[14]~4_combout ),
	.datac(\registerfile_MIPS|s6 [27]),
	.datad(\registerfile_MIPS|s2 [27]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~3 (
// Equation(s):
// \registerfile_MIPS|Mux36~3_combout  = (\control_MIPS|output_control[15]~3_combout  & ((\registerfile_MIPS|Mux36~2_combout  & (\registerfile_MIPS|t6 [27])) # (!\registerfile_MIPS|Mux36~2_combout  & ((\registerfile_MIPS|t2 [27]))))) # 
// (!\control_MIPS|output_control[15]~3_combout  & (((\registerfile_MIPS|Mux36~2_combout ))))

	.dataa(\control_MIPS|output_control[15]~3_combout ),
	.datab(\registerfile_MIPS|t6 [27]),
	.datac(\registerfile_MIPS|t2 [27]),
	.datad(\registerfile_MIPS|Mux36~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~6 (
// Equation(s):
// \registerfile_MIPS|Mux36~6_combout  = (\control_MIPS|output_control[13]~1_combout  & (((\control_MIPS|output_control[12]~2_combout ) # (\registerfile_MIPS|Mux36~3_combout )))) # (!\control_MIPS|output_control[13]~1_combout  & 
// (\registerfile_MIPS|Mux36~5_combout  & (!\control_MIPS|output_control[12]~2_combout )))

	.dataa(\control_MIPS|output_control[13]~1_combout ),
	.datab(\registerfile_MIPS|Mux36~5_combout ),
	.datac(\control_MIPS|output_control[12]~2_combout ),
	.datad(\registerfile_MIPS|Mux36~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~6 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~9 (
// Equation(s):
// \registerfile_MIPS|Mux36~9_combout  = (\control_MIPS|output_control[12]~2_combout  & ((\registerfile_MIPS|Mux36~6_combout  & (\registerfile_MIPS|Mux36~8_combout )) # (!\registerfile_MIPS|Mux36~6_combout  & ((\registerfile_MIPS|Mux36~1_combout ))))) # 
// (!\control_MIPS|output_control[12]~2_combout  & (((\registerfile_MIPS|Mux36~6_combout ))))

	.dataa(\control_MIPS|output_control[12]~2_combout ),
	.datab(\registerfile_MIPS|Mux36~8_combout ),
	.datac(\registerfile_MIPS|Mux36~1_combout ),
	.datad(\registerfile_MIPS|Mux36~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~9 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \register_B_1|saida[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_1|saida[27]~27_combout ),
	.asdata(\registerfile_MIPS|Mux36~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control_MIPS|output_control[16]~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|saida [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|saida[27] .is_wysiwyg = "true";
defparam \register_B_1|saida[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneiv_lcell_comb \output_register_B_1[27] (
// Equation(s):
// output_register_B_1[27] = LCELL(\register_B_1|saida [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|saida [27]),
	.cin(gnd),
	.combout(output_register_B_1[27]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[27] .lut_mask = 16'hFF00;
defparam \output_register_B_1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \register_B_2|saida[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|saida [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|saida[27] .is_wysiwyg = "true";
defparam \register_B_2|saida[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[0]~input (
	.i(Data_BUS_READ[0]),
	.ibar(gnd),
	.o(\Data_BUS_READ[0]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[0]~input .bus_hold = "false";
defparam \Data_BUS_READ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[1]~input (
	.i(Data_BUS_READ[1]),
	.ibar(gnd),
	.o(\Data_BUS_READ[1]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[1]~input .bus_hold = "false";
defparam \Data_BUS_READ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneiv_io_ibuf \Data_BUS_READ[2]~input (
	.i(Data_BUS_READ[2]),
	.ibar(gnd),
	.o(\Data_BUS_READ[2]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[2]~input .bus_hold = "false";
defparam \Data_BUS_READ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y41_N22
cycloneiv_io_ibuf \Data_BUS_READ[3]~input (
	.i(Data_BUS_READ[3]),
	.ibar(gnd),
	.o(\Data_BUS_READ[3]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[3]~input .bus_hold = "false";
defparam \Data_BUS_READ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneiv_io_ibuf \Data_BUS_READ[4]~input (
	.i(Data_BUS_READ[4]),
	.ibar(gnd),
	.o(\Data_BUS_READ[4]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[4]~input .bus_hold = "false";
defparam \Data_BUS_READ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y41_N8
cycloneiv_io_ibuf \Data_BUS_READ[5]~input (
	.i(Data_BUS_READ[5]),
	.ibar(gnd),
	.o(\Data_BUS_READ[5]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[5]~input .bus_hold = "false";
defparam \Data_BUS_READ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[6]~input (
	.i(Data_BUS_READ[6]),
	.ibar(gnd),
	.o(\Data_BUS_READ[6]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[6]~input .bus_hold = "false";
defparam \Data_BUS_READ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[7]~input (
	.i(Data_BUS_READ[7]),
	.ibar(gnd),
	.o(\Data_BUS_READ[7]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[7]~input .bus_hold = "false";
defparam \Data_BUS_READ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N1
cycloneiv_io_ibuf \Data_BUS_READ[8]~input (
	.i(Data_BUS_READ[8]),
	.ibar(gnd),
	.o(\Data_BUS_READ[8]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[8]~input .bus_hold = "false";
defparam \Data_BUS_READ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[9]~input (
	.i(Data_BUS_READ[9]),
	.ibar(gnd),
	.o(\Data_BUS_READ[9]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[9]~input .bus_hold = "false";
defparam \Data_BUS_READ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[10]~input (
	.i(Data_BUS_READ[10]),
	.ibar(gnd),
	.o(\Data_BUS_READ[10]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[10]~input .bus_hold = "false";
defparam \Data_BUS_READ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[11]~input (
	.i(Data_BUS_READ[11]),
	.ibar(gnd),
	.o(\Data_BUS_READ[11]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[11]~input .bus_hold = "false";
defparam \Data_BUS_READ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[12]~input (
	.i(Data_BUS_READ[12]),
	.ibar(gnd),
	.o(\Data_BUS_READ[12]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[12]~input .bus_hold = "false";
defparam \Data_BUS_READ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[13]~input (
	.i(Data_BUS_READ[13]),
	.ibar(gnd),
	.o(\Data_BUS_READ[13]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[13]~input .bus_hold = "false";
defparam \Data_BUS_READ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[14]~input (
	.i(Data_BUS_READ[14]),
	.ibar(gnd),
	.o(\Data_BUS_READ[14]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[14]~input .bus_hold = "false";
defparam \Data_BUS_READ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y13_N8
cycloneiv_io_ibuf \Data_BUS_READ[15]~input (
	.i(Data_BUS_READ[15]),
	.ibar(gnd),
	.o(\Data_BUS_READ[15]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[15]~input .bus_hold = "false";
defparam \Data_BUS_READ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[16]~input (
	.i(Data_BUS_READ[16]),
	.ibar(gnd),
	.o(\Data_BUS_READ[16]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[16]~input .bus_hold = "false";
defparam \Data_BUS_READ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[17]~input (
	.i(Data_BUS_READ[17]),
	.ibar(gnd),
	.o(\Data_BUS_READ[17]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[17]~input .bus_hold = "false";
defparam \Data_BUS_READ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[18]~input (
	.i(Data_BUS_READ[18]),
	.ibar(gnd),
	.o(\Data_BUS_READ[18]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[18]~input .bus_hold = "false";
defparam \Data_BUS_READ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[19]~input (
	.i(Data_BUS_READ[19]),
	.ibar(gnd),
	.o(\Data_BUS_READ[19]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[19]~input .bus_hold = "false";
defparam \Data_BUS_READ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[20]~input (
	.i(Data_BUS_READ[20]),
	.ibar(gnd),
	.o(\Data_BUS_READ[20]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[20]~input .bus_hold = "false";
defparam \Data_BUS_READ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[21]~input (
	.i(Data_BUS_READ[21]),
	.ibar(gnd),
	.o(\Data_BUS_READ[21]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[21]~input .bus_hold = "false";
defparam \Data_BUS_READ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[22]~input (
	.i(Data_BUS_READ[22]),
	.ibar(gnd),
	.o(\Data_BUS_READ[22]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[22]~input .bus_hold = "false";
defparam \Data_BUS_READ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[23]~input (
	.i(Data_BUS_READ[23]),
	.ibar(gnd),
	.o(\Data_BUS_READ[23]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[23]~input .bus_hold = "false";
defparam \Data_BUS_READ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[24]~input (
	.i(Data_BUS_READ[24]),
	.ibar(gnd),
	.o(\Data_BUS_READ[24]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[24]~input .bus_hold = "false";
defparam \Data_BUS_READ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y41_N1
cycloneiv_io_ibuf \Data_BUS_READ[25]~input (
	.i(Data_BUS_READ[25]),
	.ibar(gnd),
	.o(\Data_BUS_READ[25]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[25]~input .bus_hold = "false";
defparam \Data_BUS_READ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y41_N8
cycloneiv_io_ibuf \Data_BUS_READ[26]~input (
	.i(Data_BUS_READ[26]),
	.ibar(gnd),
	.o(\Data_BUS_READ[26]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[26]~input .bus_hold = "false";
defparam \Data_BUS_READ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N8
cycloneiv_io_ibuf \Data_BUS_READ[27]~input (
	.i(Data_BUS_READ[27]),
	.ibar(gnd),
	.o(\Data_BUS_READ[27]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[27]~input .bus_hold = "false";
defparam \Data_BUS_READ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[28]~input (
	.i(Data_BUS_READ[28]),
	.ibar(gnd),
	.o(\Data_BUS_READ[28]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[28]~input .bus_hold = "false";
defparam \Data_BUS_READ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[29]~input (
	.i(Data_BUS_READ[29]),
	.ibar(gnd),
	.o(\Data_BUS_READ[29]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[29]~input .bus_hold = "false";
defparam \Data_BUS_READ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \Data_BUS_READ[30]~input (
	.i(Data_BUS_READ[30]),
	.ibar(gnd),
	.o(\Data_BUS_READ[30]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[30]~input .bus_hold = "false";
defparam \Data_BUS_READ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[31]~input (
	.i(Data_BUS_READ[31]),
	.ibar(gnd),
	.o(\Data_BUS_READ[31]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[31]~input .bus_hold = "false";
defparam \Data_BUS_READ[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
