<stg><name>DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4</name>


<trans_list>

<trans id="258" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader6.preheader:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader6.preheader:1 %indvar_flatten10_load = load i7 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="indvar_flatten10_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6.preheader:2 %empty = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6.preheader:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6.preheader:4 %icmp_ln24 = icmp_eq  i7 %indvar_flatten10_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6.preheader:5 %add_ln24_1 = add i7 %indvar_flatten10_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:6 %br_ln24 = br i1 %icmp_ln24, void %.preheader6, void %_Z12convolution1PfPA3_KfPA8_f.exit.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader6:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:3 %icmp_ln25 = icmp_eq  i4 %j_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:4 %select_ln24 = select i1 %icmp_ln25, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:5 %select_ln24_1 = select i1 %icmp_ln25, i4 %empty, i4 %i_1

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="4">
<![CDATA[
.preheader6:6 %trunc_ln29 = trunc i4 %select_ln24_1

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader6:7 %p_shl_cast1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln29, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader6:8 %p_shl_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln24_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader6:9 %tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln24_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="5">
<![CDATA[
.preheader6:10 %zext_ln29 = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:11 %add_ln29_2 = add i7 %p_shl_cast, i7 %zext_ln29

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:12 %p_mid1 = add i4 %i_1, i4 2

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:13 %select_ln24_2 = select i1 %icmp_ln25, i4 %p_mid1, i4 %empty

]]></Node>
<StgValue><ssdm name="select_ln24_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader6:14 %p_shl2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln24_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader6:15 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln24_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="5">
<![CDATA[
.preheader6:16 %zext_ln29_1 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:17 %add_ln29_3 = add i7 %p_shl2_cast, i7 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:18 %select_ln24_3 = select i1 %icmp_ln25, i4 3, i4 2

]]></Node>
<StgValue><ssdm name="select_ln24_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:19 %add_ln24 = add i4 %i_1, i4 %select_ln24_3

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader6:20 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln24, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader6:21 %tmp_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln24, i1 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="5">
<![CDATA[
.preheader6:22 %zext_ln29_2 = zext i5 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:23 %add_ln29_4 = add i7 %tmp_s, i7 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="4">
<![CDATA[
.preheader6:25 %zext_ln29_3 = zext i4 %select_ln24

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="4">
<![CDATA[
.preheader6:26 %zext_ln29_4 = zext i4 %select_ln24

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:27 %add_ln29_5 = add i7 %add_ln29_2, i7 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="add_ln29_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:28 %zext_ln29_5 = zext i7 %add_ln29_5

]]></Node>
<StgValue><ssdm name="zext_ln29_5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:29 %temp_input_addr = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="temp_input_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:30 %add_ln29_6 = add i7 %add_ln29_3, i7 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:31 %zext_ln29_6 = zext i7 %add_ln29_6

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:32 %temp_input_addr_1 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="temp_input_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:33 %add_ln29_7 = add i7 %add_ln29_4, i7 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="add_ln29_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:34 %zext_ln29_7 = zext i7 %add_ln29_7

]]></Node>
<StgValue><ssdm name="zext_ln29_7"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:35 %temp_input_addr_2 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_7

]]></Node>
<StgValue><ssdm name="temp_input_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:36 %add_ln33 = add i6 %p_shl_cast1, i6 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:40 %temp_input_load = load i7 %temp_input_addr

]]></Node>
<StgValue><ssdm name="temp_input_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:43 %add_ln29 = add i4 %select_ln24, i4 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="4">
<![CDATA[
.preheader6:44 %zext_ln29_8 = zext i4 %add_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_8"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:45 %add_ln29_8 = add i7 %add_ln29_2, i7 %zext_ln29_8

]]></Node>
<StgValue><ssdm name="add_ln29_8"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:46 %zext_ln29_9 = zext i7 %add_ln29_8

]]></Node>
<StgValue><ssdm name="zext_ln29_9"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:47 %temp_input_addr_3 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_9

]]></Node>
<StgValue><ssdm name="temp_input_addr_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:48 %add_ln29_9 = add i7 %add_ln29_3, i7 %zext_ln29_8

]]></Node>
<StgValue><ssdm name="add_ln29_9"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:49 %zext_ln29_10 = zext i7 %add_ln29_9

]]></Node>
<StgValue><ssdm name="zext_ln29_10"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:50 %temp_input_addr_4 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_10

]]></Node>
<StgValue><ssdm name="temp_input_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:51 %add_ln29_10 = add i7 %add_ln29_4, i7 %zext_ln29_8

]]></Node>
<StgValue><ssdm name="add_ln29_10"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:52 %zext_ln29_11 = zext i7 %add_ln29_10

]]></Node>
<StgValue><ssdm name="zext_ln29_11"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:53 %temp_input_addr_6 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_11

]]></Node>
<StgValue><ssdm name="temp_input_addr_6"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:54 %temp_input_load_1 = load i7 %temp_input_addr_3

]]></Node>
<StgValue><ssdm name="temp_input_load_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:57 %add_ln29_1 = add i4 %select_ln24, i4 2

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="4">
<![CDATA[
.preheader6:58 %zext_ln29_12 = zext i4 %add_ln29_1

]]></Node>
<StgValue><ssdm name="zext_ln29_12"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:59 %add_ln29_11 = add i7 %add_ln29_2, i7 %zext_ln29_12

]]></Node>
<StgValue><ssdm name="add_ln29_11"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:60 %zext_ln29_13 = zext i7 %add_ln29_11

]]></Node>
<StgValue><ssdm name="zext_ln29_13"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:61 %temp_input_addr_5 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_13

]]></Node>
<StgValue><ssdm name="temp_input_addr_5"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:62 %add_ln29_12 = add i7 %add_ln29_3, i7 %zext_ln29_12

]]></Node>
<StgValue><ssdm name="add_ln29_12"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:63 %zext_ln29_14 = zext i7 %add_ln29_12

]]></Node>
<StgValue><ssdm name="zext_ln29_14"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:64 %temp_input_addr_7 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_14

]]></Node>
<StgValue><ssdm name="temp_input_addr_7"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:65 %add_ln29_13 = add i7 %add_ln29_4, i7 %zext_ln29_12

]]></Node>
<StgValue><ssdm name="add_ln29_13"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:66 %zext_ln29_15 = zext i7 %add_ln29_13

]]></Node>
<StgValue><ssdm name="zext_ln29_15"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:67 %temp_input_addr_8 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_15

]]></Node>
<StgValue><ssdm name="temp_input_addr_8"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:68 %temp_input_load_2 = load i7 %temp_input_addr_5

]]></Node>
<StgValue><ssdm name="temp_input_load_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:71 %temp_input_load_3 = load i7 %temp_input_addr_1

]]></Node>
<StgValue><ssdm name="temp_input_load_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:74 %temp_input_load_4 = load i7 %temp_input_addr_4

]]></Node>
<StgValue><ssdm name="temp_input_load_4"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:77 %temp_input_load_5 = load i7 %temp_input_addr_7

]]></Node>
<StgValue><ssdm name="temp_input_load_5"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:80 %temp_input_load_6 = load i7 %temp_input_addr_2

]]></Node>
<StgValue><ssdm name="temp_input_load_6"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:83 %temp_input_load_7 = load i7 %temp_input_addr_6

]]></Node>
<StgValue><ssdm name="temp_input_load_7"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:86 %temp_input_load_8 = load i7 %temp_input_addr_8

]]></Node>
<StgValue><ssdm name="temp_input_load_8"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader6:99 %store_ln24 = store i7 %add_ln24_1, i7 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader6:100 %store_ln24 = store i4 %select_ln24_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader6:101 %store_ln29 = store i4 %add_ln29, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:40 %temp_input_load = load i7 %temp_input_addr

]]></Node>
<StgValue><ssdm name="temp_input_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:41 %mul21_i = fmul i32 %temp_input_load, i32 0.620736

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:54 %temp_input_load_1 = load i7 %temp_input_addr_3

]]></Node>
<StgValue><ssdm name="temp_input_load_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:55 %mul21_i_0_1 = fmul i32 %temp_input_load_1, i32 1.30166

]]></Node>
<StgValue><ssdm name="mul21_i_0_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:68 %temp_input_load_2 = load i7 %temp_input_addr_5

]]></Node>
<StgValue><ssdm name="temp_input_load_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:71 %temp_input_load_3 = load i7 %temp_input_addr_1

]]></Node>
<StgValue><ssdm name="temp_input_load_3"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:74 %temp_input_load_4 = load i7 %temp_input_addr_4

]]></Node>
<StgValue><ssdm name="temp_input_load_4"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:77 %temp_input_load_5 = load i7 %temp_input_addr_7

]]></Node>
<StgValue><ssdm name="temp_input_load_5"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:80 %temp_input_load_6 = load i7 %temp_input_addr_2

]]></Node>
<StgValue><ssdm name="temp_input_load_6"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:83 %temp_input_load_7 = load i7 %temp_input_addr_6

]]></Node>
<StgValue><ssdm name="temp_input_load_7"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:86 %temp_input_load_8 = load i7 %temp_input_addr_8

]]></Node>
<StgValue><ssdm name="temp_input_load_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="128" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:41 %mul21_i = fmul i32 %temp_input_load, i32 0.620736

]]></Node>
<StgValue><ssdm name="mul21_i"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:55 %mul21_i_0_1 = fmul i32 %temp_input_load_1, i32 1.30166

]]></Node>
<StgValue><ssdm name="mul21_i_0_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="130" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:42 %sum_1 = fadd i32 %mul21_i, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="131" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:42 %sum_1 = fadd i32 %mul21_i, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="132" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:42 %sum_1 = fadd i32 %mul21_i, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="133" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:56 %sum_1_0_1 = fadd i32 %sum_1, i32 %mul21_i_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="134" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:56 %sum_1_0_1 = fadd i32 %sum_1, i32 %mul21_i_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:69 %mul21_i_0_2 = fmul i32 %temp_input_load_2, i32 1.31696

]]></Node>
<StgValue><ssdm name="mul21_i_0_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="136" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:56 %sum_1_0_1 = fadd i32 %sum_1, i32 %mul21_i_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:69 %mul21_i_0_2 = fmul i32 %temp_input_load_2, i32 1.31696

]]></Node>
<StgValue><ssdm name="mul21_i_0_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="138" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:70 %sum_1_0_2 = fadd i32 %sum_1_0_1, i32 %mul21_i_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="139" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:70 %sum_1_0_2 = fadd i32 %sum_1_0_1, i32 %mul21_i_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:72 %mul21_i_1 = fmul i32 %temp_input_load_3, i32 0.939853

]]></Node>
<StgValue><ssdm name="mul21_i_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="141" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:70 %sum_1_0_2 = fadd i32 %sum_1_0_1, i32 %mul21_i_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:72 %mul21_i_1 = fmul i32 %temp_input_load_3, i32 0.939853

]]></Node>
<StgValue><ssdm name="mul21_i_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="143" st_id="13" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:73 %sum_1_1 = fadd i32 %sum_1_0_2, i32 %mul21_i_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="144" st_id="14" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:73 %sum_1_1 = fadd i32 %sum_1_0_2, i32 %mul21_i_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:75 %mul21_i_1_1 = fmul i32 %temp_input_load_4, i32 2.23996

]]></Node>
<StgValue><ssdm name="mul21_i_1_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="146" st_id="15" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:73 %sum_1_1 = fadd i32 %sum_1_0_2, i32 %mul21_i_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:75 %mul21_i_1_1 = fmul i32 %temp_input_load_4, i32 2.23996

]]></Node>
<StgValue><ssdm name="mul21_i_1_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="148" st_id="16" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:76 %sum_1_1_1 = fadd i32 %sum_1_1, i32 %mul21_i_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="149" st_id="17" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:76 %sum_1_1_1 = fadd i32 %sum_1_1, i32 %mul21_i_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:78 %mul21_i_1_2 = fmul i32 %temp_input_load_5, i32 1.13352

]]></Node>
<StgValue><ssdm name="mul21_i_1_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="151" st_id="18" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:76 %sum_1_1_1 = fadd i32 %sum_1_1, i32 %mul21_i_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:78 %mul21_i_1_2 = fmul i32 %temp_input_load_5, i32 1.13352

]]></Node>
<StgValue><ssdm name="mul21_i_1_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="153" st_id="19" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:79 %sum_1_1_2 = fadd i32 %sum_1_1_1, i32 %mul21_i_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="154" st_id="20" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:79 %sum_1_1_2 = fadd i32 %sum_1_1_1, i32 %mul21_i_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:81 %mul21_i_2 = fmul i32 %temp_input_load_6, i32 1.35454

]]></Node>
<StgValue><ssdm name="mul21_i_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="156" st_id="21" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:79 %sum_1_1_2 = fadd i32 %sum_1_1_1, i32 %mul21_i_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:81 %mul21_i_2 = fmul i32 %temp_input_load_6, i32 1.35454

]]></Node>
<StgValue><ssdm name="mul21_i_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="158" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:82 %sum_1_2 = fadd i32 %sum_1_1_2, i32 %mul21_i_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="159" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:82 %sum_1_2 = fadd i32 %sum_1_1_2, i32 %mul21_i_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:84 %mul21_i_2_1 = fmul i32 %temp_input_load_7, i32 1.27234

]]></Node>
<StgValue><ssdm name="mul21_i_2_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="161" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:82 %sum_1_2 = fadd i32 %sum_1_1_2, i32 %mul21_i_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:84 %mul21_i_2_1 = fmul i32 %temp_input_load_7, i32 1.27234

]]></Node>
<StgValue><ssdm name="mul21_i_2_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="163" st_id="25" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:85 %sum_1_2_1 = fadd i32 %sum_1_2, i32 %mul21_i_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="164" st_id="26" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:85 %sum_1_2_1 = fadd i32 %sum_1_2, i32 %mul21_i_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="165" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:87 %mul21_i_2_2 = fmul i32 %temp_input_load_8, i32 0.65319

]]></Node>
<StgValue><ssdm name="mul21_i_2_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="166" st_id="27" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:85 %sum_1_2_1 = fadd i32 %sum_1_2, i32 %mul21_i_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="167" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:87 %mul21_i_2_2 = fmul i32 %temp_input_load_8, i32 0.65319

]]></Node>
<StgValue><ssdm name="mul21_i_2_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="168" st_id="28" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:88 %sum_1_2_2 = fadd i32 %sum_1_2_1, i32 %mul21_i_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="169" st_id="29" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:88 %sum_1_2_2 = fadd i32 %sum_1_2_1, i32 %mul21_i_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="170" st_id="30" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:88 %sum_1_2_2 = fadd i32 %sum_1_2_1, i32 %mul21_i_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="171" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:95 %tmp_2 = fcmp_olt  i32 %sum_1_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="189" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
_Z12convolution1PfPA3_KfPA8_f.exit.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="172" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_3_VITIS_LOOP_25_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2 %empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:24 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
.preheader6:37 %zext_ln33 = zext i6 %add_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="176" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:38 %conv1_output_addr_2 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="conv1_output_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:39 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="178" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:89 %bitcast_ln7 = bitcast i32 %sum_1_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln7"/></StgValue>
</operation>

<operation id="179" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:90 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="180" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="23" op_0_bw="32">
<![CDATA[
.preheader6:91 %trunc_ln7 = trunc i32 %bitcast_ln7

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="181" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:92 %icmp_ln7 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader6:93 %icmp_ln7_1 = icmp_eq  i23 %trunc_ln7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_1"/></StgValue>
</operation>

<operation id="183" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:94 %or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="184" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:95 %tmp_2 = fcmp_olt  i32 %sum_1_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="185" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:96 %and_ln7 = and i1 %or_ln7, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="186" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6:97 %select_ln7 = select i1 %and_ln7, i32 0, i32 %sum_1_2_2

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="187" st_id="32" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader6:98 %store_ln33 = store i32 %select_ln7, i6 %conv1_output_addr_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="188" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:102 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
