After tick 0: 
  Mem: addr=0xffffffff, wdata=0x0, rdata=0x3
  Reg: (all 0)
  Fetch head=0x0 insn=0x3
  Control: src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x3
After tick 1: 
  Mem: addr=0x0, wdata=0x0, rdata=0x3db
  Reg: (all 0)
  Fetch head=0x1 insn=0x3db
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x3
After tick 2: 
  Mem: addr=0x1, wdata=0x0, rdata=0x0
  Reg: (all 0)
  Fetch head=0x2 insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x3db
After tick 3: 
  Mem: addr=0x2, wdata=0x0, rdata=0x0
  Reg: (all 0)
  Fetch head=0x3d insn=0x0
  Control: +STALL:3 +mem-read src1=0 src2=0 dest=0 imm1=0x3d imm2=0x0
  Decode in=0x0
After tick 4: 
  Mem: addr=0x3d, wdata=0x0, rdata=0x403
  Reg: (all 0)
  Fetch head=0x3e insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x0
After tick 5: 
  Mem: addr=0x3e, wdata=0x0, rdata=0x403
  Reg: (all 0)
  Fetch head=0x3f insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 6: 
  Mem: addr=0x3f, wdata=0x0, rdata=0x2021
  Reg: (all 0)
  Fetch head=0x40 insn=0x2021
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 7: 
  Mem: addr=0x40, wdata=0x0, rdata=0x402013
  Reg: (all 0)
  Fetch head=0x41 insn=0x402013
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x2021
After tick 8: 
  Mem: addr=0x4, wdata=0x0, rdata=0x13
  Reg: r2=0x13; (others 0)
  Fetch head=0x41 insn=0x402013
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 +fetch-stall imm1=0x4 imm2=0x0
  Decode in=0x402013
After tick 9: 
  Mem: addr=0x41, wdata=0x0, rdata=0x1408
  Reg: r1=0x5; r2=0x13; (others 0)
  Fetch head=0x42 insn=0x1408
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x4 imm2=0x1
  Decode in=0x402013
After tick 10: 
  Mem: addr=0x42, wdata=0x0, rdata=0x1400c
  Reg: r1=0x5; r2=0x13; (others 0)
  Fetch head=0x43 insn=0x1400c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x4 imm2=0x1
  Decode in=0x1408
After tick 11: 
  Mem: addr=0x43, wdata=0x0, rdata=0x403
  Reg: r1=0x5; r2=0x13; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1400c
After tick 12: 
  Mem: addr=0x44, wdata=0x0, rdata=0x403
  Reg: r1=0x5; r2=0x13; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x50 imm2=0x0
  Decode in=0x403
After tick 13: 
  Mem: addr=0x45, wdata=0x0, rdata=0xc01
  Reg: r1=0x5; r2=0x13; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 14: 
  Mem: addr=0x46, wdata=0x0, rdata=0x7e3
  Reg: r1=0x5; r2=0x13; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 15: 
  Mem: addr=0x5, wdata=0x0, rdata=0x57
  Reg: r0=0x57; r1=0x5; r2=0x13; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 16: 
  Mem: addr=0x47, wdata=0x57, rdata=0x1bf3
  Reg: r0=0x57; r1=0x5; r2=0x13; r62=0x57; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 17: 
  Mem: addr=0x48, wdata=0x57, rdata=0x403
  Reg: r0=0x57; r1=0x5; r2=0x13; r62=0x57; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 18: 
  Mem: addr=0x49, wdata=0x57, rdata=0x403
  Reg: r0=0x57; r1=0x5; r2=0x13; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 19: 
  Mem: addr=0x4a, wdata=0x57, rdata=0x1ffe2
  Reg: r0=0x57; r1=0x5; r2=0x13; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 20: 
  Mem: addr=0x4b, wdata=0x57, rdata=0x400c03
  Reg: r0=0x57; r1=0x5; r2=0x13; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 21: 
  Mem: addr=0x3, wdata=0x57, rdata=0x400c03
  Reg: r0=0x57; r1=0x5; r2=0x13; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 22: 
  Mem: addr=0x4c, wdata=0x57, rdata=0x413
  Reg: r0=0x6; r1=0x5; r2=0x13; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 23: 
  Mem: addr=0x4d, wdata=0x6, rdata=0x401404
  Reg: r0=0x6; r1=0x5; r2=0x13; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 24: 
  Mem: addr=0x4e, wdata=0x6, rdata=0x423
  Reg: r0=0x6; r1=0x6; r2=0x13; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 25: 
  Mem: addr=0x4f, wdata=0x6, rdata=0x10c2c
  Reg: r0=0x12; r1=0x6; r2=0x13; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 26: 
  Mem: addr=0x50, wdata=0x12, rdata=0xc033
  Reg: r0=0x12; r1=0x6; r2=0x12; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 27: 
  Mem: addr=0x51, wdata=0x12, rdata=0x1c23
  Reg: r0=0x12; r1=0x6; r2=0x12; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 28: 
  Mem: addr=0x43, wdata=0x12, rdata=0x403
  Reg: r0=0x12; r1=0x6; r2=0x12; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 29: 
  Mem: addr=0x44, wdata=0x12, rdata=0x403
  Reg: r0=0x12; r1=0x6; r2=0x12; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 30: 
  Mem: addr=0x45, wdata=0x12, rdata=0xc01
  Reg: r0=0x12; r1=0x6; r2=0x12; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 31: 
  Mem: addr=0x46, wdata=0x12, rdata=0x7e3
  Reg: r0=0x12; r1=0x6; r2=0x12; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 32: 
  Mem: addr=0x6, wdata=0x12, rdata=0x68
  Reg: r0=0x68; r1=0x6; r2=0x12; r62=0x57; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 33: 
  Mem: addr=0x47, wdata=0x68, rdata=0x1bf3
  Reg: r0=0x68; r1=0x6; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 34: 
  Mem: addr=0x48, wdata=0x68, rdata=0x403
  Reg: r0=0x68; r1=0x6; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 35: 
  Mem: addr=0x49, wdata=0x68, rdata=0x403
  Reg: r0=0x68; r1=0x6; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 36: 
  Mem: addr=0x4a, wdata=0x68, rdata=0x1ffe2
  Reg: r0=0x68; r1=0x6; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 37: 
  Mem: addr=0x4b, wdata=0x68, rdata=0x400c03
  Reg: r0=0x68; r1=0x6; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 38: 
  Mem: addr=0x3, wdata=0x68, rdata=0x400c03
  Reg: r0=0x68; r1=0x6; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 39: 
  Mem: addr=0x4c, wdata=0x68, rdata=0x413
  Reg: r0=0x7; r1=0x6; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 40: 
  Mem: addr=0x4d, wdata=0x7, rdata=0x401404
  Reg: r0=0x7; r1=0x6; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 41: 
  Mem: addr=0x4e, wdata=0x7, rdata=0x423
  Reg: r0=0x7; r1=0x7; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 42: 
  Mem: addr=0x4f, wdata=0x7, rdata=0x10c2c
  Reg: r0=0x11; r1=0x7; r2=0x12; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 43: 
  Mem: addr=0x50, wdata=0x11, rdata=0xc033
  Reg: r0=0x11; r1=0x7; r2=0x11; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 44: 
  Mem: addr=0x51, wdata=0x11, rdata=0x1c23
  Reg: r0=0x11; r1=0x7; r2=0x11; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 45: 
  Mem: addr=0x43, wdata=0x11, rdata=0x403
  Reg: r0=0x11; r1=0x7; r2=0x11; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 46: 
  Mem: addr=0x44, wdata=0x11, rdata=0x403
  Reg: r0=0x11; r1=0x7; r2=0x11; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 47: 
  Mem: addr=0x45, wdata=0x11, rdata=0xc01
  Reg: r0=0x11; r1=0x7; r2=0x11; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 48: 
  Mem: addr=0x46, wdata=0x11, rdata=0x7e3
  Reg: r0=0x11; r1=0x7; r2=0x11; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 49: 
  Mem: addr=0x7, wdata=0x11, rdata=0x61
  Reg: r0=0x61; r1=0x7; r2=0x11; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 50: 
  Mem: addr=0x47, wdata=0x61, rdata=0x1bf3
  Reg: r0=0x61; r1=0x7; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 51: 
  Mem: addr=0x48, wdata=0x61, rdata=0x403
  Reg: r0=0x61; r1=0x7; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 52: 
  Mem: addr=0x49, wdata=0x61, rdata=0x403
  Reg: r0=0x61; r1=0x7; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 53: 
  Mem: addr=0x4a, wdata=0x61, rdata=0x1ffe2
  Reg: r0=0x61; r1=0x7; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 54: 
  Mem: addr=0x4b, wdata=0x61, rdata=0x400c03
  Reg: r0=0x61; r1=0x7; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 55: 
  Mem: addr=0x3, wdata=0x61, rdata=0x400c03
  Reg: r0=0x61; r1=0x7; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 56: 
  Mem: addr=0x4c, wdata=0x61, rdata=0x413
  Reg: r0=0x8; r1=0x7; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 57: 
  Mem: addr=0x4d, wdata=0x8, rdata=0x401404
  Reg: r0=0x8; r1=0x7; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 58: 
  Mem: addr=0x4e, wdata=0x8, rdata=0x423
  Reg: r0=0x8; r1=0x8; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 59: 
  Mem: addr=0x4f, wdata=0x8, rdata=0x10c2c
  Reg: r0=0x10; r1=0x8; r2=0x11; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 60: 
  Mem: addr=0x50, wdata=0x10, rdata=0xc033
  Reg: r0=0x10; r1=0x8; r2=0x10; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 61: 
  Mem: addr=0x51, wdata=0x10, rdata=0x1c23
  Reg: r0=0x10; r1=0x8; r2=0x10; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 62: 
  Mem: addr=0x43, wdata=0x10, rdata=0x403
  Reg: r0=0x10; r1=0x8; r2=0x10; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 63: 
  Mem: addr=0x44, wdata=0x10, rdata=0x403
  Reg: r0=0x10; r1=0x8; r2=0x10; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 64: 
  Mem: addr=0x45, wdata=0x10, rdata=0xc01
  Reg: r0=0x10; r1=0x8; r2=0x10; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 65: 
  Mem: addr=0x46, wdata=0x10, rdata=0x7e3
  Reg: r0=0x10; r1=0x8; r2=0x10; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 66: 
  Mem: addr=0x8, wdata=0x10, rdata=0x74
  Reg: r0=0x74; r1=0x8; r2=0x10; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 67: 
  Mem: addr=0x47, wdata=0x74, rdata=0x1bf3
  Reg: r0=0x74; r1=0x8; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 68: 
  Mem: addr=0x48, wdata=0x74, rdata=0x403
  Reg: r0=0x74; r1=0x8; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 69: 
  Mem: addr=0x49, wdata=0x74, rdata=0x403
  Reg: r0=0x74; r1=0x8; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 70: 
  Mem: addr=0x4a, wdata=0x74, rdata=0x1ffe2
  Reg: r0=0x74; r1=0x8; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 71: 
  Mem: addr=0x4b, wdata=0x74, rdata=0x400c03
  Reg: r0=0x74; r1=0x8; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 72: 
  Mem: addr=0x3, wdata=0x74, rdata=0x400c03
  Reg: r0=0x74; r1=0x8; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 73: 
  Mem: addr=0x4c, wdata=0x74, rdata=0x413
  Reg: r0=0x9; r1=0x8; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 74: 
  Mem: addr=0x4d, wdata=0x9, rdata=0x401404
  Reg: r0=0x9; r1=0x8; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 75: 
  Mem: addr=0x4e, wdata=0x9, rdata=0x423
  Reg: r0=0x9; r1=0x9; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 76: 
  Mem: addr=0x4f, wdata=0x9, rdata=0x10c2c
  Reg: r0=0xf; r1=0x9; r2=0x10; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 77: 
  Mem: addr=0x50, wdata=0xf, rdata=0xc033
  Reg: r0=0xf; r1=0x9; r2=0xf; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 78: 
  Mem: addr=0x51, wdata=0xf, rdata=0x1c23
  Reg: r0=0xf; r1=0x9; r2=0xf; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 79: 
  Mem: addr=0x43, wdata=0xf, rdata=0x403
  Reg: r0=0xf; r1=0x9; r2=0xf; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 80: 
  Mem: addr=0x44, wdata=0xf, rdata=0x403
  Reg: r0=0xf; r1=0x9; r2=0xf; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 81: 
  Mem: addr=0x45, wdata=0xf, rdata=0xc01
  Reg: r0=0xf; r1=0x9; r2=0xf; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 82: 
  Mem: addr=0x46, wdata=0xf, rdata=0x7e3
  Reg: r0=0xf; r1=0x9; r2=0xf; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 83: 
  Mem: addr=0x9, wdata=0xf, rdata=0x20
  Reg: r0=0x20; r1=0x9; r2=0xf; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 84: 
  Mem: addr=0x47, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0x9; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 85: 
  Mem: addr=0x48, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x9; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 86: 
  Mem: addr=0x49, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x9; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 87: 
  Mem: addr=0x4a, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0x9; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 88: 
  Mem: addr=0x4b, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x9; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 89: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x9; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 90: 
  Mem: addr=0x4c, wdata=0x20, rdata=0x413
  Reg: r0=0xa; r1=0x9; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 91: 
  Mem: addr=0x4d, wdata=0xa, rdata=0x401404
  Reg: r0=0xa; r1=0x9; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 92: 
  Mem: addr=0x4e, wdata=0xa, rdata=0x423
  Reg: r0=0xa; r1=0xa; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 93: 
  Mem: addr=0x4f, wdata=0xa, rdata=0x10c2c
  Reg: r0=0xe; r1=0xa; r2=0xf; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 94: 
  Mem: addr=0x50, wdata=0xe, rdata=0xc033
  Reg: r0=0xe; r1=0xa; r2=0xe; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 95: 
  Mem: addr=0x51, wdata=0xe, rdata=0x1c23
  Reg: r0=0xe; r1=0xa; r2=0xe; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 96: 
  Mem: addr=0x43, wdata=0xe, rdata=0x403
  Reg: r0=0xe; r1=0xa; r2=0xe; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 97: 
  Mem: addr=0x44, wdata=0xe, rdata=0x403
  Reg: r0=0xe; r1=0xa; r2=0xe; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 98: 
  Mem: addr=0x45, wdata=0xe, rdata=0xc01
  Reg: r0=0xe; r1=0xa; r2=0xe; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 99: 
  Mem: addr=0x46, wdata=0xe, rdata=0x7e3
  Reg: r0=0xe; r1=0xa; r2=0xe; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 100: 
  Mem: addr=0xa, wdata=0xe, rdata=0x69
  Reg: r0=0x69; r1=0xa; r2=0xe; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 101: 
  Mem: addr=0x47, wdata=0x69, rdata=0x1bf3
  Reg: r0=0x69; r1=0xa; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 102: 
  Mem: addr=0x48, wdata=0x69, rdata=0x403
  Reg: r0=0x69; r1=0xa; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 103: 
  Mem: addr=0x49, wdata=0x69, rdata=0x403
  Reg: r0=0x69; r1=0xa; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 104: 
  Mem: addr=0x4a, wdata=0x69, rdata=0x1ffe2
  Reg: r0=0x69; r1=0xa; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 105: 
  Mem: addr=0x4b, wdata=0x69, rdata=0x400c03
  Reg: r0=0x69; r1=0xa; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 106: 
  Mem: addr=0x3, wdata=0x69, rdata=0x400c03
  Reg: r0=0x69; r1=0xa; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 107: 
  Mem: addr=0x4c, wdata=0x69, rdata=0x413
  Reg: r0=0xb; r1=0xa; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 108: 
  Mem: addr=0x4d, wdata=0xb, rdata=0x401404
  Reg: r0=0xb; r1=0xa; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 109: 
  Mem: addr=0x4e, wdata=0xb, rdata=0x423
  Reg: r0=0xb; r1=0xb; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 110: 
  Mem: addr=0x4f, wdata=0xb, rdata=0x10c2c
  Reg: r0=0xd; r1=0xb; r2=0xe; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 111: 
  Mem: addr=0x50, wdata=0xd, rdata=0xc033
  Reg: r0=0xd; r1=0xb; r2=0xd; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 112: 
  Mem: addr=0x51, wdata=0xd, rdata=0x1c23
  Reg: r0=0xd; r1=0xb; r2=0xd; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 113: 
  Mem: addr=0x43, wdata=0xd, rdata=0x403
  Reg: r0=0xd; r1=0xb; r2=0xd; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 114: 
  Mem: addr=0x44, wdata=0xd, rdata=0x403
  Reg: r0=0xd; r1=0xb; r2=0xd; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 115: 
  Mem: addr=0x45, wdata=0xd, rdata=0xc01
  Reg: r0=0xd; r1=0xb; r2=0xd; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 116: 
  Mem: addr=0x46, wdata=0xd, rdata=0x7e3
  Reg: r0=0xd; r1=0xb; r2=0xd; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 117: 
  Mem: addr=0xb, wdata=0xd, rdata=0x73
  Reg: r0=0x73; r1=0xb; r2=0xd; r62=0x69; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 118: 
  Mem: addr=0x47, wdata=0x73, rdata=0x1bf3
  Reg: r0=0x73; r1=0xb; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 119: 
  Mem: addr=0x48, wdata=0x73, rdata=0x403
  Reg: r0=0x73; r1=0xb; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 120: 
  Mem: addr=0x49, wdata=0x73, rdata=0x403
  Reg: r0=0x73; r1=0xb; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 121: 
  Mem: addr=0x4a, wdata=0x73, rdata=0x1ffe2
  Reg: r0=0x73; r1=0xb; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 122: 
  Mem: addr=0x4b, wdata=0x73, rdata=0x400c03
  Reg: r0=0x73; r1=0xb; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 123: 
  Mem: addr=0x3, wdata=0x73, rdata=0x400c03
  Reg: r0=0x73; r1=0xb; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 124: 
  Mem: addr=0x4c, wdata=0x73, rdata=0x413
  Reg: r0=0xc; r1=0xb; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 125: 
  Mem: addr=0x4d, wdata=0xc, rdata=0x401404
  Reg: r0=0xc; r1=0xb; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 126: 
  Mem: addr=0x4e, wdata=0xc, rdata=0x423
  Reg: r0=0xc; r1=0xc; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 127: 
  Mem: addr=0x4f, wdata=0xc, rdata=0x10c2c
  Reg: r0=0xc; r1=0xc; r2=0xd; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 128: 
  Mem: addr=0x50, wdata=0xc, rdata=0xc033
  Reg: r0=0xc; r1=0xc; r2=0xc; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 129: 
  Mem: addr=0x51, wdata=0xc, rdata=0x1c23
  Reg: r0=0xc; r1=0xc; r2=0xc; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 130: 
  Mem: addr=0x43, wdata=0xc, rdata=0x403
  Reg: r0=0xc; r1=0xc; r2=0xc; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 131: 
  Mem: addr=0x44, wdata=0xc, rdata=0x403
  Reg: r0=0xc; r1=0xc; r2=0xc; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 132: 
  Mem: addr=0x45, wdata=0xc, rdata=0xc01
  Reg: r0=0xc; r1=0xc; r2=0xc; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 133: 
  Mem: addr=0x46, wdata=0xc, rdata=0x7e3
  Reg: r0=0xc; r1=0xc; r2=0xc; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 134: 
  Mem: addr=0xc, wdata=0xc, rdata=0x20
  Reg: r0=0x20; r1=0xc; r2=0xc; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 135: 
  Mem: addr=0x47, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0xc; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 136: 
  Mem: addr=0x48, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0xc; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 137: 
  Mem: addr=0x49, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0xc; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 138: 
  Mem: addr=0x4a, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0xc; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 139: 
  Mem: addr=0x4b, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0xc; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 140: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0xc; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 141: 
  Mem: addr=0x4c, wdata=0x20, rdata=0x413
  Reg: r0=0xd; r1=0xc; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 142: 
  Mem: addr=0x4d, wdata=0xd, rdata=0x401404
  Reg: r0=0xd; r1=0xc; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 143: 
  Mem: addr=0x4e, wdata=0xd, rdata=0x423
  Reg: r0=0xd; r1=0xd; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 144: 
  Mem: addr=0x4f, wdata=0xd, rdata=0x10c2c
  Reg: r0=0xb; r1=0xd; r2=0xc; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 145: 
  Mem: addr=0x50, wdata=0xb, rdata=0xc033
  Reg: r0=0xb; r1=0xd; r2=0xb; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 146: 
  Mem: addr=0x51, wdata=0xb, rdata=0x1c23
  Reg: r0=0xb; r1=0xd; r2=0xb; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 147: 
  Mem: addr=0x43, wdata=0xb, rdata=0x403
  Reg: r0=0xb; r1=0xd; r2=0xb; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 148: 
  Mem: addr=0x44, wdata=0xb, rdata=0x403
  Reg: r0=0xb; r1=0xd; r2=0xb; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 149: 
  Mem: addr=0x45, wdata=0xb, rdata=0xc01
  Reg: r0=0xb; r1=0xd; r2=0xb; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 150: 
  Mem: addr=0x46, wdata=0xb, rdata=0x7e3
  Reg: r0=0xb; r1=0xd; r2=0xb; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 151: 
  Mem: addr=0xd, wdata=0xb, rdata=0x79
  Reg: r0=0x79; r1=0xd; r2=0xb; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 152: 
  Mem: addr=0x47, wdata=0x79, rdata=0x1bf3
  Reg: r0=0x79; r1=0xd; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 153: 
  Mem: addr=0x48, wdata=0x79, rdata=0x403
  Reg: r0=0x79; r1=0xd; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 154: 
  Mem: addr=0x49, wdata=0x79, rdata=0x403
  Reg: r0=0x79; r1=0xd; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 155: 
  Mem: addr=0x4a, wdata=0x79, rdata=0x1ffe2
  Reg: r0=0x79; r1=0xd; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 156: 
  Mem: addr=0x4b, wdata=0x79, rdata=0x400c03
  Reg: r0=0x79; r1=0xd; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 157: 
  Mem: addr=0x3, wdata=0x79, rdata=0x400c03
  Reg: r0=0x79; r1=0xd; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 158: 
  Mem: addr=0x4c, wdata=0x79, rdata=0x413
  Reg: r0=0xe; r1=0xd; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 159: 
  Mem: addr=0x4d, wdata=0xe, rdata=0x401404
  Reg: r0=0xe; r1=0xd; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 160: 
  Mem: addr=0x4e, wdata=0xe, rdata=0x423
  Reg: r0=0xe; r1=0xe; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 161: 
  Mem: addr=0x4f, wdata=0xe, rdata=0x10c2c
  Reg: r0=0xa; r1=0xe; r2=0xb; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 162: 
  Mem: addr=0x50, wdata=0xa, rdata=0xc033
  Reg: r0=0xa; r1=0xe; r2=0xa; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 163: 
  Mem: addr=0x51, wdata=0xa, rdata=0x1c23
  Reg: r0=0xa; r1=0xe; r2=0xa; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 164: 
  Mem: addr=0x43, wdata=0xa, rdata=0x403
  Reg: r0=0xa; r1=0xe; r2=0xa; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 165: 
  Mem: addr=0x44, wdata=0xa, rdata=0x403
  Reg: r0=0xa; r1=0xe; r2=0xa; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 166: 
  Mem: addr=0x45, wdata=0xa, rdata=0xc01
  Reg: r0=0xa; r1=0xe; r2=0xa; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 167: 
  Mem: addr=0x46, wdata=0xa, rdata=0x7e3
  Reg: r0=0xa; r1=0xe; r2=0xa; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 168: 
  Mem: addr=0xe, wdata=0xa, rdata=0x6f
  Reg: r0=0x6f; r1=0xe; r2=0xa; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 169: 
  Mem: addr=0x47, wdata=0x6f, rdata=0x1bf3
  Reg: r0=0x6f; r1=0xe; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 170: 
  Mem: addr=0x48, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0xe; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 171: 
  Mem: addr=0x49, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0xe; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 172: 
  Mem: addr=0x4a, wdata=0x6f, rdata=0x1ffe2
  Reg: r0=0x6f; r1=0xe; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 173: 
  Mem: addr=0x4b, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0xe; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 174: 
  Mem: addr=0x3, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0xe; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 175: 
  Mem: addr=0x4c, wdata=0x6f, rdata=0x413
  Reg: r0=0xf; r1=0xe; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 176: 
  Mem: addr=0x4d, wdata=0xf, rdata=0x401404
  Reg: r0=0xf; r1=0xe; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 177: 
  Mem: addr=0x4e, wdata=0xf, rdata=0x423
  Reg: r0=0xf; r1=0xf; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 178: 
  Mem: addr=0x4f, wdata=0xf, rdata=0x10c2c
  Reg: r0=0x9; r1=0xf; r2=0xa; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 179: 
  Mem: addr=0x50, wdata=0x9, rdata=0xc033
  Reg: r0=0x9; r1=0xf; r2=0x9; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 180: 
  Mem: addr=0x51, wdata=0x9, rdata=0x1c23
  Reg: r0=0x9; r1=0xf; r2=0x9; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 181: 
  Mem: addr=0x43, wdata=0x9, rdata=0x403
  Reg: r0=0x9; r1=0xf; r2=0x9; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 182: 
  Mem: addr=0x44, wdata=0x9, rdata=0x403
  Reg: r0=0x9; r1=0xf; r2=0x9; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 183: 
  Mem: addr=0x45, wdata=0x9, rdata=0xc01
  Reg: r0=0x9; r1=0xf; r2=0x9; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 184: 
  Mem: addr=0x46, wdata=0x9, rdata=0x7e3
  Reg: r0=0x9; r1=0xf; r2=0x9; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 185: 
  Mem: addr=0xf, wdata=0x9, rdata=0x75
  Reg: r0=0x75; r1=0xf; r2=0x9; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 186: 
  Mem: addr=0x47, wdata=0x75, rdata=0x1bf3
  Reg: r0=0x75; r1=0xf; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 187: 
  Mem: addr=0x48, wdata=0x75, rdata=0x403
  Reg: r0=0x75; r1=0xf; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 188: 
  Mem: addr=0x49, wdata=0x75, rdata=0x403
  Reg: r0=0x75; r1=0xf; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 189: 
  Mem: addr=0x4a, wdata=0x75, rdata=0x1ffe2
  Reg: r0=0x75; r1=0xf; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 190: 
  Mem: addr=0x4b, wdata=0x75, rdata=0x400c03
  Reg: r0=0x75; r1=0xf; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 191: 
  Mem: addr=0x3, wdata=0x75, rdata=0x400c03
  Reg: r0=0x75; r1=0xf; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 192: 
  Mem: addr=0x4c, wdata=0x75, rdata=0x413
  Reg: r0=0x10; r1=0xf; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 193: 
  Mem: addr=0x4d, wdata=0x10, rdata=0x401404
  Reg: r0=0x10; r1=0xf; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 194: 
  Mem: addr=0x4e, wdata=0x10, rdata=0x423
  Reg: r0=0x10; r1=0x10; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 195: 
  Mem: addr=0x4f, wdata=0x10, rdata=0x10c2c
  Reg: r0=0x8; r1=0x10; r2=0x9; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 196: 
  Mem: addr=0x50, wdata=0x8, rdata=0xc033
  Reg: r0=0x8; r1=0x10; r2=0x8; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 197: 
  Mem: addr=0x51, wdata=0x8, rdata=0x1c23
  Reg: r0=0x8; r1=0x10; r2=0x8; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 198: 
  Mem: addr=0x43, wdata=0x8, rdata=0x403
  Reg: r0=0x8; r1=0x10; r2=0x8; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 199: 
  Mem: addr=0x44, wdata=0x8, rdata=0x403
  Reg: r0=0x8; r1=0x10; r2=0x8; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 200: 
  Mem: addr=0x45, wdata=0x8, rdata=0xc01
  Reg: r0=0x8; r1=0x10; r2=0x8; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 201: 
  Mem: addr=0x46, wdata=0x8, rdata=0x7e3
  Reg: r0=0x8; r1=0x10; r2=0x8; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 202: 
  Mem: addr=0x10, wdata=0x8, rdata=0x72
  Reg: r0=0x72; r1=0x10; r2=0x8; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 203: 
  Mem: addr=0x47, wdata=0x72, rdata=0x1bf3
  Reg: r0=0x72; r1=0x10; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 204: 
  Mem: addr=0x48, wdata=0x72, rdata=0x403
  Reg: r0=0x72; r1=0x10; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 205: 
  Mem: addr=0x49, wdata=0x72, rdata=0x403
  Reg: r0=0x72; r1=0x10; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 206: 
  Mem: addr=0x4a, wdata=0x72, rdata=0x1ffe2
  Reg: r0=0x72; r1=0x10; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 207: 
  Mem: addr=0x4b, wdata=0x72, rdata=0x400c03
  Reg: r0=0x72; r1=0x10; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 208: 
  Mem: addr=0x3, wdata=0x72, rdata=0x400c03
  Reg: r0=0x72; r1=0x10; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 209: 
  Mem: addr=0x4c, wdata=0x72, rdata=0x413
  Reg: r0=0x11; r1=0x10; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 210: 
  Mem: addr=0x4d, wdata=0x11, rdata=0x401404
  Reg: r0=0x11; r1=0x10; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 211: 
  Mem: addr=0x4e, wdata=0x11, rdata=0x423
  Reg: r0=0x11; r1=0x11; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 212: 
  Mem: addr=0x4f, wdata=0x11, rdata=0x10c2c
  Reg: r0=0x7; r1=0x11; r2=0x8; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 213: 
  Mem: addr=0x50, wdata=0x7, rdata=0xc033
  Reg: r0=0x7; r1=0x11; r2=0x7; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 214: 
  Mem: addr=0x51, wdata=0x7, rdata=0x1c23
  Reg: r0=0x7; r1=0x11; r2=0x7; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 215: 
  Mem: addr=0x43, wdata=0x7, rdata=0x403
  Reg: r0=0x7; r1=0x11; r2=0x7; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 216: 
  Mem: addr=0x44, wdata=0x7, rdata=0x403
  Reg: r0=0x7; r1=0x11; r2=0x7; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 217: 
  Mem: addr=0x45, wdata=0x7, rdata=0xc01
  Reg: r0=0x7; r1=0x11; r2=0x7; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 218: 
  Mem: addr=0x46, wdata=0x7, rdata=0x7e3
  Reg: r0=0x7; r1=0x11; r2=0x7; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 219: 
  Mem: addr=0x11, wdata=0x7, rdata=0x20
  Reg: r0=0x20; r1=0x11; r2=0x7; r62=0x72; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 220: 
  Mem: addr=0x47, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0x11; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 221: 
  Mem: addr=0x48, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x11; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 222: 
  Mem: addr=0x49, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x11; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 223: 
  Mem: addr=0x4a, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0x11; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 224: 
  Mem: addr=0x4b, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x11; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 225: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x11; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 226: 
  Mem: addr=0x4c, wdata=0x20, rdata=0x413
  Reg: r0=0x12; r1=0x11; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 227: 
  Mem: addr=0x4d, wdata=0x12, rdata=0x401404
  Reg: r0=0x12; r1=0x11; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 228: 
  Mem: addr=0x4e, wdata=0x12, rdata=0x423
  Reg: r0=0x12; r1=0x12; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 229: 
  Mem: addr=0x4f, wdata=0x12, rdata=0x10c2c
  Reg: r0=0x6; r1=0x12; r2=0x7; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 230: 
  Mem: addr=0x50, wdata=0x6, rdata=0xc033
  Reg: r0=0x6; r1=0x12; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 231: 
  Mem: addr=0x51, wdata=0x6, rdata=0x1c23
  Reg: r0=0x6; r1=0x12; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 232: 
  Mem: addr=0x43, wdata=0x6, rdata=0x403
  Reg: r0=0x6; r1=0x12; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 233: 
  Mem: addr=0x44, wdata=0x6, rdata=0x403
  Reg: r0=0x6; r1=0x12; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 234: 
  Mem: addr=0x45, wdata=0x6, rdata=0xc01
  Reg: r0=0x6; r1=0x12; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 235: 
  Mem: addr=0x46, wdata=0x6, rdata=0x7e3
  Reg: r0=0x6; r1=0x12; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 236: 
  Mem: addr=0x12, wdata=0x6, rdata=0x6e
  Reg: r0=0x6e; r1=0x12; r2=0x6; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 237: 
  Mem: addr=0x47, wdata=0x6e, rdata=0x1bf3
  Reg: r0=0x6e; r1=0x12; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 238: 
  Mem: addr=0x48, wdata=0x6e, rdata=0x403
  Reg: r0=0x6e; r1=0x12; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 239: 
  Mem: addr=0x49, wdata=0x6e, rdata=0x403
  Reg: r0=0x6e; r1=0x12; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 240: 
  Mem: addr=0x4a, wdata=0x6e, rdata=0x1ffe2
  Reg: r0=0x6e; r1=0x12; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 241: 
  Mem: addr=0x4b, wdata=0x6e, rdata=0x400c03
  Reg: r0=0x6e; r1=0x12; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 242: 
  Mem: addr=0x3, wdata=0x6e, rdata=0x400c03
  Reg: r0=0x6e; r1=0x12; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 243: 
  Mem: addr=0x4c, wdata=0x6e, rdata=0x413
  Reg: r0=0x13; r1=0x12; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 244: 
  Mem: addr=0x4d, wdata=0x13, rdata=0x401404
  Reg: r0=0x13; r1=0x12; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 245: 
  Mem: addr=0x4e, wdata=0x13, rdata=0x423
  Reg: r0=0x13; r1=0x13; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 246: 
  Mem: addr=0x4f, wdata=0x13, rdata=0x10c2c
  Reg: r0=0x5; r1=0x13; r2=0x6; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 247: 
  Mem: addr=0x50, wdata=0x5, rdata=0xc033
  Reg: r0=0x5; r1=0x13; r2=0x5; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 248: 
  Mem: addr=0x51, wdata=0x5, rdata=0x1c23
  Reg: r0=0x5; r1=0x13; r2=0x5; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 249: 
  Mem: addr=0x43, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r1=0x13; r2=0x5; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 250: 
  Mem: addr=0x44, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r1=0x13; r2=0x5; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 251: 
  Mem: addr=0x45, wdata=0x5, rdata=0xc01
  Reg: r0=0x5; r1=0x13; r2=0x5; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 252: 
  Mem: addr=0x46, wdata=0x5, rdata=0x7e3
  Reg: r0=0x5; r1=0x13; r2=0x5; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 253: 
  Mem: addr=0x13, wdata=0x5, rdata=0x61
  Reg: r0=0x61; r1=0x13; r2=0x5; r62=0x6e; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 254: 
  Mem: addr=0x47, wdata=0x61, rdata=0x1bf3
  Reg: r0=0x61; r1=0x13; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 255: 
  Mem: addr=0x48, wdata=0x61, rdata=0x403
  Reg: r0=0x61; r1=0x13; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 256: 
  Mem: addr=0x49, wdata=0x61, rdata=0x403
  Reg: r0=0x61; r1=0x13; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 257: 
  Mem: addr=0x4a, wdata=0x61, rdata=0x1ffe2
  Reg: r0=0x61; r1=0x13; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 258: 
  Mem: addr=0x4b, wdata=0x61, rdata=0x400c03
  Reg: r0=0x61; r1=0x13; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 259: 
  Mem: addr=0x3, wdata=0x61, rdata=0x400c03
  Reg: r0=0x61; r1=0x13; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 260: 
  Mem: addr=0x4c, wdata=0x61, rdata=0x413
  Reg: r0=0x14; r1=0x13; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 261: 
  Mem: addr=0x4d, wdata=0x14, rdata=0x401404
  Reg: r0=0x14; r1=0x13; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 262: 
  Mem: addr=0x4e, wdata=0x14, rdata=0x423
  Reg: r0=0x14; r1=0x14; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 263: 
  Mem: addr=0x4f, wdata=0x14, rdata=0x10c2c
  Reg: r0=0x4; r1=0x14; r2=0x5; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 264: 
  Mem: addr=0x50, wdata=0x4, rdata=0xc033
  Reg: r0=0x4; r1=0x14; r2=0x4; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 265: 
  Mem: addr=0x51, wdata=0x4, rdata=0x1c23
  Reg: r0=0x4; r1=0x14; r2=0x4; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 266: 
  Mem: addr=0x43, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x14; r2=0x4; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 267: 
  Mem: addr=0x44, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x14; r2=0x4; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 268: 
  Mem: addr=0x45, wdata=0x4, rdata=0xc01
  Reg: r0=0x4; r1=0x14; r2=0x4; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 269: 
  Mem: addr=0x46, wdata=0x4, rdata=0x7e3
  Reg: r0=0x4; r1=0x14; r2=0x4; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 270: 
  Mem: addr=0x14, wdata=0x4, rdata=0x6d
  Reg: r0=0x6d; r1=0x14; r2=0x4; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 271: 
  Mem: addr=0x47, wdata=0x6d, rdata=0x1bf3
  Reg: r0=0x6d; r1=0x14; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 272: 
  Mem: addr=0x48, wdata=0x6d, rdata=0x403
  Reg: r0=0x6d; r1=0x14; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 273: 
  Mem: addr=0x49, wdata=0x6d, rdata=0x403
  Reg: r0=0x6d; r1=0x14; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 274: 
  Mem: addr=0x4a, wdata=0x6d, rdata=0x1ffe2
  Reg: r0=0x6d; r1=0x14; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 275: 
  Mem: addr=0x4b, wdata=0x6d, rdata=0x400c03
  Reg: r0=0x6d; r1=0x14; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 276: 
  Mem: addr=0x3, wdata=0x6d, rdata=0x400c03
  Reg: r0=0x6d; r1=0x14; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 277: 
  Mem: addr=0x4c, wdata=0x6d, rdata=0x413
  Reg: r0=0x15; r1=0x14; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 278: 
  Mem: addr=0x4d, wdata=0x15, rdata=0x401404
  Reg: r0=0x15; r1=0x14; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 279: 
  Mem: addr=0x4e, wdata=0x15, rdata=0x423
  Reg: r0=0x15; r1=0x15; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 280: 
  Mem: addr=0x4f, wdata=0x15, rdata=0x10c2c
  Reg: r0=0x3; r1=0x15; r2=0x4; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 281: 
  Mem: addr=0x50, wdata=0x3, rdata=0xc033
  Reg: r0=0x3; r1=0x15; r2=0x3; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 282: 
  Mem: addr=0x51, wdata=0x3, rdata=0x1c23
  Reg: r0=0x3; r1=0x15; r2=0x3; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 283: 
  Mem: addr=0x43, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x15; r2=0x3; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 284: 
  Mem: addr=0x44, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x15; r2=0x3; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 285: 
  Mem: addr=0x45, wdata=0x3, rdata=0xc01
  Reg: r0=0x3; r1=0x15; r2=0x3; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 286: 
  Mem: addr=0x46, wdata=0x3, rdata=0x7e3
  Reg: r0=0x3; r1=0x15; r2=0x3; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 287: 
  Mem: addr=0x15, wdata=0x3, rdata=0x65
  Reg: r0=0x65; r1=0x15; r2=0x3; r62=0x6d; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 288: 
  Mem: addr=0x47, wdata=0x65, rdata=0x1bf3
  Reg: r0=0x65; r1=0x15; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 289: 
  Mem: addr=0x48, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x15; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 290: 
  Mem: addr=0x49, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x15; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 291: 
  Mem: addr=0x4a, wdata=0x65, rdata=0x1ffe2
  Reg: r0=0x65; r1=0x15; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 292: 
  Mem: addr=0x4b, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x15; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 293: 
  Mem: addr=0x3, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x15; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 294: 
  Mem: addr=0x4c, wdata=0x65, rdata=0x413
  Reg: r0=0x16; r1=0x15; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 295: 
  Mem: addr=0x4d, wdata=0x16, rdata=0x401404
  Reg: r0=0x16; r1=0x15; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 296: 
  Mem: addr=0x4e, wdata=0x16, rdata=0x423
  Reg: r0=0x16; r1=0x16; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 297: 
  Mem: addr=0x4f, wdata=0x16, rdata=0x10c2c
  Reg: r0=0x2; r1=0x16; r2=0x3; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 298: 
  Mem: addr=0x50, wdata=0x2, rdata=0xc033
  Reg: r0=0x2; r1=0x16; r2=0x2; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 299: 
  Mem: addr=0x51, wdata=0x2, rdata=0x1c23
  Reg: r0=0x2; r1=0x16; r2=0x2; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 300: 
  Mem: addr=0x43, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x16; r2=0x2; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 301: 
  Mem: addr=0x44, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x16; r2=0x2; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 302: 
  Mem: addr=0x45, wdata=0x2, rdata=0xc01
  Reg: r0=0x2; r1=0x16; r2=0x2; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 303: 
  Mem: addr=0x46, wdata=0x2, rdata=0x7e3
  Reg: r0=0x2; r1=0x16; r2=0x2; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 304: 
  Mem: addr=0x16, wdata=0x2, rdata=0x3f
  Reg: r0=0x3f; r1=0x16; r2=0x2; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 305: 
  Mem: addr=0x47, wdata=0x3f, rdata=0x1bf3
  Reg: r0=0x3f; r1=0x16; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 306: 
  Mem: addr=0x48, wdata=0x3f, rdata=0x403
  Reg: r0=0x3f; r1=0x16; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 307: 
  Mem: addr=0x49, wdata=0x3f, rdata=0x403
  Reg: r0=0x3f; r1=0x16; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 308: 
  Mem: addr=0x4a, wdata=0x3f, rdata=0x1ffe2
  Reg: r0=0x3f; r1=0x16; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 309: 
  Mem: addr=0x4b, wdata=0x3f, rdata=0x400c03
  Reg: r0=0x3f; r1=0x16; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 310: 
  Mem: addr=0x3, wdata=0x3f, rdata=0x400c03
  Reg: r0=0x3f; r1=0x16; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 311: 
  Mem: addr=0x4c, wdata=0x3f, rdata=0x413
  Reg: r0=0x17; r1=0x16; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 312: 
  Mem: addr=0x4d, wdata=0x17, rdata=0x401404
  Reg: r0=0x17; r1=0x16; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 313: 
  Mem: addr=0x4e, wdata=0x17, rdata=0x423
  Reg: r0=0x17; r1=0x17; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 314: 
  Mem: addr=0x4f, wdata=0x17, rdata=0x10c2c
  Reg: r0=0x1; r1=0x17; r2=0x2; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 315: 
  Mem: addr=0x50, wdata=0x1, rdata=0xc033
  Reg: r0=0x1; r1=0x17; r2=0x1; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 316: 
  Mem: addr=0x51, wdata=0x1, rdata=0x1c23
  Reg: r0=0x1; r1=0x17; r2=0x1; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x43 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 317: 
  Mem: addr=0x43, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x17; r2=0x1; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x44 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 318: 
  Mem: addr=0x44, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x17; r2=0x1; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x45 insn=0x403
  Control: +STALL:1 +mem-read src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 319: 
  Mem: addr=0x45, wdata=0x1, rdata=0xc01
  Reg: r0=0x1; r1=0x17; r2=0x1; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x46 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 320: 
  Mem: addr=0x46, wdata=0x1, rdata=0x7e3
  Reg: r0=0x1; r1=0x17; r2=0x1; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 321: 
  Mem: addr=0x17, wdata=0x1, rdata=0x20
  Reg: r0=0x20; r1=0x17; r2=0x1; r62=0x3f; r63=0x3; (others 0)
  Fetch head=0x47 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 322: 
  Mem: addr=0x47, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0x17; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x48 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 323: 
  Mem: addr=0x48, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x17; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x49 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 324: 
  Mem: addr=0x49, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x17; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4a insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 325: 
  Mem: addr=0x4a, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0x17; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4b insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 326: 
  Mem: addr=0x4b, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x17; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 327: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x17; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4c insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 328: 
  Mem: addr=0x4c, wdata=0x20, rdata=0x413
  Reg: r0=0x18; r1=0x17; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4d insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 329: 
  Mem: addr=0x4d, wdata=0x18, rdata=0x401404
  Reg: r0=0x18; r1=0x17; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4e insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 330: 
  Mem: addr=0x4e, wdata=0x18, rdata=0x423
  Reg: r0=0x18; r1=0x18; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x4f insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 331: 
  Mem: addr=0x4f, wdata=0x18, rdata=0x10c2c
  Reg: r1=0x18; r2=0x1; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x50 insn=0x10c2c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 332: 
  Mem: addr=0x50, wdata=0x0, rdata=0xc033
  Reg: r1=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x51 insn=0xc033
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x10c2c
After tick 333: 
  Mem: addr=0x51, wdata=0x0, rdata=0x1c23
  Reg: r1=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x52 insn=0x1c23
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x43 imm2=0x0
  Decode in=0xc033
After tick 334: 
  Mem: addr=0x52, wdata=0x0, rdata=0x403
  Reg: r1=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x53 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=3 imm1=0x18 imm2=0x0
  Decode in=0x1c23
After tick 335: 
  Mem: addr=0x53, wdata=0x0, rdata=0x403
  Reg: r1=0x18; r2=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x54 insn=0x403
  Control: +mem-read +dest-write src1=3 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 336: 
  Mem: addr=0x54, wdata=0x0, rdata=0x1801
  Reg: r1=0x18; r2=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x55 insn=0x1801
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 337: 
  Mem: addr=0x55, wdata=0x0, rdata=0x413
  Reg: r1=0x18; r2=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1801
After tick 338: 
  Mem: addr=0x3, wdata=0x0, rdata=0x68
  Reg: r0=0x68; r1=0x18; r2=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 +fetch-stall imm1=0x3 imm2=0x0
  Decode in=0x413
After tick 339: 
  Mem: addr=0x56, wdata=0x68, rdata=0xc08
  Reg: r0=0x68; r1=0x68; r2=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x57 insn=0xc08
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x413
After tick 340: 
  Mem: addr=0x57, wdata=0x68, rdata=0x17c0c
  Reg: r0=0x68; r1=0x68; r2=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x58 insn=0x17c0c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0xc08
After tick 341: 
  Mem: addr=0x58, wdata=0x68, rdata=0x401403
  Reg: r1=0x68; r2=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x59 insn=0x401403
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17c0c
After tick 342: 
  Mem: addr=0x59, wdata=0x0, rdata=0x423
  Reg: r1=0x68; r2=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x5a insn=0x423
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x5f imm2=0x0
  Decode in=0x401403
After tick 343: 
  Mem: addr=0x5a, wdata=0x0, rdata=0xfe3
  Reg: r0=0x19; r1=0x68; r2=0x18; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x5b insn=0xfe3
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 344: 
  Mem: addr=0x5b, wdata=0x19, rdata=0x403
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x5c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0xfe3
After tick 345: 
  Mem: addr=0x5c, wdata=0x19, rdata=0x403
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x5d insn=0x403
  Control: +mem-read +dest-write src1=1 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 346: 
  Mem: addr=0x5d, wdata=0x19, rdata=0x17e2
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x5e insn=0x17e2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 347: 
  Mem: addr=0x5e, wdata=0x19, rdata=0x52b
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17e2
After tick 348: 
  Mem: addr=0x19, wdata=0x68, rdata=0x52b
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-write src1=2 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x52b
After tick 349: 
  Mem: addr=0x5f, wdata=0x19, rdata=0xe01404
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x52 insn=0xe01404
  Control: +STALL:3 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0x52b
After tick 350: 
  Mem: addr=0x52, wdata=0x19, rdata=0x403
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x53 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0xe01404
After tick 351: 
  Mem: addr=0x53, wdata=0x18, rdata=0x403
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x54 insn=0x403
  Control: +STALL:1 +mem-read src1=2 src2=3 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 352: 
  Mem: addr=0x54, wdata=0x19, rdata=0x1801
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x55 insn=0x1801
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 353: 
  Mem: addr=0x55, wdata=0x19, rdata=0x413
  Reg: r0=0x19; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1801
After tick 354: 
  Mem: addr=0x3, wdata=0x19, rdata=0x65
  Reg: r0=0x65; r1=0x68; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 +fetch-stall imm1=0x3 imm2=0x0
  Decode in=0x413
After tick 355: 
  Mem: addr=0x56, wdata=0x65, rdata=0xc08
  Reg: r0=0x65; r1=0x65; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x57 insn=0xc08
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x413
After tick 356: 
  Mem: addr=0x57, wdata=0x65, rdata=0x17c0c
  Reg: r0=0x65; r1=0x65; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x58 insn=0x17c0c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0xc08
After tick 357: 
  Mem: addr=0x58, wdata=0x65, rdata=0x401403
  Reg: r1=0x65; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x59 insn=0x401403
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17c0c
After tick 358: 
  Mem: addr=0x59, wdata=0x0, rdata=0x423
  Reg: r1=0x65; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x5a insn=0x423
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x5f imm2=0x0
  Decode in=0x401403
After tick 359: 
  Mem: addr=0x5a, wdata=0x0, rdata=0xfe3
  Reg: r0=0x1a; r1=0x65; r2=0x19; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x5b insn=0xfe3
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 360: 
  Mem: addr=0x5b, wdata=0x1a, rdata=0x403
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x5c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0xfe3
After tick 361: 
  Mem: addr=0x5c, wdata=0x1a, rdata=0x403
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x5d insn=0x403
  Control: +mem-read +dest-write src1=1 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 362: 
  Mem: addr=0x5d, wdata=0x1a, rdata=0x17e2
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x5e insn=0x17e2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 363: 
  Mem: addr=0x5e, wdata=0x1a, rdata=0x52b
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17e2
After tick 364: 
  Mem: addr=0x1a, wdata=0x65, rdata=0x52b
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-write src1=2 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x52b
After tick 365: 
  Mem: addr=0x5f, wdata=0x1a, rdata=0xe01404
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x52 insn=0xe01404
  Control: +STALL:3 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0x52b
After tick 366: 
  Mem: addr=0x52, wdata=0x1a, rdata=0x403
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x53 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0xe01404
After tick 367: 
  Mem: addr=0x53, wdata=0x18, rdata=0x403
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x54 insn=0x403
  Control: +STALL:1 +mem-read src1=2 src2=3 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 368: 
  Mem: addr=0x54, wdata=0x1a, rdata=0x1801
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x55 insn=0x1801
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 369: 
  Mem: addr=0x55, wdata=0x1a, rdata=0x413
  Reg: r0=0x1a; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1801
After tick 370: 
  Mem: addr=0x3, wdata=0x1a, rdata=0x6c
  Reg: r0=0x6c; r1=0x65; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 +fetch-stall imm1=0x3 imm2=0x0
  Decode in=0x413
After tick 371: 
  Mem: addr=0x56, wdata=0x6c, rdata=0xc08
  Reg: r0=0x6c; r1=0x6c; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x57 insn=0xc08
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x413
After tick 372: 
  Mem: addr=0x57, wdata=0x6c, rdata=0x17c0c
  Reg: r0=0x6c; r1=0x6c; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x58 insn=0x17c0c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0xc08
After tick 373: 
  Mem: addr=0x58, wdata=0x6c, rdata=0x401403
  Reg: r1=0x6c; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x59 insn=0x401403
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17c0c
After tick 374: 
  Mem: addr=0x59, wdata=0x0, rdata=0x423
  Reg: r1=0x6c; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x5a insn=0x423
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x5f imm2=0x0
  Decode in=0x401403
After tick 375: 
  Mem: addr=0x5a, wdata=0x0, rdata=0xfe3
  Reg: r0=0x1b; r1=0x6c; r2=0x1a; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x5b insn=0xfe3
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 376: 
  Mem: addr=0x5b, wdata=0x1b, rdata=0x403
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x5c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0xfe3
After tick 377: 
  Mem: addr=0x5c, wdata=0x1b, rdata=0x403
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5d insn=0x403
  Control: +mem-read +dest-write src1=1 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 378: 
  Mem: addr=0x5d, wdata=0x1b, rdata=0x17e2
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5e insn=0x17e2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 379: 
  Mem: addr=0x5e, wdata=0x1b, rdata=0x52b
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17e2
After tick 380: 
  Mem: addr=0x1b, wdata=0x6c, rdata=0x52b
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-write src1=2 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x52b
After tick 381: 
  Mem: addr=0x5f, wdata=0x1b, rdata=0xe01404
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x52 insn=0xe01404
  Control: +STALL:3 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0x52b
After tick 382: 
  Mem: addr=0x52, wdata=0x1b, rdata=0x403
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x53 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0xe01404
After tick 383: 
  Mem: addr=0x53, wdata=0x18, rdata=0x403
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x54 insn=0x403
  Control: +STALL:1 +mem-read src1=2 src2=3 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 384: 
  Mem: addr=0x54, wdata=0x1b, rdata=0x1801
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x55 insn=0x1801
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 385: 
  Mem: addr=0x55, wdata=0x1b, rdata=0x413
  Reg: r0=0x1b; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1801
After tick 386: 
  Mem: addr=0x3, wdata=0x1b, rdata=0x6c
  Reg: r0=0x6c; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 +fetch-stall imm1=0x3 imm2=0x0
  Decode in=0x413
After tick 387: 
  Mem: addr=0x56, wdata=0x6c, rdata=0xc08
  Reg: r0=0x6c; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x57 insn=0xc08
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x413
After tick 388: 
  Mem: addr=0x57, wdata=0x6c, rdata=0x17c0c
  Reg: r0=0x6c; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x58 insn=0x17c0c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0xc08
After tick 389: 
  Mem: addr=0x58, wdata=0x6c, rdata=0x401403
  Reg: r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x59 insn=0x401403
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17c0c
After tick 390: 
  Mem: addr=0x59, wdata=0x0, rdata=0x423
  Reg: r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5a insn=0x423
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x5f imm2=0x0
  Decode in=0x401403
After tick 391: 
  Mem: addr=0x5a, wdata=0x0, rdata=0xfe3
  Reg: r0=0x1c; r1=0x6c; r2=0x1b; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5b insn=0xfe3
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 392: 
  Mem: addr=0x5b, wdata=0x1c, rdata=0x403
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0xfe3
After tick 393: 
  Mem: addr=0x5c, wdata=0x1c, rdata=0x403
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5d insn=0x403
  Control: +mem-read +dest-write src1=1 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 394: 
  Mem: addr=0x5d, wdata=0x1c, rdata=0x17e2
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5e insn=0x17e2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 395: 
  Mem: addr=0x5e, wdata=0x1c, rdata=0x52b
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17e2
After tick 396: 
  Mem: addr=0x1c, wdata=0x6c, rdata=0x52b
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-write src1=2 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x52b
After tick 397: 
  Mem: addr=0x5f, wdata=0x1c, rdata=0xe01404
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x52 insn=0xe01404
  Control: +STALL:3 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0x52b
After tick 398: 
  Mem: addr=0x52, wdata=0x1c, rdata=0x403
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x53 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0xe01404
After tick 399: 
  Mem: addr=0x53, wdata=0x18, rdata=0x403
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x54 insn=0x403
  Control: +STALL:1 +mem-read src1=2 src2=3 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 400: 
  Mem: addr=0x54, wdata=0x1c, rdata=0x1801
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x55 insn=0x1801
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 401: 
  Mem: addr=0x55, wdata=0x1c, rdata=0x413
  Reg: r0=0x1c; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1801
After tick 402: 
  Mem: addr=0x3, wdata=0x1c, rdata=0x6f
  Reg: r0=0x6f; r1=0x6c; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 +fetch-stall imm1=0x3 imm2=0x0
  Decode in=0x413
After tick 403: 
  Mem: addr=0x56, wdata=0x6f, rdata=0xc08
  Reg: r0=0x6f; r1=0x6f; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x57 insn=0xc08
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x413
After tick 404: 
  Mem: addr=0x57, wdata=0x6f, rdata=0x17c0c
  Reg: r0=0x6f; r1=0x6f; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x58 insn=0x17c0c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0xc08
After tick 405: 
  Mem: addr=0x58, wdata=0x6f, rdata=0x401403
  Reg: r1=0x6f; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x59 insn=0x401403
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17c0c
After tick 406: 
  Mem: addr=0x59, wdata=0x0, rdata=0x423
  Reg: r1=0x6f; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5a insn=0x423
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x5f imm2=0x0
  Decode in=0x401403
After tick 407: 
  Mem: addr=0x5a, wdata=0x0, rdata=0xfe3
  Reg: r0=0x1d; r1=0x6f; r2=0x1c; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5b insn=0xfe3
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 408: 
  Mem: addr=0x5b, wdata=0x1d, rdata=0x403
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x5c insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0xfe3
After tick 409: 
  Mem: addr=0x5c, wdata=0x1d, rdata=0x403
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x5d insn=0x403
  Control: +mem-read +dest-write src1=1 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 410: 
  Mem: addr=0x5d, wdata=0x1d, rdata=0x17e2
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x5e insn=0x17e2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 411: 
  Mem: addr=0x5e, wdata=0x1d, rdata=0x52b
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17e2
After tick 412: 
  Mem: addr=0x1d, wdata=0x6f, rdata=0x52b
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x52b
  Control: +mem-write src1=2 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x52b
After tick 413: 
  Mem: addr=0x5f, wdata=0x1d, rdata=0xe01404
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x52 insn=0xe01404
  Control: +STALL:3 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0x52b
After tick 414: 
  Mem: addr=0x52, wdata=0x1d, rdata=0x403
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x53 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x52 imm2=0x0
  Decode in=0xe01404
After tick 415: 
  Mem: addr=0x53, wdata=0x18, rdata=0x403
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x54 insn=0x403
  Control: +STALL:1 +mem-read src1=2 src2=3 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 416: 
  Mem: addr=0x54, wdata=0x1d, rdata=0x1801
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x55 insn=0x1801
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 417: 
  Mem: addr=0x55, wdata=0x1d, rdata=0x413
  Reg: r0=0x1d; r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1801
After tick 418: 
  Mem: addr=0x3, wdata=0x1d, rdata=0x0
  Reg: r1=0x6f; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x56 insn=0x413
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 +fetch-stall imm1=0x3 imm2=0x0
  Decode in=0x413
After tick 419: 
  Mem: addr=0x56, wdata=0x0, rdata=0xc08
  Reg: r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x57 insn=0xc08
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x413
After tick 420: 
  Mem: addr=0x57, wdata=0x0, rdata=0x17c0c
  Reg: r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x58 insn=0x17c0c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0xc08
After tick 421: 
  Mem: addr=0x58, wdata=0x0, rdata=0x401403
  Reg: r0=0x1; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x59 insn=0x401403
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x17c0c
After tick 422: 
  Mem: addr=0x59, wdata=0x1, rdata=0x423
  Reg: r0=0x1; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x5f insn=0x423
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x5f imm2=0x0
  Decode in=0x401403
After tick 423: 
  Mem: addr=0x5f, wdata=0x1, rdata=0xe01404
  Reg: r0=0x1; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x60 insn=0xe01404
  Control: +STALL:2 +mem-read src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 424: 
  Mem: addr=0x60, wdata=0x1, rdata=0x7e3
  Reg: r0=0x1; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x61 insn=0x7e3
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0xe01404
After tick 425: 
  Mem: addr=0x61, wdata=0x18, rdata=0x403
  Reg: r0=0x5; r2=0x1d; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x62 insn=0x403
  Control: +mem-read +dest-write src1=2 src2=3 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 426: 
  Mem: addr=0x62, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r2=0x1d; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x63 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 427: 
  Mem: addr=0x63, wdata=0x5, rdata=0x1fe2
  Reg: r0=0x5; r2=0x1d; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x64 insn=0x1fe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 428: 
  Mem: addr=0x64, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r2=0x1d; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x65 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1fe2
After tick 429: 
  Mem: addr=0x18, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r2=0x1d; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x65 insn=0x403
  Control: +mem-write src1=3 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 430: 
  Mem: addr=0x65, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r2=0x1d; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x66 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 431: 
  Mem: addr=0x66, wdata=0x5, rdata=0x11021
  Reg: r0=0x5; r2=0x1d; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x67 insn=0x11021
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 432: 
  Mem: addr=0x67, wdata=0x5, rdata=0x411013
  Reg: r0=0x5; r2=0x1d; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x68 insn=0x411013
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x11021
After tick 433: 
  Mem: addr=0x22, wdata=0x5, rdata=0x7
  Reg: r0=0x5; r2=0x7; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x68 insn=0x411013
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 +fetch-stall imm1=0x22 imm2=0x0
  Decode in=0x411013
After tick 434: 
  Mem: addr=0x68, wdata=0x5, rdata=0x1408
  Reg: r0=0x5; r1=0x23; r2=0x7; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x69 insn=0x1408
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x22 imm2=0x1
  Decode in=0x411013
After tick 435: 
  Mem: addr=0x69, wdata=0x5, rdata=0x1dc0c
  Reg: r0=0x5; r1=0x23; r2=0x7; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x6a insn=0x1dc0c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x22 imm2=0x1
  Decode in=0x1408
After tick 436: 
  Mem: addr=0x6a, wdata=0x5, rdata=0x403
  Reg: r1=0x23; r2=0x7; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x6b insn=0x403
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1dc0c
After tick 437: 
  Mem: addr=0x6b, wdata=0x0, rdata=0x403
  Reg: r1=0x23; r2=0x7; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x6c insn=0x403
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x77 imm2=0x0
  Decode in=0x403
After tick 438: 
  Mem: addr=0x6c, wdata=0x0, rdata=0xc01
  Reg: r1=0x23; r2=0x7; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x6d insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 439: 
  Mem: addr=0x6d, wdata=0x0, rdata=0x7e3
  Reg: r1=0x23; r2=0x7; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 440: 
  Mem: addr=0x23, wdata=0x0, rdata=0x48
  Reg: r0=0x48; r1=0x23; r2=0x7; r3=0x18; r62=0x5; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 441: 
  Mem: addr=0x6e, wdata=0x48, rdata=0x1bf3
  Reg: r0=0x48; r1=0x23; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x6f insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 442: 
  Mem: addr=0x6f, wdata=0x48, rdata=0x403
  Reg: r0=0x48; r1=0x23; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x70 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 443: 
  Mem: addr=0x70, wdata=0x48, rdata=0x403
  Reg: r0=0x48; r1=0x23; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x71 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 444: 
  Mem: addr=0x71, wdata=0x48, rdata=0x1ffe2
  Reg: r0=0x48; r1=0x23; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x72 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 445: 
  Mem: addr=0x72, wdata=0x48, rdata=0x400c03
  Reg: r0=0x48; r1=0x23; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 446: 
  Mem: addr=0x3, wdata=0x48, rdata=0x400c03
  Reg: r0=0x48; r1=0x23; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 447: 
  Mem: addr=0x73, wdata=0x48, rdata=0x413
  Reg: r0=0x24; r1=0x23; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x74 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 448: 
  Mem: addr=0x74, wdata=0x24, rdata=0x401404
  Reg: r0=0x24; r1=0x23; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x75 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 449: 
  Mem: addr=0x75, wdata=0x24, rdata=0x423
  Reg: r0=0x24; r1=0x24; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x76 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 450: 
  Mem: addr=0x76, wdata=0x24, rdata=0x1a82c
  Reg: r0=0x6; r1=0x24; r2=0x7; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x77 insn=0x1a82c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 451: 
  Mem: addr=0x77, wdata=0x6, rdata=0x403
  Reg: r0=0x6; r1=0x24; r2=0x6; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x78 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1a82c
After tick 452: 
  Mem: addr=0x78, wdata=0x6, rdata=0x403
  Reg: r0=0x6; r1=0x24; r2=0x6; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x6a insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x6a imm2=0x0
  Decode in=0x403
After tick 453: 
  Mem: addr=0x6a, wdata=0x6, rdata=0x403
  Reg: r0=0x6; r1=0x24; r2=0x6; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x6b insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 454: 
  Mem: addr=0x6b, wdata=0x6, rdata=0x403
  Reg: r0=0x6; r1=0x24; r2=0x6; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x6c insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 455: 
  Mem: addr=0x6c, wdata=0x6, rdata=0xc01
  Reg: r0=0x6; r1=0x24; r2=0x6; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x6d insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 456: 
  Mem: addr=0x6d, wdata=0x6, rdata=0x7e3
  Reg: r0=0x6; r1=0x24; r2=0x6; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 457: 
  Mem: addr=0x24, wdata=0x6, rdata=0x65
  Reg: r0=0x65; r1=0x24; r2=0x6; r3=0x18; r62=0x48; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 458: 
  Mem: addr=0x6e, wdata=0x65, rdata=0x1bf3
  Reg: r0=0x65; r1=0x24; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x6f insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 459: 
  Mem: addr=0x6f, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x24; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x70 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 460: 
  Mem: addr=0x70, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x24; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x71 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 461: 
  Mem: addr=0x71, wdata=0x65, rdata=0x1ffe2
  Reg: r0=0x65; r1=0x24; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x72 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 462: 
  Mem: addr=0x72, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x24; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 463: 
  Mem: addr=0x3, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x24; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 464: 
  Mem: addr=0x73, wdata=0x65, rdata=0x413
  Reg: r0=0x25; r1=0x24; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x74 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 465: 
  Mem: addr=0x74, wdata=0x25, rdata=0x401404
  Reg: r0=0x25; r1=0x24; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x75 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 466: 
  Mem: addr=0x75, wdata=0x25, rdata=0x423
  Reg: r0=0x25; r1=0x25; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x76 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 467: 
  Mem: addr=0x76, wdata=0x25, rdata=0x1a82c
  Reg: r0=0x5; r1=0x25; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x77 insn=0x1a82c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 468: 
  Mem: addr=0x77, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r1=0x25; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x78 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1a82c
After tick 469: 
  Mem: addr=0x78, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r1=0x25; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x6a insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x6a imm2=0x0
  Decode in=0x403
After tick 470: 
  Mem: addr=0x6a, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r1=0x25; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x6b insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 471: 
  Mem: addr=0x6b, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r1=0x25; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x6c insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 472: 
  Mem: addr=0x6c, wdata=0x5, rdata=0xc01
  Reg: r0=0x5; r1=0x25; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x6d insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 473: 
  Mem: addr=0x6d, wdata=0x5, rdata=0x7e3
  Reg: r0=0x5; r1=0x25; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 474: 
  Mem: addr=0x25, wdata=0x5, rdata=0x6c
  Reg: r0=0x6c; r1=0x25; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 475: 
  Mem: addr=0x6e, wdata=0x6c, rdata=0x1bf3
  Reg: r0=0x6c; r1=0x25; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6f insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 476: 
  Mem: addr=0x6f, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x25; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x70 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 477: 
  Mem: addr=0x70, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x25; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x71 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 478: 
  Mem: addr=0x71, wdata=0x6c, rdata=0x1ffe2
  Reg: r0=0x6c; r1=0x25; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x72 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 479: 
  Mem: addr=0x72, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x25; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 480: 
  Mem: addr=0x3, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x25; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 481: 
  Mem: addr=0x73, wdata=0x6c, rdata=0x413
  Reg: r0=0x26; r1=0x25; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x74 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 482: 
  Mem: addr=0x74, wdata=0x26, rdata=0x401404
  Reg: r0=0x26; r1=0x25; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x75 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 483: 
  Mem: addr=0x75, wdata=0x26, rdata=0x423
  Reg: r0=0x26; r1=0x26; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x76 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 484: 
  Mem: addr=0x76, wdata=0x26, rdata=0x1a82c
  Reg: r0=0x4; r1=0x26; r2=0x5; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x77 insn=0x1a82c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 485: 
  Mem: addr=0x77, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x78 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1a82c
After tick 486: 
  Mem: addr=0x78, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6a insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x6a imm2=0x0
  Decode in=0x403
After tick 487: 
  Mem: addr=0x6a, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6b insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 488: 
  Mem: addr=0x6b, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6c insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 489: 
  Mem: addr=0x6c, wdata=0x4, rdata=0xc01
  Reg: r0=0x4; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6d insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 490: 
  Mem: addr=0x6d, wdata=0x4, rdata=0x7e3
  Reg: r0=0x4; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 491: 
  Mem: addr=0x26, wdata=0x4, rdata=0x6c
  Reg: r0=0x6c; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 492: 
  Mem: addr=0x6e, wdata=0x6c, rdata=0x1bf3
  Reg: r0=0x6c; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6f insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 493: 
  Mem: addr=0x6f, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x70 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 494: 
  Mem: addr=0x70, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x71 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 495: 
  Mem: addr=0x71, wdata=0x6c, rdata=0x1ffe2
  Reg: r0=0x6c; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x72 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 496: 
  Mem: addr=0x72, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 497: 
  Mem: addr=0x3, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 498: 
  Mem: addr=0x73, wdata=0x6c, rdata=0x413
  Reg: r0=0x27; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x74 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 499: 
  Mem: addr=0x74, wdata=0x27, rdata=0x401404
  Reg: r0=0x27; r1=0x26; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x75 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 500: 
  Mem: addr=0x75, wdata=0x27, rdata=0x423
  Reg: r0=0x27; r1=0x27; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x76 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 501: 
  Mem: addr=0x76, wdata=0x27, rdata=0x1a82c
  Reg: r0=0x3; r1=0x27; r2=0x4; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x77 insn=0x1a82c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 502: 
  Mem: addr=0x77, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x27; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x78 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1a82c
After tick 503: 
  Mem: addr=0x78, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x27; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6a insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x6a imm2=0x0
  Decode in=0x403
After tick 504: 
  Mem: addr=0x6a, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x27; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6b insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 505: 
  Mem: addr=0x6b, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x27; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6c insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 506: 
  Mem: addr=0x6c, wdata=0x3, rdata=0xc01
  Reg: r0=0x3; r1=0x27; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6d insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 507: 
  Mem: addr=0x6d, wdata=0x3, rdata=0x7e3
  Reg: r0=0x3; r1=0x27; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 508: 
  Mem: addr=0x27, wdata=0x3, rdata=0x6f
  Reg: r0=0x6f; r1=0x27; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 509: 
  Mem: addr=0x6e, wdata=0x6f, rdata=0x1bf3
  Reg: r0=0x6f; r1=0x27; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x6f insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 510: 
  Mem: addr=0x6f, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x27; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x70 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 511: 
  Mem: addr=0x70, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x27; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x71 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 512: 
  Mem: addr=0x71, wdata=0x6f, rdata=0x1ffe2
  Reg: r0=0x6f; r1=0x27; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x72 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 513: 
  Mem: addr=0x72, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x27; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 514: 
  Mem: addr=0x3, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x27; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 515: 
  Mem: addr=0x73, wdata=0x6f, rdata=0x413
  Reg: r0=0x28; r1=0x27; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x74 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 516: 
  Mem: addr=0x74, wdata=0x28, rdata=0x401404
  Reg: r0=0x28; r1=0x27; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x75 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 517: 
  Mem: addr=0x75, wdata=0x28, rdata=0x423
  Reg: r0=0x28; r1=0x28; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x76 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 518: 
  Mem: addr=0x76, wdata=0x28, rdata=0x1a82c
  Reg: r0=0x2; r1=0x28; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x77 insn=0x1a82c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 519: 
  Mem: addr=0x77, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x28; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x78 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1a82c
After tick 520: 
  Mem: addr=0x78, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x28; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x6a insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x6a imm2=0x0
  Decode in=0x403
After tick 521: 
  Mem: addr=0x6a, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x28; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x6b insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 522: 
  Mem: addr=0x6b, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x28; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x6c insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 523: 
  Mem: addr=0x6c, wdata=0x2, rdata=0xc01
  Reg: r0=0x2; r1=0x28; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x6d insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 524: 
  Mem: addr=0x6d, wdata=0x2, rdata=0x7e3
  Reg: r0=0x2; r1=0x28; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 525: 
  Mem: addr=0x28, wdata=0x2, rdata=0x2c
  Reg: r0=0x2c; r1=0x28; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 526: 
  Mem: addr=0x6e, wdata=0x2c, rdata=0x1bf3
  Reg: r0=0x2c; r1=0x28; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x6f insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 527: 
  Mem: addr=0x6f, wdata=0x2c, rdata=0x403
  Reg: r0=0x2c; r1=0x28; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x70 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 528: 
  Mem: addr=0x70, wdata=0x2c, rdata=0x403
  Reg: r0=0x2c; r1=0x28; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x71 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 529: 
  Mem: addr=0x71, wdata=0x2c, rdata=0x1ffe2
  Reg: r0=0x2c; r1=0x28; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x72 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 530: 
  Mem: addr=0x72, wdata=0x2c, rdata=0x400c03
  Reg: r0=0x2c; r1=0x28; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 531: 
  Mem: addr=0x3, wdata=0x2c, rdata=0x400c03
  Reg: r0=0x2c; r1=0x28; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 532: 
  Mem: addr=0x73, wdata=0x2c, rdata=0x413
  Reg: r0=0x29; r1=0x28; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x74 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 533: 
  Mem: addr=0x74, wdata=0x29, rdata=0x401404
  Reg: r0=0x29; r1=0x28; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x75 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 534: 
  Mem: addr=0x75, wdata=0x29, rdata=0x423
  Reg: r0=0x29; r1=0x29; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x76 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 535: 
  Mem: addr=0x76, wdata=0x29, rdata=0x1a82c
  Reg: r0=0x1; r1=0x29; r2=0x2; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x77 insn=0x1a82c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 536: 
  Mem: addr=0x77, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x29; r2=0x1; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x78 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1a82c
After tick 537: 
  Mem: addr=0x78, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x29; r2=0x1; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x6a insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x6a imm2=0x0
  Decode in=0x403
After tick 538: 
  Mem: addr=0x6a, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x29; r2=0x1; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x6b insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 539: 
  Mem: addr=0x6b, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x29; r2=0x1; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x6c insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 540: 
  Mem: addr=0x6c, wdata=0x1, rdata=0xc01
  Reg: r0=0x1; r1=0x29; r2=0x1; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x6d insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 541: 
  Mem: addr=0x6d, wdata=0x1, rdata=0x7e3
  Reg: r0=0x1; r1=0x29; r2=0x1; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 542: 
  Mem: addr=0x29, wdata=0x1, rdata=0x20
  Reg: r0=0x20; r1=0x29; r2=0x1; r3=0x18; r62=0x2c; r63=0x3; (others 0)
  Fetch head=0x6e insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 543: 
  Mem: addr=0x6e, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0x29; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x6f insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 544: 
  Mem: addr=0x6f, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x29; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x70 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 545: 
  Mem: addr=0x70, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x29; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x71 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 546: 
  Mem: addr=0x71, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0x29; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x72 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 547: 
  Mem: addr=0x72, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x29; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 548: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x29; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x73 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 549: 
  Mem: addr=0x73, wdata=0x20, rdata=0x413
  Reg: r0=0x2a; r1=0x29; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x74 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 550: 
  Mem: addr=0x74, wdata=0x2a, rdata=0x401404
  Reg: r0=0x2a; r1=0x29; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x75 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 551: 
  Mem: addr=0x75, wdata=0x2a, rdata=0x423
  Reg: r0=0x2a; r1=0x2a; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x76 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 552: 
  Mem: addr=0x76, wdata=0x2a, rdata=0x1a82c
  Reg: r1=0x2a; r2=0x1; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x77 insn=0x1a82c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 553: 
  Mem: addr=0x77, wdata=0x0, rdata=0x403
  Reg: r1=0x2a; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x78 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1a82c
After tick 554: 
  Mem: addr=0x78, wdata=0x0, rdata=0x403
  Reg: r1=0x2a; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x79 insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x6a imm2=0x0
  Decode in=0x403
After tick 555: 
  Mem: addr=0x79, wdata=0x0, rdata=0x1c21
  Reg: r1=0x2a; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x7a insn=0x1c21
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 556: 
  Mem: addr=0x7a, wdata=0x0, rdata=0x401c13
  Reg: r1=0x2a; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x7b insn=0x401c13
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1c21
After tick 557: 
  Mem: addr=0x18, wdata=0x0, rdata=0x5
  Reg: r1=0x2a; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x7b insn=0x401c13
  Control: +mem-read +dest-write src1=3 src2=0 dest=2 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x401c13
After tick 558: 
  Mem: addr=0x7b, wdata=0x0, rdata=0x1408
  Reg: r1=0x19; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x7c insn=0x1408
  Control: +mem-read +dest-write src1=3 src2=0 dest=1 imm1=0x0 imm2=0x1
  Decode in=0x401c13
After tick 559: 
  Mem: addr=0x7c, wdata=0x0, rdata=0x2280c
  Reg: r1=0x19; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x7d insn=0x2280c
  Control: +mem-read +dest-write src1=3 src2=0 dest=1 imm1=0x0 imm2=0x1
  Decode in=0x1408
After tick 560: 
  Mem: addr=0x7d, wdata=0x0, rdata=0x403
  Reg: r1=0x19; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x7e insn=0x403
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x2280c
After tick 561: 
  Mem: addr=0x7e, wdata=0x0, rdata=0x403
  Reg: r1=0x19; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x7f insn=0x403
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x8a imm2=0x0
  Decode in=0x403
After tick 562: 
  Mem: addr=0x7f, wdata=0x0, rdata=0xc01
  Reg: r1=0x19; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x80 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 563: 
  Mem: addr=0x80, wdata=0x0, rdata=0x7e3
  Reg: r1=0x19; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 564: 
  Mem: addr=0x19, wdata=0x0, rdata=0x68
  Reg: r0=0x68; r1=0x19; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 565: 
  Mem: addr=0x81, wdata=0x68, rdata=0x1bf3
  Reg: r0=0x68; r1=0x19; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x82 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 566: 
  Mem: addr=0x82, wdata=0x68, rdata=0x403
  Reg: r0=0x68; r1=0x19; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x83 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 567: 
  Mem: addr=0x83, wdata=0x68, rdata=0x403
  Reg: r0=0x68; r1=0x19; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x84 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 568: 
  Mem: addr=0x84, wdata=0x68, rdata=0x1ffe2
  Reg: r0=0x68; r1=0x19; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x85 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 569: 
  Mem: addr=0x85, wdata=0x68, rdata=0x400c03
  Reg: r0=0x68; r1=0x19; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 570: 
  Mem: addr=0x3, wdata=0x68, rdata=0x400c03
  Reg: r0=0x68; r1=0x19; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 571: 
  Mem: addr=0x86, wdata=0x68, rdata=0x413
  Reg: r0=0x1a; r1=0x19; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x87 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 572: 
  Mem: addr=0x87, wdata=0x1a, rdata=0x401404
  Reg: r0=0x1a; r1=0x19; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x88 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 573: 
  Mem: addr=0x88, wdata=0x1a, rdata=0x423
  Reg: r0=0x1a; r1=0x1a; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x89 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 574: 
  Mem: addr=0x89, wdata=0x1a, rdata=0x1f42c
  Reg: r0=0x4; r1=0x1a; r2=0x5; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x8a insn=0x1f42c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 575: 
  Mem: addr=0x8a, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x1a; r2=0x4; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x8b insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1f42c
After tick 576: 
  Mem: addr=0x8b, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x1a; r2=0x4; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x7d insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x7d imm2=0x0
  Decode in=0x403
After tick 577: 
  Mem: addr=0x7d, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x1a; r2=0x4; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x7e insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 578: 
  Mem: addr=0x7e, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x1a; r2=0x4; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x7f insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 579: 
  Mem: addr=0x7f, wdata=0x4, rdata=0xc01
  Reg: r0=0x4; r1=0x1a; r2=0x4; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x80 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 580: 
  Mem: addr=0x80, wdata=0x4, rdata=0x7e3
  Reg: r0=0x4; r1=0x1a; r2=0x4; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 581: 
  Mem: addr=0x1a, wdata=0x4, rdata=0x65
  Reg: r0=0x65; r1=0x1a; r2=0x4; r3=0x18; r62=0x68; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 582: 
  Mem: addr=0x81, wdata=0x65, rdata=0x1bf3
  Reg: r0=0x65; r1=0x1a; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x82 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 583: 
  Mem: addr=0x82, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x1a; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x83 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 584: 
  Mem: addr=0x83, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x1a; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x84 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 585: 
  Mem: addr=0x84, wdata=0x65, rdata=0x1ffe2
  Reg: r0=0x65; r1=0x1a; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x85 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 586: 
  Mem: addr=0x85, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x1a; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 587: 
  Mem: addr=0x3, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x1a; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 588: 
  Mem: addr=0x86, wdata=0x65, rdata=0x413
  Reg: r0=0x1b; r1=0x1a; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x87 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 589: 
  Mem: addr=0x87, wdata=0x1b, rdata=0x401404
  Reg: r0=0x1b; r1=0x1a; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x88 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 590: 
  Mem: addr=0x88, wdata=0x1b, rdata=0x423
  Reg: r0=0x1b; r1=0x1b; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x89 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 591: 
  Mem: addr=0x89, wdata=0x1b, rdata=0x1f42c
  Reg: r0=0x3; r1=0x1b; r2=0x4; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x8a insn=0x1f42c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 592: 
  Mem: addr=0x8a, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x1b; r2=0x3; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x8b insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1f42c
After tick 593: 
  Mem: addr=0x8b, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x1b; r2=0x3; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x7d insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x7d imm2=0x0
  Decode in=0x403
After tick 594: 
  Mem: addr=0x7d, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x1b; r2=0x3; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x7e insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 595: 
  Mem: addr=0x7e, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x1b; r2=0x3; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x7f insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 596: 
  Mem: addr=0x7f, wdata=0x3, rdata=0xc01
  Reg: r0=0x3; r1=0x1b; r2=0x3; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x80 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 597: 
  Mem: addr=0x80, wdata=0x3, rdata=0x7e3
  Reg: r0=0x3; r1=0x1b; r2=0x3; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 598: 
  Mem: addr=0x1b, wdata=0x3, rdata=0x6c
  Reg: r0=0x6c; r1=0x1b; r2=0x3; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 599: 
  Mem: addr=0x81, wdata=0x6c, rdata=0x1bf3
  Reg: r0=0x6c; r1=0x1b; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x82 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 600: 
  Mem: addr=0x82, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x1b; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x83 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 601: 
  Mem: addr=0x83, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x1b; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x84 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 602: 
  Mem: addr=0x84, wdata=0x6c, rdata=0x1ffe2
  Reg: r0=0x6c; r1=0x1b; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x85 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 603: 
  Mem: addr=0x85, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x1b; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 604: 
  Mem: addr=0x3, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x1b; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 605: 
  Mem: addr=0x86, wdata=0x6c, rdata=0x413
  Reg: r0=0x1c; r1=0x1b; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x87 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 606: 
  Mem: addr=0x87, wdata=0x1c, rdata=0x401404
  Reg: r0=0x1c; r1=0x1b; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x88 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 607: 
  Mem: addr=0x88, wdata=0x1c, rdata=0x423
  Reg: r0=0x1c; r1=0x1c; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x89 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 608: 
  Mem: addr=0x89, wdata=0x1c, rdata=0x1f42c
  Reg: r0=0x2; r1=0x1c; r2=0x3; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x8a insn=0x1f42c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 609: 
  Mem: addr=0x8a, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x8b insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1f42c
After tick 610: 
  Mem: addr=0x8b, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x7d insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x7d imm2=0x0
  Decode in=0x403
After tick 611: 
  Mem: addr=0x7d, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x7e insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 612: 
  Mem: addr=0x7e, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x7f insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 613: 
  Mem: addr=0x7f, wdata=0x2, rdata=0xc01
  Reg: r0=0x2; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x80 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 614: 
  Mem: addr=0x80, wdata=0x2, rdata=0x7e3
  Reg: r0=0x2; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 615: 
  Mem: addr=0x1c, wdata=0x2, rdata=0x6c
  Reg: r0=0x6c; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 616: 
  Mem: addr=0x81, wdata=0x6c, rdata=0x1bf3
  Reg: r0=0x6c; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x82 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 617: 
  Mem: addr=0x82, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x83 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 618: 
  Mem: addr=0x83, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x84 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 619: 
  Mem: addr=0x84, wdata=0x6c, rdata=0x1ffe2
  Reg: r0=0x6c; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x85 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 620: 
  Mem: addr=0x85, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 621: 
  Mem: addr=0x3, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 622: 
  Mem: addr=0x86, wdata=0x6c, rdata=0x413
  Reg: r0=0x1d; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x87 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 623: 
  Mem: addr=0x87, wdata=0x1d, rdata=0x401404
  Reg: r0=0x1d; r1=0x1c; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x88 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 624: 
  Mem: addr=0x88, wdata=0x1d, rdata=0x423
  Reg: r0=0x1d; r1=0x1d; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x89 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 625: 
  Mem: addr=0x89, wdata=0x1d, rdata=0x1f42c
  Reg: r0=0x1; r1=0x1d; r2=0x2; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x8a insn=0x1f42c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 626: 
  Mem: addr=0x8a, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x1d; r2=0x1; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x8b insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1f42c
After tick 627: 
  Mem: addr=0x8b, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x1d; r2=0x1; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x7d insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x7d imm2=0x0
  Decode in=0x403
After tick 628: 
  Mem: addr=0x7d, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x1d; r2=0x1; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x7e insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 629: 
  Mem: addr=0x7e, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x1d; r2=0x1; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x7f insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 630: 
  Mem: addr=0x7f, wdata=0x1, rdata=0xc01
  Reg: r0=0x1; r1=0x1d; r2=0x1; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x80 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 631: 
  Mem: addr=0x80, wdata=0x1, rdata=0x7e3
  Reg: r0=0x1; r1=0x1d; r2=0x1; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 632: 
  Mem: addr=0x1d, wdata=0x1, rdata=0x6f
  Reg: r0=0x6f; r1=0x1d; r2=0x1; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x81 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 633: 
  Mem: addr=0x81, wdata=0x6f, rdata=0x1bf3
  Reg: r0=0x6f; r1=0x1d; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x82 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 634: 
  Mem: addr=0x82, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x1d; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x83 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 635: 
  Mem: addr=0x83, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x1d; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x84 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 636: 
  Mem: addr=0x84, wdata=0x6f, rdata=0x1ffe2
  Reg: r0=0x6f; r1=0x1d; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x85 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 637: 
  Mem: addr=0x85, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x1d; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 638: 
  Mem: addr=0x3, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x1d; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x86 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 639: 
  Mem: addr=0x86, wdata=0x6f, rdata=0x413
  Reg: r0=0x1e; r1=0x1d; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x87 insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 640: 
  Mem: addr=0x87, wdata=0x1e, rdata=0x401404
  Reg: r0=0x1e; r1=0x1d; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x88 insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 641: 
  Mem: addr=0x88, wdata=0x1e, rdata=0x423
  Reg: r0=0x1e; r1=0x1e; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x89 insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 642: 
  Mem: addr=0x89, wdata=0x1e, rdata=0x1f42c
  Reg: r1=0x1e; r2=0x1; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x8a insn=0x1f42c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 643: 
  Mem: addr=0x8a, wdata=0x0, rdata=0x403
  Reg: r1=0x1e; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x8b insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x1f42c
After tick 644: 
  Mem: addr=0x8b, wdata=0x0, rdata=0x403
  Reg: r1=0x1e; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x8c insn=0x403
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x7d imm2=0x0
  Decode in=0x403
After tick 645: 
  Mem: addr=0x8c, wdata=0x0, rdata=0x15021
  Reg: r1=0x1e; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x8d insn=0x15021
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 646: 
  Mem: addr=0x8d, wdata=0x0, rdata=0x415013
  Reg: r1=0x1e; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x8e insn=0x415013
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x15021
After tick 647: 
  Mem: addr=0x2a, wdata=0x0, rdata=0x12
  Reg: r1=0x1e; r2=0x12; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x8e insn=0x415013
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 +fetch-stall imm1=0x2a imm2=0x0
  Decode in=0x415013
After tick 648: 
  Mem: addr=0x8e, wdata=0x0, rdata=0x1408
  Reg: r1=0x2b; r2=0x12; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x8f insn=0x1408
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x2a imm2=0x1
  Decode in=0x415013
After tick 649: 
  Mem: addr=0x8f, wdata=0x0, rdata=0x2740c
  Reg: r1=0x2b; r2=0x12; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x90 insn=0x2740c
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x2a imm2=0x1
  Decode in=0x1408
After tick 650: 
  Mem: addr=0x90, wdata=0x0, rdata=0x403
  Reg: r1=0x2b; r2=0x12; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x2740c
After tick 651: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r1=0x2b; r2=0x12; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +mem-read src1=0 src2=0 dest=0 +jif imm1=0x9d imm2=0x0
  Decode in=0x403
After tick 652: 
  Mem: addr=0x92, wdata=0x0, rdata=0xc01
  Reg: r1=0x2b; r2=0x12; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 653: 
  Mem: addr=0x93, wdata=0x0, rdata=0x7e3
  Reg: r1=0x2b; r2=0x12; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 654: 
  Mem: addr=0x2b, wdata=0x0, rdata=0x21
  Reg: r0=0x21; r1=0x2b; r2=0x12; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 655: 
  Mem: addr=0x94, wdata=0x21, rdata=0x1bf3
  Reg: r0=0x21; r1=0x2b; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 656: 
  Mem: addr=0x95, wdata=0x21, rdata=0x403
  Reg: r0=0x21; r1=0x2b; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 657: 
  Mem: addr=0x96, wdata=0x21, rdata=0x403
  Reg: r0=0x21; r1=0x2b; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 658: 
  Mem: addr=0x97, wdata=0x21, rdata=0x1ffe2
  Reg: r0=0x21; r1=0x2b; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 659: 
  Mem: addr=0x98, wdata=0x21, rdata=0x400c03
  Reg: r0=0x21; r1=0x2b; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 660: 
  Mem: addr=0x3, wdata=0x21, rdata=0x400c03
  Reg: r0=0x21; r1=0x2b; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 661: 
  Mem: addr=0x99, wdata=0x21, rdata=0x413
  Reg: r0=0x2c; r1=0x2b; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 662: 
  Mem: addr=0x9a, wdata=0x2c, rdata=0x401404
  Reg: r0=0x2c; r1=0x2b; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 663: 
  Mem: addr=0x9b, wdata=0x2c, rdata=0x423
  Reg: r0=0x2c; r1=0x2c; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 664: 
  Mem: addr=0x9c, wdata=0x2c, rdata=0x2402c
  Reg: r0=0x11; r1=0x2c; r2=0x12; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 665: 
  Mem: addr=0x9d, wdata=0x11, rdata=0x0
  Reg: r0=0x11; r1=0x2c; r2=0x11; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 666: 
  Mem: addr=0x9e, wdata=0x11, rdata=0xbadf00d
  Reg: r0=0x11; r1=0x2c; r2=0x11; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 667: 
  Mem: addr=0x90, wdata=0x11, rdata=0x403
  Reg: r0=0x11; r1=0x2c; r2=0x11; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 668: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x11; r1=0x2c; r2=0x11; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 669: 
  Mem: addr=0x92, wdata=0x11, rdata=0xc01
  Reg: r0=0x11; r1=0x2c; r2=0x11; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 670: 
  Mem: addr=0x93, wdata=0x11, rdata=0x7e3
  Reg: r0=0x11; r1=0x2c; r2=0x11; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 671: 
  Mem: addr=0x2c, wdata=0x11, rdata=0x20
  Reg: r0=0x20; r1=0x2c; r2=0x11; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 672: 
  Mem: addr=0x94, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0x2c; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 673: 
  Mem: addr=0x95, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x2c; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 674: 
  Mem: addr=0x96, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x2c; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 675: 
  Mem: addr=0x97, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0x2c; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 676: 
  Mem: addr=0x98, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x2c; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 677: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x2c; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 678: 
  Mem: addr=0x99, wdata=0x20, rdata=0x413
  Reg: r0=0x2d; r1=0x2c; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 679: 
  Mem: addr=0x9a, wdata=0x2d, rdata=0x401404
  Reg: r0=0x2d; r1=0x2c; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 680: 
  Mem: addr=0x9b, wdata=0x2d, rdata=0x423
  Reg: r0=0x2d; r1=0x2d; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 681: 
  Mem: addr=0x9c, wdata=0x2d, rdata=0x2402c
  Reg: r0=0x10; r1=0x2d; r2=0x11; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 682: 
  Mem: addr=0x9d, wdata=0x10, rdata=0x0
  Reg: r0=0x10; r1=0x2d; r2=0x10; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 683: 
  Mem: addr=0x9e, wdata=0x10, rdata=0xbadf00d
  Reg: r0=0x10; r1=0x2d; r2=0x10; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 684: 
  Mem: addr=0x90, wdata=0x10, rdata=0x403
  Reg: r0=0x10; r1=0x2d; r2=0x10; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 685: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x10; r1=0x2d; r2=0x10; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 686: 
  Mem: addr=0x92, wdata=0x10, rdata=0xc01
  Reg: r0=0x10; r1=0x2d; r2=0x10; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 687: 
  Mem: addr=0x93, wdata=0x10, rdata=0x7e3
  Reg: r0=0x10; r1=0x2d; r2=0x10; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 688: 
  Mem: addr=0x2d, wdata=0x10, rdata=0x47
  Reg: r0=0x47; r1=0x2d; r2=0x10; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 689: 
  Mem: addr=0x94, wdata=0x47, rdata=0x1bf3
  Reg: r0=0x47; r1=0x2d; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 690: 
  Mem: addr=0x95, wdata=0x47, rdata=0x403
  Reg: r0=0x47; r1=0x2d; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 691: 
  Mem: addr=0x96, wdata=0x47, rdata=0x403
  Reg: r0=0x47; r1=0x2d; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 692: 
  Mem: addr=0x97, wdata=0x47, rdata=0x1ffe2
  Reg: r0=0x47; r1=0x2d; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 693: 
  Mem: addr=0x98, wdata=0x47, rdata=0x400c03
  Reg: r0=0x47; r1=0x2d; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 694: 
  Mem: addr=0x3, wdata=0x47, rdata=0x400c03
  Reg: r0=0x47; r1=0x2d; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 695: 
  Mem: addr=0x99, wdata=0x47, rdata=0x413
  Reg: r0=0x2e; r1=0x2d; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 696: 
  Mem: addr=0x9a, wdata=0x2e, rdata=0x401404
  Reg: r0=0x2e; r1=0x2d; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 697: 
  Mem: addr=0x9b, wdata=0x2e, rdata=0x423
  Reg: r0=0x2e; r1=0x2e; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 698: 
  Mem: addr=0x9c, wdata=0x2e, rdata=0x2402c
  Reg: r0=0xf; r1=0x2e; r2=0x10; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 699: 
  Mem: addr=0x9d, wdata=0xf, rdata=0x0
  Reg: r0=0xf; r1=0x2e; r2=0xf; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 700: 
  Mem: addr=0x9e, wdata=0xf, rdata=0xbadf00d
  Reg: r0=0xf; r1=0x2e; r2=0xf; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 701: 
  Mem: addr=0x90, wdata=0xf, rdata=0x403
  Reg: r0=0xf; r1=0x2e; r2=0xf; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 702: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0xf; r1=0x2e; r2=0xf; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 703: 
  Mem: addr=0x92, wdata=0xf, rdata=0xc01
  Reg: r0=0xf; r1=0x2e; r2=0xf; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 704: 
  Mem: addr=0x93, wdata=0xf, rdata=0x7e3
  Reg: r0=0xf; r1=0x2e; r2=0xf; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 705: 
  Mem: addr=0x2e, wdata=0xf, rdata=0x6c
  Reg: r0=0x6c; r1=0x2e; r2=0xf; r3=0x18; r62=0x47; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 706: 
  Mem: addr=0x94, wdata=0x6c, rdata=0x1bf3
  Reg: r0=0x6c; r1=0x2e; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 707: 
  Mem: addr=0x95, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x2e; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 708: 
  Mem: addr=0x96, wdata=0x6c, rdata=0x403
  Reg: r0=0x6c; r1=0x2e; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 709: 
  Mem: addr=0x97, wdata=0x6c, rdata=0x1ffe2
  Reg: r0=0x6c; r1=0x2e; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 710: 
  Mem: addr=0x98, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x2e; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 711: 
  Mem: addr=0x3, wdata=0x6c, rdata=0x400c03
  Reg: r0=0x6c; r1=0x2e; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 712: 
  Mem: addr=0x99, wdata=0x6c, rdata=0x413
  Reg: r0=0x2f; r1=0x2e; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 713: 
  Mem: addr=0x9a, wdata=0x2f, rdata=0x401404
  Reg: r0=0x2f; r1=0x2e; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 714: 
  Mem: addr=0x9b, wdata=0x2f, rdata=0x423
  Reg: r0=0x2f; r1=0x2f; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 715: 
  Mem: addr=0x9c, wdata=0x2f, rdata=0x2402c
  Reg: r0=0xe; r1=0x2f; r2=0xf; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 716: 
  Mem: addr=0x9d, wdata=0xe, rdata=0x0
  Reg: r0=0xe; r1=0x2f; r2=0xe; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 717: 
  Mem: addr=0x9e, wdata=0xe, rdata=0xbadf00d
  Reg: r0=0xe; r1=0x2f; r2=0xe; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 718: 
  Mem: addr=0x90, wdata=0xe, rdata=0x403
  Reg: r0=0xe; r1=0x2f; r2=0xe; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 719: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0xe; r1=0x2f; r2=0xe; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 720: 
  Mem: addr=0x92, wdata=0xe, rdata=0xc01
  Reg: r0=0xe; r1=0x2f; r2=0xe; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 721: 
  Mem: addr=0x93, wdata=0xe, rdata=0x7e3
  Reg: r0=0xe; r1=0x2f; r2=0xe; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 722: 
  Mem: addr=0x2f, wdata=0xe, rdata=0x61
  Reg: r0=0x61; r1=0x2f; r2=0xe; r3=0x18; r62=0x6c; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 723: 
  Mem: addr=0x94, wdata=0x61, rdata=0x1bf3
  Reg: r0=0x61; r1=0x2f; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 724: 
  Mem: addr=0x95, wdata=0x61, rdata=0x403
  Reg: r0=0x61; r1=0x2f; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 725: 
  Mem: addr=0x96, wdata=0x61, rdata=0x403
  Reg: r0=0x61; r1=0x2f; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 726: 
  Mem: addr=0x97, wdata=0x61, rdata=0x1ffe2
  Reg: r0=0x61; r1=0x2f; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 727: 
  Mem: addr=0x98, wdata=0x61, rdata=0x400c03
  Reg: r0=0x61; r1=0x2f; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 728: 
  Mem: addr=0x3, wdata=0x61, rdata=0x400c03
  Reg: r0=0x61; r1=0x2f; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 729: 
  Mem: addr=0x99, wdata=0x61, rdata=0x413
  Reg: r0=0x30; r1=0x2f; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 730: 
  Mem: addr=0x9a, wdata=0x30, rdata=0x401404
  Reg: r0=0x30; r1=0x2f; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 731: 
  Mem: addr=0x9b, wdata=0x30, rdata=0x423
  Reg: r0=0x30; r1=0x30; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 732: 
  Mem: addr=0x9c, wdata=0x30, rdata=0x2402c
  Reg: r0=0xd; r1=0x30; r2=0xe; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 733: 
  Mem: addr=0x9d, wdata=0xd, rdata=0x0
  Reg: r0=0xd; r1=0x30; r2=0xd; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 734: 
  Mem: addr=0x9e, wdata=0xd, rdata=0xbadf00d
  Reg: r0=0xd; r1=0x30; r2=0xd; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 735: 
  Mem: addr=0x90, wdata=0xd, rdata=0x403
  Reg: r0=0xd; r1=0x30; r2=0xd; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 736: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0xd; r1=0x30; r2=0xd; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 737: 
  Mem: addr=0x92, wdata=0xd, rdata=0xc01
  Reg: r0=0xd; r1=0x30; r2=0xd; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 738: 
  Mem: addr=0x93, wdata=0xd, rdata=0x7e3
  Reg: r0=0xd; r1=0x30; r2=0xd; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 739: 
  Mem: addr=0x30, wdata=0xd, rdata=0x64
  Reg: r0=0x64; r1=0x30; r2=0xd; r3=0x18; r62=0x61; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 740: 
  Mem: addr=0x94, wdata=0x64, rdata=0x1bf3
  Reg: r0=0x64; r1=0x30; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 741: 
  Mem: addr=0x95, wdata=0x64, rdata=0x403
  Reg: r0=0x64; r1=0x30; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 742: 
  Mem: addr=0x96, wdata=0x64, rdata=0x403
  Reg: r0=0x64; r1=0x30; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 743: 
  Mem: addr=0x97, wdata=0x64, rdata=0x1ffe2
  Reg: r0=0x64; r1=0x30; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 744: 
  Mem: addr=0x98, wdata=0x64, rdata=0x400c03
  Reg: r0=0x64; r1=0x30; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 745: 
  Mem: addr=0x3, wdata=0x64, rdata=0x400c03
  Reg: r0=0x64; r1=0x30; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 746: 
  Mem: addr=0x99, wdata=0x64, rdata=0x413
  Reg: r0=0x31; r1=0x30; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 747: 
  Mem: addr=0x9a, wdata=0x31, rdata=0x401404
  Reg: r0=0x31; r1=0x30; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 748: 
  Mem: addr=0x9b, wdata=0x31, rdata=0x423
  Reg: r0=0x31; r1=0x31; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 749: 
  Mem: addr=0x9c, wdata=0x31, rdata=0x2402c
  Reg: r0=0xc; r1=0x31; r2=0xd; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 750: 
  Mem: addr=0x9d, wdata=0xc, rdata=0x0
  Reg: r0=0xc; r1=0x31; r2=0xc; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 751: 
  Mem: addr=0x9e, wdata=0xc, rdata=0xbadf00d
  Reg: r0=0xc; r1=0x31; r2=0xc; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 752: 
  Mem: addr=0x90, wdata=0xc, rdata=0x403
  Reg: r0=0xc; r1=0x31; r2=0xc; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 753: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0xc; r1=0x31; r2=0xc; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 754: 
  Mem: addr=0x92, wdata=0xc, rdata=0xc01
  Reg: r0=0xc; r1=0x31; r2=0xc; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 755: 
  Mem: addr=0x93, wdata=0xc, rdata=0x7e3
  Reg: r0=0xc; r1=0x31; r2=0xc; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 756: 
  Mem: addr=0x31, wdata=0xc, rdata=0x20
  Reg: r0=0x20; r1=0x31; r2=0xc; r3=0x18; r62=0x64; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 757: 
  Mem: addr=0x94, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0x31; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 758: 
  Mem: addr=0x95, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x31; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 759: 
  Mem: addr=0x96, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x31; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 760: 
  Mem: addr=0x97, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0x31; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 761: 
  Mem: addr=0x98, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x31; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 762: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x31; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 763: 
  Mem: addr=0x99, wdata=0x20, rdata=0x413
  Reg: r0=0x32; r1=0x31; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 764: 
  Mem: addr=0x9a, wdata=0x32, rdata=0x401404
  Reg: r0=0x32; r1=0x31; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 765: 
  Mem: addr=0x9b, wdata=0x32, rdata=0x423
  Reg: r0=0x32; r1=0x32; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 766: 
  Mem: addr=0x9c, wdata=0x32, rdata=0x2402c
  Reg: r0=0xb; r1=0x32; r2=0xc; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 767: 
  Mem: addr=0x9d, wdata=0xb, rdata=0x0
  Reg: r0=0xb; r1=0x32; r2=0xb; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 768: 
  Mem: addr=0x9e, wdata=0xb, rdata=0xbadf00d
  Reg: r0=0xb; r1=0x32; r2=0xb; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 769: 
  Mem: addr=0x90, wdata=0xb, rdata=0x403
  Reg: r0=0xb; r1=0x32; r2=0xb; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 770: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0xb; r1=0x32; r2=0xb; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 771: 
  Mem: addr=0x92, wdata=0xb, rdata=0xc01
  Reg: r0=0xb; r1=0x32; r2=0xb; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 772: 
  Mem: addr=0x93, wdata=0xb, rdata=0x7e3
  Reg: r0=0xb; r1=0x32; r2=0xb; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 773: 
  Mem: addr=0x32, wdata=0xb, rdata=0x74
  Reg: r0=0x74; r1=0x32; r2=0xb; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 774: 
  Mem: addr=0x94, wdata=0x74, rdata=0x1bf3
  Reg: r0=0x74; r1=0x32; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 775: 
  Mem: addr=0x95, wdata=0x74, rdata=0x403
  Reg: r0=0x74; r1=0x32; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 776: 
  Mem: addr=0x96, wdata=0x74, rdata=0x403
  Reg: r0=0x74; r1=0x32; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 777: 
  Mem: addr=0x97, wdata=0x74, rdata=0x1ffe2
  Reg: r0=0x74; r1=0x32; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 778: 
  Mem: addr=0x98, wdata=0x74, rdata=0x400c03
  Reg: r0=0x74; r1=0x32; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 779: 
  Mem: addr=0x3, wdata=0x74, rdata=0x400c03
  Reg: r0=0x74; r1=0x32; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 780: 
  Mem: addr=0x99, wdata=0x74, rdata=0x413
  Reg: r0=0x33; r1=0x32; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 781: 
  Mem: addr=0x9a, wdata=0x33, rdata=0x401404
  Reg: r0=0x33; r1=0x32; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 782: 
  Mem: addr=0x9b, wdata=0x33, rdata=0x423
  Reg: r0=0x33; r1=0x33; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 783: 
  Mem: addr=0x9c, wdata=0x33, rdata=0x2402c
  Reg: r0=0xa; r1=0x33; r2=0xb; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 784: 
  Mem: addr=0x9d, wdata=0xa, rdata=0x0
  Reg: r0=0xa; r1=0x33; r2=0xa; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 785: 
  Mem: addr=0x9e, wdata=0xa, rdata=0xbadf00d
  Reg: r0=0xa; r1=0x33; r2=0xa; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 786: 
  Mem: addr=0x90, wdata=0xa, rdata=0x403
  Reg: r0=0xa; r1=0x33; r2=0xa; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 787: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0xa; r1=0x33; r2=0xa; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 788: 
  Mem: addr=0x92, wdata=0xa, rdata=0xc01
  Reg: r0=0xa; r1=0x33; r2=0xa; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 789: 
  Mem: addr=0x93, wdata=0xa, rdata=0x7e3
  Reg: r0=0xa; r1=0x33; r2=0xa; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 790: 
  Mem: addr=0x33, wdata=0xa, rdata=0x6f
  Reg: r0=0x6f; r1=0x33; r2=0xa; r3=0x18; r62=0x74; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 791: 
  Mem: addr=0x94, wdata=0x6f, rdata=0x1bf3
  Reg: r0=0x6f; r1=0x33; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 792: 
  Mem: addr=0x95, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x33; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 793: 
  Mem: addr=0x96, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x33; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 794: 
  Mem: addr=0x97, wdata=0x6f, rdata=0x1ffe2
  Reg: r0=0x6f; r1=0x33; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 795: 
  Mem: addr=0x98, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x33; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 796: 
  Mem: addr=0x3, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x33; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 797: 
  Mem: addr=0x99, wdata=0x6f, rdata=0x413
  Reg: r0=0x34; r1=0x33; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 798: 
  Mem: addr=0x9a, wdata=0x34, rdata=0x401404
  Reg: r0=0x34; r1=0x33; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 799: 
  Mem: addr=0x9b, wdata=0x34, rdata=0x423
  Reg: r0=0x34; r1=0x34; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 800: 
  Mem: addr=0x9c, wdata=0x34, rdata=0x2402c
  Reg: r0=0x9; r1=0x34; r2=0xa; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 801: 
  Mem: addr=0x9d, wdata=0x9, rdata=0x0
  Reg: r0=0x9; r1=0x34; r2=0x9; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 802: 
  Mem: addr=0x9e, wdata=0x9, rdata=0xbadf00d
  Reg: r0=0x9; r1=0x34; r2=0x9; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 803: 
  Mem: addr=0x90, wdata=0x9, rdata=0x403
  Reg: r0=0x9; r1=0x34; r2=0x9; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 804: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x9; r1=0x34; r2=0x9; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 805: 
  Mem: addr=0x92, wdata=0x9, rdata=0xc01
  Reg: r0=0x9; r1=0x34; r2=0x9; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 806: 
  Mem: addr=0x93, wdata=0x9, rdata=0x7e3
  Reg: r0=0x9; r1=0x34; r2=0x9; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 807: 
  Mem: addr=0x34, wdata=0x9, rdata=0x20
  Reg: r0=0x20; r1=0x34; r2=0x9; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 808: 
  Mem: addr=0x94, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0x34; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 809: 
  Mem: addr=0x95, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x34; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 810: 
  Mem: addr=0x96, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x34; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 811: 
  Mem: addr=0x97, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0x34; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 812: 
  Mem: addr=0x98, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x34; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 813: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x34; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 814: 
  Mem: addr=0x99, wdata=0x20, rdata=0x413
  Reg: r0=0x35; r1=0x34; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 815: 
  Mem: addr=0x9a, wdata=0x35, rdata=0x401404
  Reg: r0=0x35; r1=0x34; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 816: 
  Mem: addr=0x9b, wdata=0x35, rdata=0x423
  Reg: r0=0x35; r1=0x35; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 817: 
  Mem: addr=0x9c, wdata=0x35, rdata=0x2402c
  Reg: r0=0x8; r1=0x35; r2=0x9; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 818: 
  Mem: addr=0x9d, wdata=0x8, rdata=0x0
  Reg: r0=0x8; r1=0x35; r2=0x8; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 819: 
  Mem: addr=0x9e, wdata=0x8, rdata=0xbadf00d
  Reg: r0=0x8; r1=0x35; r2=0x8; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 820: 
  Mem: addr=0x90, wdata=0x8, rdata=0x403
  Reg: r0=0x8; r1=0x35; r2=0x8; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 821: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x8; r1=0x35; r2=0x8; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 822: 
  Mem: addr=0x92, wdata=0x8, rdata=0xc01
  Reg: r0=0x8; r1=0x35; r2=0x8; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 823: 
  Mem: addr=0x93, wdata=0x8, rdata=0x7e3
  Reg: r0=0x8; r1=0x35; r2=0x8; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 824: 
  Mem: addr=0x35, wdata=0x8, rdata=0x73
  Reg: r0=0x73; r1=0x35; r2=0x8; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 825: 
  Mem: addr=0x94, wdata=0x73, rdata=0x1bf3
  Reg: r0=0x73; r1=0x35; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 826: 
  Mem: addr=0x95, wdata=0x73, rdata=0x403
  Reg: r0=0x73; r1=0x35; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 827: 
  Mem: addr=0x96, wdata=0x73, rdata=0x403
  Reg: r0=0x73; r1=0x35; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 828: 
  Mem: addr=0x97, wdata=0x73, rdata=0x1ffe2
  Reg: r0=0x73; r1=0x35; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 829: 
  Mem: addr=0x98, wdata=0x73, rdata=0x400c03
  Reg: r0=0x73; r1=0x35; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 830: 
  Mem: addr=0x3, wdata=0x73, rdata=0x400c03
  Reg: r0=0x73; r1=0x35; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 831: 
  Mem: addr=0x99, wdata=0x73, rdata=0x413
  Reg: r0=0x36; r1=0x35; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 832: 
  Mem: addr=0x9a, wdata=0x36, rdata=0x401404
  Reg: r0=0x36; r1=0x35; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 833: 
  Mem: addr=0x9b, wdata=0x36, rdata=0x423
  Reg: r0=0x36; r1=0x36; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 834: 
  Mem: addr=0x9c, wdata=0x36, rdata=0x2402c
  Reg: r0=0x7; r1=0x36; r2=0x8; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 835: 
  Mem: addr=0x9d, wdata=0x7, rdata=0x0
  Reg: r0=0x7; r1=0x36; r2=0x7; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 836: 
  Mem: addr=0x9e, wdata=0x7, rdata=0xbadf00d
  Reg: r0=0x7; r1=0x36; r2=0x7; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 837: 
  Mem: addr=0x90, wdata=0x7, rdata=0x403
  Reg: r0=0x7; r1=0x36; r2=0x7; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 838: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x7; r1=0x36; r2=0x7; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 839: 
  Mem: addr=0x92, wdata=0x7, rdata=0xc01
  Reg: r0=0x7; r1=0x36; r2=0x7; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 840: 
  Mem: addr=0x93, wdata=0x7, rdata=0x7e3
  Reg: r0=0x7; r1=0x36; r2=0x7; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 841: 
  Mem: addr=0x36, wdata=0x7, rdata=0x65
  Reg: r0=0x65; r1=0x36; r2=0x7; r3=0x18; r62=0x73; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 842: 
  Mem: addr=0x94, wdata=0x65, rdata=0x1bf3
  Reg: r0=0x65; r1=0x36; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 843: 
  Mem: addr=0x95, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x36; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 844: 
  Mem: addr=0x96, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x36; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 845: 
  Mem: addr=0x97, wdata=0x65, rdata=0x1ffe2
  Reg: r0=0x65; r1=0x36; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 846: 
  Mem: addr=0x98, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x36; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 847: 
  Mem: addr=0x3, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x36; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 848: 
  Mem: addr=0x99, wdata=0x65, rdata=0x413
  Reg: r0=0x37; r1=0x36; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 849: 
  Mem: addr=0x9a, wdata=0x37, rdata=0x401404
  Reg: r0=0x37; r1=0x36; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 850: 
  Mem: addr=0x9b, wdata=0x37, rdata=0x423
  Reg: r0=0x37; r1=0x37; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 851: 
  Mem: addr=0x9c, wdata=0x37, rdata=0x2402c
  Reg: r0=0x6; r1=0x37; r2=0x7; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 852: 
  Mem: addr=0x9d, wdata=0x6, rdata=0x0
  Reg: r0=0x6; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 853: 
  Mem: addr=0x9e, wdata=0x6, rdata=0xbadf00d
  Reg: r0=0x6; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 854: 
  Mem: addr=0x90, wdata=0x6, rdata=0x403
  Reg: r0=0x6; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 855: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x6; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 856: 
  Mem: addr=0x92, wdata=0x6, rdata=0xc01
  Reg: r0=0x6; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 857: 
  Mem: addr=0x93, wdata=0x6, rdata=0x7e3
  Reg: r0=0x6; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 858: 
  Mem: addr=0x37, wdata=0x6, rdata=0x65
  Reg: r0=0x65; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 859: 
  Mem: addr=0x94, wdata=0x65, rdata=0x1bf3
  Reg: r0=0x65; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 860: 
  Mem: addr=0x95, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 861: 
  Mem: addr=0x96, wdata=0x65, rdata=0x403
  Reg: r0=0x65; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 862: 
  Mem: addr=0x97, wdata=0x65, rdata=0x1ffe2
  Reg: r0=0x65; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 863: 
  Mem: addr=0x98, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 864: 
  Mem: addr=0x3, wdata=0x65, rdata=0x400c03
  Reg: r0=0x65; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 865: 
  Mem: addr=0x99, wdata=0x65, rdata=0x413
  Reg: r0=0x38; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 866: 
  Mem: addr=0x9a, wdata=0x38, rdata=0x401404
  Reg: r0=0x38; r1=0x37; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 867: 
  Mem: addr=0x9b, wdata=0x38, rdata=0x423
  Reg: r0=0x38; r1=0x38; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 868: 
  Mem: addr=0x9c, wdata=0x38, rdata=0x2402c
  Reg: r0=0x5; r1=0x38; r2=0x6; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 869: 
  Mem: addr=0x9d, wdata=0x5, rdata=0x0
  Reg: r0=0x5; r1=0x38; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 870: 
  Mem: addr=0x9e, wdata=0x5, rdata=0xbadf00d
  Reg: r0=0x5; r1=0x38; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 871: 
  Mem: addr=0x90, wdata=0x5, rdata=0x403
  Reg: r0=0x5; r1=0x38; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 872: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x5; r1=0x38; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 873: 
  Mem: addr=0x92, wdata=0x5, rdata=0xc01
  Reg: r0=0x5; r1=0x38; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 874: 
  Mem: addr=0x93, wdata=0x5, rdata=0x7e3
  Reg: r0=0x5; r1=0x38; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 875: 
  Mem: addr=0x38, wdata=0x5, rdata=0x20
  Reg: r0=0x20; r1=0x38; r2=0x5; r3=0x18; r62=0x65; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 876: 
  Mem: addr=0x94, wdata=0x20, rdata=0x1bf3
  Reg: r0=0x20; r1=0x38; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 877: 
  Mem: addr=0x95, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x38; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 878: 
  Mem: addr=0x96, wdata=0x20, rdata=0x403
  Reg: r0=0x20; r1=0x38; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 879: 
  Mem: addr=0x97, wdata=0x20, rdata=0x1ffe2
  Reg: r0=0x20; r1=0x38; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 880: 
  Mem: addr=0x98, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x38; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 881: 
  Mem: addr=0x3, wdata=0x20, rdata=0x400c03
  Reg: r0=0x20; r1=0x38; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 882: 
  Mem: addr=0x99, wdata=0x20, rdata=0x413
  Reg: r0=0x39; r1=0x38; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 883: 
  Mem: addr=0x9a, wdata=0x39, rdata=0x401404
  Reg: r0=0x39; r1=0x38; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 884: 
  Mem: addr=0x9b, wdata=0x39, rdata=0x423
  Reg: r0=0x39; r1=0x39; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 885: 
  Mem: addr=0x9c, wdata=0x39, rdata=0x2402c
  Reg: r0=0x4; r1=0x39; r2=0x5; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 886: 
  Mem: addr=0x9d, wdata=0x4, rdata=0x0
  Reg: r0=0x4; r1=0x39; r2=0x4; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 887: 
  Mem: addr=0x9e, wdata=0x4, rdata=0xbadf00d
  Reg: r0=0x4; r1=0x39; r2=0x4; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 888: 
  Mem: addr=0x90, wdata=0x4, rdata=0x403
  Reg: r0=0x4; r1=0x39; r2=0x4; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 889: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x4; r1=0x39; r2=0x4; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 890: 
  Mem: addr=0x92, wdata=0x4, rdata=0xc01
  Reg: r0=0x4; r1=0x39; r2=0x4; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 891: 
  Mem: addr=0x93, wdata=0x4, rdata=0x7e3
  Reg: r0=0x4; r1=0x39; r2=0x4; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 892: 
  Mem: addr=0x39, wdata=0x4, rdata=0x79
  Reg: r0=0x79; r1=0x39; r2=0x4; r3=0x18; r62=0x20; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 893: 
  Mem: addr=0x94, wdata=0x79, rdata=0x1bf3
  Reg: r0=0x79; r1=0x39; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 894: 
  Mem: addr=0x95, wdata=0x79, rdata=0x403
  Reg: r0=0x79; r1=0x39; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 895: 
  Mem: addr=0x96, wdata=0x79, rdata=0x403
  Reg: r0=0x79; r1=0x39; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 896: 
  Mem: addr=0x97, wdata=0x79, rdata=0x1ffe2
  Reg: r0=0x79; r1=0x39; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 897: 
  Mem: addr=0x98, wdata=0x79, rdata=0x400c03
  Reg: r0=0x79; r1=0x39; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 898: 
  Mem: addr=0x3, wdata=0x79, rdata=0x400c03
  Reg: r0=0x79; r1=0x39; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 899: 
  Mem: addr=0x99, wdata=0x79, rdata=0x413
  Reg: r0=0x3a; r1=0x39; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 900: 
  Mem: addr=0x9a, wdata=0x3a, rdata=0x401404
  Reg: r0=0x3a; r1=0x39; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 901: 
  Mem: addr=0x9b, wdata=0x3a, rdata=0x423
  Reg: r0=0x3a; r1=0x3a; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 902: 
  Mem: addr=0x9c, wdata=0x3a, rdata=0x2402c
  Reg: r0=0x3; r1=0x3a; r2=0x4; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 903: 
  Mem: addr=0x9d, wdata=0x3, rdata=0x0
  Reg: r0=0x3; r1=0x3a; r2=0x3; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 904: 
  Mem: addr=0x9e, wdata=0x3, rdata=0xbadf00d
  Reg: r0=0x3; r1=0x3a; r2=0x3; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 905: 
  Mem: addr=0x90, wdata=0x3, rdata=0x403
  Reg: r0=0x3; r1=0x3a; r2=0x3; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 906: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x3; r1=0x3a; r2=0x3; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 907: 
  Mem: addr=0x92, wdata=0x3, rdata=0xc01
  Reg: r0=0x3; r1=0x3a; r2=0x3; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 908: 
  Mem: addr=0x93, wdata=0x3, rdata=0x7e3
  Reg: r0=0x3; r1=0x3a; r2=0x3; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 909: 
  Mem: addr=0x3a, wdata=0x3, rdata=0x6f
  Reg: r0=0x6f; r1=0x3a; r2=0x3; r3=0x18; r62=0x79; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 910: 
  Mem: addr=0x94, wdata=0x6f, rdata=0x1bf3
  Reg: r0=0x6f; r1=0x3a; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 911: 
  Mem: addr=0x95, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x3a; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 912: 
  Mem: addr=0x96, wdata=0x6f, rdata=0x403
  Reg: r0=0x6f; r1=0x3a; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 913: 
  Mem: addr=0x97, wdata=0x6f, rdata=0x1ffe2
  Reg: r0=0x6f; r1=0x3a; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 914: 
  Mem: addr=0x98, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x3a; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 915: 
  Mem: addr=0x3, wdata=0x6f, rdata=0x400c03
  Reg: r0=0x6f; r1=0x3a; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 916: 
  Mem: addr=0x99, wdata=0x6f, rdata=0x413
  Reg: r0=0x3b; r1=0x3a; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 917: 
  Mem: addr=0x9a, wdata=0x3b, rdata=0x401404
  Reg: r0=0x3b; r1=0x3a; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 918: 
  Mem: addr=0x9b, wdata=0x3b, rdata=0x423
  Reg: r0=0x3b; r1=0x3b; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 919: 
  Mem: addr=0x9c, wdata=0x3b, rdata=0x2402c
  Reg: r0=0x2; r1=0x3b; r2=0x3; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 920: 
  Mem: addr=0x9d, wdata=0x2, rdata=0x0
  Reg: r0=0x2; r1=0x3b; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 921: 
  Mem: addr=0x9e, wdata=0x2, rdata=0xbadf00d
  Reg: r0=0x2; r1=0x3b; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 922: 
  Mem: addr=0x90, wdata=0x2, rdata=0x403
  Reg: r0=0x2; r1=0x3b; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 923: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x2; r1=0x3b; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 924: 
  Mem: addr=0x92, wdata=0x2, rdata=0xc01
  Reg: r0=0x2; r1=0x3b; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 925: 
  Mem: addr=0x93, wdata=0x2, rdata=0x7e3
  Reg: r0=0x2; r1=0x3b; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 926: 
  Mem: addr=0x3b, wdata=0x2, rdata=0x75
  Reg: r0=0x75; r1=0x3b; r2=0x2; r3=0x18; r62=0x6f; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 927: 
  Mem: addr=0x94, wdata=0x75, rdata=0x1bf3
  Reg: r0=0x75; r1=0x3b; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 928: 
  Mem: addr=0x95, wdata=0x75, rdata=0x403
  Reg: r0=0x75; r1=0x3b; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 929: 
  Mem: addr=0x96, wdata=0x75, rdata=0x403
  Reg: r0=0x75; r1=0x3b; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 930: 
  Mem: addr=0x97, wdata=0x75, rdata=0x1ffe2
  Reg: r0=0x75; r1=0x3b; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 931: 
  Mem: addr=0x98, wdata=0x75, rdata=0x400c03
  Reg: r0=0x75; r1=0x3b; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 932: 
  Mem: addr=0x3, wdata=0x75, rdata=0x400c03
  Reg: r0=0x75; r1=0x3b; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 933: 
  Mem: addr=0x99, wdata=0x75, rdata=0x413
  Reg: r0=0x3c; r1=0x3b; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 934: 
  Mem: addr=0x9a, wdata=0x3c, rdata=0x401404
  Reg: r0=0x3c; r1=0x3b; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 935: 
  Mem: addr=0x9b, wdata=0x3c, rdata=0x423
  Reg: r0=0x3c; r1=0x3c; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 936: 
  Mem: addr=0x9c, wdata=0x3c, rdata=0x2402c
  Reg: r0=0x1; r1=0x3c; r2=0x2; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 937: 
  Mem: addr=0x9d, wdata=0x1, rdata=0x0
  Reg: r0=0x1; r1=0x3c; r2=0x1; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 938: 
  Mem: addr=0x9e, wdata=0x1, rdata=0xbadf00d
  Reg: r0=0x1; r1=0x3c; r2=0x1; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x90 insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
After tick 939: 
  Mem: addr=0x90, wdata=0x1, rdata=0x403
  Reg: r0=0x1; r1=0x3c; r2=0x1; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x91 insn=0x403
  Control: +STALL:2 +mem-read src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xbadf00d
After tick 940: 
  Mem: addr=0x91, wdata=0x0, rdata=0x403
  Reg: r0=0x1; r1=0x3c; r2=0x1; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x92 insn=0x403
  Control: +STALL:1 +mem-read src1=0 src2=46 dest=0 imm1=0x1be imm2=0x0
  Decode in=0x403
After tick 941: 
  Mem: addr=0x92, wdata=0x1, rdata=0xc01
  Reg: r0=0x1; r1=0x3c; r2=0x1; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x93 insn=0xc01
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 942: 
  Mem: addr=0x93, wdata=0x1, rdata=0x7e3
  Reg: r0=0x1; r1=0x3c; r2=0x1; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0xc01
After tick 943: 
  Mem: addr=0x3c, wdata=0x1, rdata=0x21
  Reg: r0=0x21; r1=0x3c; r2=0x1; r3=0x18; r62=0x75; r63=0x3; (others 0)
  Fetch head=0x94 insn=0x7e3
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 944: 
  Mem: addr=0x94, wdata=0x21, rdata=0x1bf3
  Reg: r0=0x21; r1=0x3c; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x95 insn=0x1bf3
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x7e3
After tick 945: 
  Mem: addr=0x95, wdata=0x21, rdata=0x403
  Reg: r0=0x21; r1=0x3c; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x96 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=62 imm1=0x0 imm2=0x0
  Decode in=0x1bf3
After tick 946: 
  Mem: addr=0x96, wdata=0x21, rdata=0x403
  Reg: r0=0x21; r1=0x3c; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x97 insn=0x403
  Control: +mem-read +dest-write src1=0 src2=0 dest=63 imm1=0x3 imm2=0x0
  Decode in=0x403
After tick 947: 
  Mem: addr=0x97, wdata=0x21, rdata=0x1ffe2
  Reg: r0=0x21; r1=0x3c; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x98 insn=0x1ffe2
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x403
After tick 948: 
  Mem: addr=0x98, wdata=0x21, rdata=0x400c03
  Reg: r0=0x21; r1=0x3c; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-read +dest-write src1=0 src2=0 dest=0 imm1=0x0 imm2=0x0
  Decode in=0x1ffe2
After tick 949: 
  Mem: addr=0x3, wdata=0x21, rdata=0x400c03
  Reg: r0=0x21; r1=0x3c; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x99 insn=0x400c03
  Control: +mem-write src1=63 src2=62 dest=0 +fetch-stall imm1=0x0 imm2=0x0
  Decode in=0x400c03
After tick 950: 
  Mem: addr=0x99, wdata=0x21, rdata=0x413
  Reg: r0=0x3d; r1=0x3c; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9a insn=0x413
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x400c03
After tick 951: 
  Mem: addr=0x9a, wdata=0x3d, rdata=0x401404
  Reg: r0=0x3d; r1=0x3c; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9b insn=0x401404
  Control: +mem-read +dest-write src1=1 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x413
After tick 952: 
  Mem: addr=0x9b, wdata=0x3d, rdata=0x423
  Reg: r0=0x3d; r1=0x3d; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9c insn=0x423
  Control: +mem-read +dest-write src1=0 src2=0 dest=1 imm1=0x0 imm2=0x0
  Decode in=0x401404
After tick 953: 
  Mem: addr=0x9c, wdata=0x3d, rdata=0x2402c
  Reg: r1=0x3d; r2=0x1; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9d insn=0x2402c
  Control: +mem-read +dest-write src1=2 src2=0 dest=0 imm1=0x0 imm2=0x1
  Decode in=0x423
After tick 954: 
  Mem: addr=0x9d, wdata=0x0, rdata=0x0
  Reg: r1=0x3d; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9e insn=0x0
  Control: +mem-read +dest-write src1=0 src2=0 dest=2 imm1=0x0 imm2=0x0
  Decode in=0x2402c
After tick 955: 
  Mem: addr=0x9e, wdata=0x0, rdata=0xbadf00d
  Reg: r1=0x3d; r3=0x18; r62=0x21; r63=0x3; (others 0)
  Fetch head=0x9f insn=0xbadf00d
  Control: +mem-read src1=2 src2=0 dest=0 +jif imm1=0x90 imm2=0x0
  Decode in=0x0
Ticked: 956, stalled: 110
