rtl/riscv_core/riscv_if_stage.sv
rtl/riscv_core/riscv_prefetch_buffer.sv
rtl/riscv_core/riscv_compressed_decoder.sv
rtl/riscv_core/riscv_hwloop_controller.sv
rtl/riscv_core/riscv_fetch_fifo.sv

rtl/riscv_core/riscv_id_stage.sv
rtl/riscv_core/riscv_register_file.sv
rtl/riscv_core/riscv_decoder.sv
rtl/riscv_core/npu_first_decoder.sv
rtl/riscv_core/riscv_controller.sv
rtl/riscv_core/riscv_int_controller.sv
rtl/riscv_core/riscv_hwloop_regs.sv

rtl/riscv_core/riscv_ex_stage.sv
rtl/riscv_core/riscv_alu.sv
rtl/riscv_core/riscv_alu_div.sv
rtl/riscv_core/riscv_mult.sv

rtl/riscv_core/riscv_load_store_unit.sv
rtl/riscv_core/riscv_cs_registers.sv

rtl/riscv_core/riscv_core.sv
