

================================================================
== Synthesis Summary Report of 'rtl_kernel_wizard_0'
================================================================
+ General Information: 
    * Date:           Tue Mar 16 17:38:42 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        prj
    * Solution:       sol (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |        Modules        |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |    |            |            |     |
    |        & Loops        |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +-----------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ rtl_kernel_wizard_0  |  Timing|   0.00|    12433|  1.243e+05|         -|    12434|     -|        no|  62 (1%)|   -|  3427 (~0%)|  3355 (~0%)|    -|
    | o Loop 1              |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|           -|           -|    -|
    | o VITIS_LOOP_52_1     |       -|  -7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|        -|   -|           -|           -|    -|
    | o Loop 3              |       -|  -7.30|     4097|  4.097e+04|         3|        1|  4096|       yes|        -|   -|           -|           -|    -|
    +-----------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+------------+------------+-----+

