-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

-- DATE "05/22/2018 15:07:38"

-- 
-- Device: Altera EP3C25E144I7 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Controller_ASK2 IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	n_Reset : OUT std_logic;
	in_clk_10MHz : IN std_logic;
	out_pio_res_nWR : OUT std_logic;
	out_pio_res_nSOE : OUT std_logic;
	bidir_angle : INOUT std_logic_vector(15 DOWNTO 0);
	in_pio_keyboard : IN std_logic_vector(5 DOWNTO 0);
	bidir_port_lcd_data : INOUT std_logic_vector(7 DOWNTO 0);
	ADC_SDO : IN std_logic;
	out_pio_res_nRD : OUT std_logic;
	out_pio_res_nSample : OUT std_logic;
	out_pio_res_nCS : OUT std_logic;
	ADC_CNV : OUT std_logic;
	ADC_CLK : OUT std_logic;
	Drv_PWM : OUT std_logic;
	Drv_DIR : OUT std_logic;
	Drv_DIS : OUT std_logic;
	out_clk_resolver : OUT std_logic;
	out_lcd_E_RNOTW_RS : OUT std_logic_vector(2 DOWNTO 0);
	out_LED2_LED1 : OUT std_logic_vector(1 DOWNTO 0);
	out_pio_res_A1_A0 : OUT std_logic_vector(1 DOWNTO 0)
	);
END Controller_ASK2;

-- Design Ports Information
-- n_Reset	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_pio_res_nWR	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_pio_res_nSOE	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_pio_res_nRD	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_pio_res_nSample	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_pio_res_nCS	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ADC_CNV	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ADC_CLK	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Drv_PWM	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Drv_DIR	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- Drv_DIS	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_clk_resolver	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_lcd_E_RNOTW_RS[2]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_lcd_E_RNOTW_RS[1]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_lcd_E_RNOTW_RS[0]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_LED2_LED1[1]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_LED2_LED1[0]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_pio_res_A1_A0[1]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- out_pio_res_A1_A0[0]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[15]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[14]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[13]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[12]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[11]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[10]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[9]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[8]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[7]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[6]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[5]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[4]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[3]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[2]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[1]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_angle[0]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_port_lcd_data[7]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_port_lcd_data[6]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_port_lcd_data[5]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_port_lcd_data[4]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_port_lcd_data[3]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_port_lcd_data[2]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_port_lcd_data[1]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- bidir_port_lcd_data[0]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- in_clk_10MHz	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ADC_SDO	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- in_pio_keyboard[0]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- in_pio_keyboard[5]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- in_pio_keyboard[4]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- in_pio_keyboard[3]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- in_pio_keyboard[2]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- in_pio_keyboard[1]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF Controller_ASK2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_n_Reset : std_logic;
SIGNAL ww_in_clk_10MHz : std_logic;
SIGNAL ww_out_pio_res_nWR : std_logic;
SIGNAL ww_out_pio_res_nSOE : std_logic;
SIGNAL ww_in_pio_keyboard : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_ADC_SDO : std_logic;
SIGNAL ww_out_pio_res_nRD : std_logic;
SIGNAL ww_out_pio_res_nSample : std_logic;
SIGNAL ww_out_pio_res_nCS : std_logic;
SIGNAL ww_ADC_CNV : std_logic;
SIGNAL ww_ADC_CLK : std_logic;
SIGNAL ww_Drv_PWM : std_logic;
SIGNAL ww_Drv_DIR : std_logic;
SIGNAL ww_Drv_DIS : std_logic;
SIGNAL ww_out_clk_resolver : std_logic;
SIGNAL ww_out_lcd_E_RNOTW_RS : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_out_LED2_LED1 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_out_pio_res_A1_A0 : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|wireCLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rtl~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|n_RESET~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|HOLD_1CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \inst3|ST_REST[1]~7_combout\ : std_logic;
SIGNAL \inst3|ST_REST[2]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[0]~11_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[3]~17_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[4]~19_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[5]~21_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[6]~23_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[7]~25_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[8]~27_combout\ : std_logic;
SIGNAL \inst7|Count[2]~12_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[0]~15_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[3]~21_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[4]~23_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[5]~25_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[7]~29_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[8]~31_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[11]~37_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[13]~41_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[6]~44_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[3]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[1]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[8]~48_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[11]~54_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[12]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[9]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[16]~64_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[20]~72_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[21]~74_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[28]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[24]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[21]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[19]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[18]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[16]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[13]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[5]~12_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst3|LessThan0~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample|always0~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal7~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~10_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal6~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal9~0_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal5~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal5~1_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|src_channel[1]~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|src_channel[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~6_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_stall~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[7]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[5]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[14]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[13]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[11]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[10]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[2]~38_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal10~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|Selector3~0_combout\ : std_logic;
SIGNAL \inst1|LessThan0~0_combout\ : std_logic;
SIGNAL \inst7|Add2~0_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|always0~1_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal7~1_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal4~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_M~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[31]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~36_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[29]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[28]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~42_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~44_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[25]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~46_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[24]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~48_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[23]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[21]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[20]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~56_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[18]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~60_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[17]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[31]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_E~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_E~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_E~2_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~q\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_stall_nxt~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal107~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal107~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_E~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[5]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[1]~40_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal4~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[10]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[10]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[6]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[4]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_br_cond~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|hbreak_enabled~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[1]~11_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal107~5_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~3_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~7_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~9_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~10_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~34_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~35_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~36_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~37_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~38_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~39_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte3_data[7]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[31]~42_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[31]~43_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[30]~44_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[30]~45_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~34_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~35_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[29]~46_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[29]~47_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[28]~48_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[28]~49_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[28]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte3_data[3]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~38_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~39_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte3_data[2]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[26]~52_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[26]~53_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~42_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~43_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[25]~54_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[25]~55_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte3_data[0]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[24]~56_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[24]~57_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~46_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~47_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[23]~58_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[23]~59_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~48_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~49_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[21]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[21]~62_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[21]~63_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~52_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[20]~64_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~54_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~55_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[19]~66_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[19]~67_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[18]~68_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~58_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~59_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[17]~70_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[17]~71_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~62_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[15]~74_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[15]~75_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_wr_dst_reg~35_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_cnt_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~42_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~46_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~47_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~48_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~49_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~50_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~52_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~57_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~59_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~63_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~3_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~64_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~70_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~77_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~79_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~82_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~83_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~84_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~85_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~86_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~87_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~91_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~95_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~96_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~99_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~102_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~108_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~110_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~111_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~112_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~113_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~114_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_mask[2]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_mask[1]~7_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~14_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~15_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~16_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~17_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~18_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~19_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~119_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_pass1~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_valid~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_valid~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal107~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_op_eret~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \inst2|onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ienable_reg_irq0~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_pass2~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \inst2|limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_readdata[7]~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_readdata[6]~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_readdata[5]~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_readdata[3]~6_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|ac~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_readdata[1]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wren~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cfgrom_readdata~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_wrctl_inst_nxt~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[8]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[24]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|read_mux_out[7]~1_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[15]~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[14]~5_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|always2~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[5]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|read_mux_out[4]~4_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[12]~9_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[28]~28_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|read_mux_out[3]~5_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[11]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[27]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[27]~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[27]~33_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[10]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[26]~34_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[1]~14_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|read_mux_out[1]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[9]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[25]~37_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[25]~38_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~33_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~34_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~35_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~36_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~37_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~38_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~39_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal159~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~126_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~135_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~136_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[1]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[30]~42_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[27]~45_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[25]~47_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_jmp_indirect~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_wr_dst_reg~37_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_wr_dst_reg~38_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_cmp~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_nxt~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_cmp~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_retaddr~6_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|src_channel[1]~2_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4]~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \bidir_angle[15]~input_o\ : std_logic;
SIGNAL \bidir_angle[14]~input_o\ : std_logic;
SIGNAL \bidir_angle[12]~input_o\ : std_logic;
SIGNAL \bidir_angle[11]~input_o\ : std_logic;
SIGNAL \bidir_angle[10]~input_o\ : std_logic;
SIGNAL \bidir_angle[9]~input_o\ : std_logic;
SIGNAL \bidir_angle[8]~input_o\ : std_logic;
SIGNAL \bidir_angle[5]~input_o\ : std_logic;
SIGNAL \bidir_angle[2]~input_o\ : std_logic;
SIGNAL \bidir_angle[1]~input_o\ : std_logic;
SIGNAL \bidir_angle[0]~input_o\ : std_logic;
SIGNAL \bidir_port_lcd_data[7]~input_o\ : std_logic;
SIGNAL \bidir_port_lcd_data[4]~input_o\ : std_logic;
SIGNAL \bidir_port_lcd_data[3]~input_o\ : std_logic;
SIGNAL \bidir_port_lcd_data[2]~input_o\ : std_logic;
SIGNAL \bidir_port_lcd_data[1]~input_o\ : std_logic;
SIGNAL \bidir_port_lcd_data[0]~input_o\ : std_logic;
SIGNAL \in_pio_keyboard[0]~input_o\ : std_logic;
SIGNAL \in_pio_keyboard[4]~input_o\ : std_logic;
SIGNAL \in_pio_keyboard[3]~input_o\ : std_logic;
SIGNAL \in_pio_keyboard[2]~input_o\ : std_logic;
SIGNAL \in_pio_keyboard[1]~input_o\ : std_logic;
SIGNAL \inst1|wireCLK~clkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|av_readdata_pre[8]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|av_readdata_pre[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_iw[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_iw[12]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_iw[16]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[11]~feeder_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[10]~feeder_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_pc[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_pc[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_pc[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_pc[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \in_clk_10MHz~input_o\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_initial_offset[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[3]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_logic~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[8]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[15]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal4~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_alu_subtract~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_alu_subtract~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_alu_subtract~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[12]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_b_not_src~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[16]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_shift_rot~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal107~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_shift_rot~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst3|ST_REST[0]~21_combout\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \inst3|ST_REST[1]~8\ : std_logic;
SIGNAL \inst3|ST_REST[2]~10\ : std_logic;
SIGNAL \inst3|ST_REST[3]~11_combout\ : std_logic;
SIGNAL \inst3|ST_REST[3]~12\ : std_logic;
SIGNAL \inst3|ST_REST[4]~13_combout\ : std_logic;
SIGNAL \inst3|ST_REST[4]~14\ : std_logic;
SIGNAL \inst3|ST_REST[5]~15_combout\ : std_logic;
SIGNAL \inst3|ST_REST[5]~16\ : std_logic;
SIGNAL \inst3|ST_REST[6]~17_combout\ : std_logic;
SIGNAL \inst3|ST_REST[6]~18\ : std_logic;
SIGNAL \inst3|ST_REST[7]~19_combout\ : std_logic;
SIGNAL \inst3|LessThan0~0_combout\ : std_logic;
SIGNAL \inst3|LessThan0~2_combout\ : std_logic;
SIGNAL \inst3|n_RESET~q\ : std_logic;
SIGNAL \inst3|n_RESET~clkctrl_outclk\ : std_logic;
SIGNAL \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst2|limiter|last_dest_id[1]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal4~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_valid~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_valid_from_D~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_nxt~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_active_nxt~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_active_nxt~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_active~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ : std_logic;
SIGNAL \inst2|limiter|suppress~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add6~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|i_read_nxt~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|i_read~q\ : std_logic;
SIGNAL \inst2|limiter|save_dest_id~0_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[8]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add5~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_retaddr~q\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_W~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_compare_op[1]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[24]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_jmp_indirect~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_dst_regnum[0]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_dst_regnum[0]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_dst_regnum[2]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[5]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[7]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[7]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_shift_rot_left~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_shift_rot_left~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_sel_fill1~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_sel_fill1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_rot~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_rot~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_pass1~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_pass1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~2\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~4\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_cnt_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_cnt_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_stall_nxt~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_stall~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs|always0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal6~1_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0|always0~3_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|WideOr1~4_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_waitrequest~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|WideOr1~2_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal4~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr|always0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd|always0~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|WideOr1~3_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|WideOr1~5_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal3~3_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal2~4_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal13~0_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control|always0~0_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~8_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal16~0_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add1~1_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add1~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_nxt[10]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_nxt[10]~5_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[3]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[4]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_M~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[30]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_M~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_valid~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_iw[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal132~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal132~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_op_eret~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_hbreak_req~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_wr_dst_reg~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_wr_dst_reg~39_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_wr_dst_reg~36_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_dst_reg~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[5]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[11]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~10_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~3_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~107_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[24]~81\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[25]~82_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_stall_d1~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_stall_d1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_stall_d2~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_stall_d2~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_stall_d3~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_stall_d3~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[24]~40_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[24]~17_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[16]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_M~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[25]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_M~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_M~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[16]~8_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_pass2~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_pass2~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_sel_fill2~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_sel_fill2~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_sel_fill3~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_sel_fill3~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_pass3~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_pass3~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~40_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[21]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[22]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~23_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[22]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[22]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[22]~60_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[20]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[18]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[20]~65_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~54_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[17]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[17]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[18]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[16]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[20]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[12]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[10]~9_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~45_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[25]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[25]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[26]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[24]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[28]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[30]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[22]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~6\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_mask[6]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~33_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[27]~87\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[28]~88_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[20]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[20]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[22]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[22]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[23]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[23]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[26]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[26]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[10]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[10]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[11]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[11]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[28]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[12]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[29]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[29]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[13]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[13]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[14]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[15]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[16]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[17]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[8]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[2]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[18]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[18]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[19]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[20]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[5]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[21]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[6]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[6]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[22]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[7]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[7]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[23]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[23]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[23]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[23]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[8]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[8]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[24]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[24]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[24]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_stw_data[9]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[9]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[9]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[25]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[25]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[25]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[25]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[10]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_stw_data[10]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[10]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[26]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[26]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[26]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[11]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[11]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[27]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[27]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[27]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[27]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[28]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[28]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[29]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[29]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[29]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[29]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_stw_data[14]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[14]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[14]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[30]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[30]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[30]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[30]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[15]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[30]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2_nxt[31]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[16]~17\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[17]~19\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[18]~21\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[19]~23\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[20]~25\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[21]~27\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[22]~29\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[23]~31\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[24]~33\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[25]~35\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[26]~37\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[27]~39\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[28]~40_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[28]~89\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[29]~90_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[28]~41\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[29]~42_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[29]~43_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[5]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[29]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[29]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[29]~27_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[14]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[30]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[30]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[30]~24_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[15]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[31]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[31]~41_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[31]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[31]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[31]~21_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~31_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[28]~44_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[28]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[28]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[28]~30_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~21_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~13_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~75_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte3_data[5]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[7]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[15]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_stw_data[15]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal183~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~127_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte3_data[6]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~34_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[30]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[30]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[30]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[3]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[3]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[4]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[2]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[4]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[28]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_mask[4]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~36_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~37_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte3_data[4]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~38_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[7]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[7]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[8]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[6]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[12]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~53_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[14]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[14]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[13]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[14]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[14]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[6]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[3]~39\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[4]~41\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[5]~43\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[6]~45\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[7]~47\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[8]~49\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[9]~50_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[9]~51\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[10]~52_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[10]~53\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[11]~55\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[12]~56_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[12]~57\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[13]~58_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[13]~59\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[14]~60_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[9]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[9]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[17]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[16]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[14]~61\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[15]~62_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[15]~63\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[16]~65\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[17]~66_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[17]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[17]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[17]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[22]~61_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~50_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[21]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[20]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[18]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[17]~67\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[18]~69\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[19]~71\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[20]~73\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[21]~75\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[22]~76_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[22]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[22]~15_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[20]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[20]~13_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[19]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[13]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[13]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[12]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add1~3\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add1~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[11]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[13]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[13]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~73_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal4~1_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst2|pio_i_max_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \ADC_SDO~input_o\ : std_logic;
SIGNAL \inst1|state~15_combout\ : std_logic;
SIGNAL \inst1|ST[0]~5_combout\ : std_logic;
SIGNAL \inst1|always4~0_combout\ : std_logic;
SIGNAL \inst1|enable~q\ : std_logic;
SIGNAL \inst1|always0~1_combout\ : std_logic;
SIGNAL \inst1|ST[0]~6\ : std_logic;
SIGNAL \inst1|ST[1]~7_combout\ : std_logic;
SIGNAL \inst1|ST[1]~8\ : std_logic;
SIGNAL \inst1|ST[2]~10\ : std_logic;
SIGNAL \inst1|ST[3]~11_combout\ : std_logic;
SIGNAL \inst1|ST[3]~12\ : std_logic;
SIGNAL \inst1|ST[4]~13_combout\ : std_logic;
SIGNAL \inst1|ST[2]~9_combout\ : std_logic;
SIGNAL \inst1|Selector0~0_combout\ : std_logic;
SIGNAL \inst1|Selector3~1_combout\ : std_logic;
SIGNAL \inst1|state.S6~q\ : std_logic;
SIGNAL \inst1|state~13_combout\ : std_logic;
SIGNAL \inst1|state~14_combout\ : std_logic;
SIGNAL \inst1|state.000~q\ : std_logic;
SIGNAL \inst1|state~16_combout\ : std_logic;
SIGNAL \inst1|state.S1~q\ : std_logic;
SIGNAL \inst1|state~17_combout\ : std_logic;
SIGNAL \inst1|state.S2~q\ : std_logic;
SIGNAL \inst1|Selector1~0_combout\ : std_logic;
SIGNAL \inst1|state.S3~q\ : std_logic;
SIGNAL \inst1|state~12_combout\ : std_logic;
SIGNAL \inst1|state.S4~q\ : std_logic;
SIGNAL \inst1|Selector2~0_combout\ : std_logic;
SIGNAL \inst1|state.S5~q\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC[2]~1_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~15_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~14_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~13_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~12_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~11_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~10_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~9_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~8_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~7_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~6_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~5_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~4_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~3_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal3~2_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~72_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe|always2~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle|always2~0_combout\ : std_logic;
SIGNAL \bidir_angle[13]~input_o\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[13]~7_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~71_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~74_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_fill_bit~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal2~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[29]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[17]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[15]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[21]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[19]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[19]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[20]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[26]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[18]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[10]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[2]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~41_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[26]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[26]~46_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[26]~35_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[26]~36_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[7]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[1]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_mask[5]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~50_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~51_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~52_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[21]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[21]~14_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[6]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[14]~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[24]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[24]~18_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~51_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_sign_bit~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[7]~feeder_combout\ : std_logic;
SIGNAL \bidir_angle[7]~input_o\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[7]~2_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~41_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal11~0_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|always0~0_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|always0~2_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~40_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~43_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~44_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_sign_bit~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_sign_bit~2_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~122_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~138_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte3_data[1]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_st_data[25]~39_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~115_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[8]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[8]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[7]~46_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[3]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[0]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[0]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[1]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[7]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[5]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[7]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[31]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[29]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[31]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[19]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[23]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[21]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[23]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[13]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[11]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[9]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[15]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_pass0~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_pass0~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_mask[7]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[7]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[19]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[19]~70_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~134_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[19]~12_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~109_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[18]~69_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~58_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[18]~68_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~56_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~57_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[18]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[18]~11_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[22]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_W~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_W~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_W~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_W~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[13]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_stw_data[13]~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~133_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[12]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_stw_data[12]~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[13]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~81_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[6]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[6]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[5]~42_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~69_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~129_combout\ : std_logic;
SIGNAL \in_pio_keyboard[5]~input_o\ : std_logic;
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_dir[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|always2~0_combout\ : std_logic;
SIGNAL \bidir_port_lcd_data[5]~input_o\ : std_logic;
SIGNAL \inst2|pio_lcd_data|read_mux_out[5]~3_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~65_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~66_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~128_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~67_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~68_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ld_align_sh8~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_sel_fill0~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_sel_fill0~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[13]~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[5]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[31]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_M~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_M~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[4]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[0]~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[0]~33\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[1]~34_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[1]~35\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[2]~37\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[3]~38_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr|always0~1_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|always0~0_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|always0~1_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~93_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[3]~feeder_combout\ : std_logic;
SIGNAL \bidir_angle[3]~input_o\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[3]~10_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~89_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~90_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~88_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~92_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~94_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[11]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_stw_data[11]~3_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~97_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~98_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[3]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_mask[3]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[11]~4_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~105_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_dir[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|read_mux_out[2]~6_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_control|always0~1_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~101_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~103_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[2]~12_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal17~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_waitrequest~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_readdata[2]~7_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~100_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~104_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~106_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[2]~36_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[2]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[10]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[10]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[9]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[8]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[6]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[0]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~54_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~125_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~55_combout\ : std_logic;
SIGNAL \bidir_angle[6]~input_o\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[6]~4_combout\ : std_logic;
SIGNAL \bidir_port_lcd_data[6]~input_o\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_dir[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|read_mux_out[6]~2_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~53_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~56_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~61_combout\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~0_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~60_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~58_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~62_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[6]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[6]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[6]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[6]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[1]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[22]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[22]~77\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[23]~78_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[23]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[23]~79\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[24]~80_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[24]~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_mask[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~44_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~45_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[24]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[25]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[25]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[17]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[9]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[7]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[9]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[9]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[9]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[20]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_dst_regnum[3]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[4]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[12]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[10]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[4]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~8\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add12~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[4]~40_combout\ : std_logic;
SIGNAL \bidir_angle[4]~input_o\ : std_logic;
SIGNAL \inst2|pio_angle|read_mux_out[4]~8_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|fifo_rd~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_readdata[4]~5_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~76_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~78_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~130_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~131_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~80_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~81_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~132_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[4]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[4]~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[2]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[4]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[4]~33_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[26]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_hazard_M~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[9]~6_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[9]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[3]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[3]~35_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[3]~34_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[3]~36_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[29]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_W~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|W_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|W_wr_dst_reg~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_W~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_W~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[2]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[2]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[2]~37_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[2]~39_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[18]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[23]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_dst_regnum[1]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_dst_regnum[1]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[5]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[5]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[5]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[5]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[17]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim[8]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_stw_data[8]~6_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~124_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[24]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[16]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[8]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[8]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[8]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[8]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[8]~27_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal8~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|src_channel[1]~3_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~q\ : std_logic;
SIGNAL \inst2|limiter|response_accepted~0_combout\ : std_logic;
SIGNAL \inst2|limiter|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \inst2|limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \inst2|limiter|has_pending_responses~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ : std_logic;
SIGNAL \inst2|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~116_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~137_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~117_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~120_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|ien_AE~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|ien_AE~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~118_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~121_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[1]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[9]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[1]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[1]~41_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ld_align_sh16~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~63_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~64_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[15]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[15]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[16]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[16]~72_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[16]~73_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~123_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~62_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~60_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~61_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[16]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[25]~34_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[25]~83\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[26]~84_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[26]~36_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[26]~85\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[27]~86_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[27]~38_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[27]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[27]~50_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|_~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[27]~51_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~40_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[27]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[27]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_step1[27]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[27]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[19]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2[11]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[11]~16_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[11]~18_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[11]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[9]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_exception~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~29_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[11]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal107~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_op_rdctl~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_cmp~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_cmp~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[10]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[10]~21_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[28]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[27]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_E~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_E~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src1_hazard_E~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_hazard_M~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1[10]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~25_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[4]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_a_not_src~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[3]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~9_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_crst~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ctrl_crst~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_nxt[12]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_iw[18]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_nxt[12]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_valid~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_valid~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_inst_ram_hit~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_issue~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_issue~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_kill~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_kill~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ic_fill_starting_d1~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[0]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[21]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal4~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_br~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[13]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_op_rdctl~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal107~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal4~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_op_rsvx55~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_mul_lsw~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ctrl_mul_lsw~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~30_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[29]~91\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[30]~92_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[29]~43\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[30]~44_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[30]~93\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_result[31]~94_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[30]~45\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod[31]~46_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim[31]~31_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src1[31]~15_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_shift_right_arith~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_rot_fill_bit~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M2_rot~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result~1_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1|always0~0_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1|always0~1_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~11_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~12_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~4_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_readdata[0]~1_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample|always0~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample|data_out~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample|data_out~q\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~5_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~6_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe|data_dir~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe|data_dir~q\ : std_logic;
SIGNAL \inst2|pio_res_nsoe|read_mux_out~0_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs|always0~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs|data_out~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs|data_out~q\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~8_combout\ : std_logic;
SIGNAL \inst2|rsp_xbar_mux_001|src_data[0]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_data[8]~7_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \inst2|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \inst2|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[1]~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_st~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|d_write_nxt~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|d_write~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add1~5\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add1~6_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_extra_pc[12]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[14]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[14]~9_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~5_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux_001|WideOr0~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_st_stall~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[16]~14_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_break~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ctrl_break~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_iw[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|hbreak_enabled~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|hbreak_enabled~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|hbreak_enabled~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|hbreak_enabled~q\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[14]~13_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_valid~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_valid_from_E~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_inst_ram_hit~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|W_ctrl_crst~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|W_valid~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|W_valid~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_inst_ram_hit~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_inst_ram_hit~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_iw_valid~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_kill~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_nxt[11]~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_pc_nxt[11]~3_combout\ : std_logic;
SIGNAL \inst2|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \inst2|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ : std_logic;
SIGNAL \inst2|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|i_readdatavalid_d1~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[2]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_ctrl_ld~8_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_ctrl_ld~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_status_reg_pie~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|d_read_nxt~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|d_read~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_data_transfer~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_aligning_data~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|av_ld_or_div_done~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ctrl_ld~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|W_stall~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|W_stall~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[0]~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Equal4~5_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_compare_op[0]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[31]~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[30]~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[26]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[19]~28_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_src2[19]~20_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~1_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~3_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~5_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~7_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~9_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~11_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~13_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~15_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~17_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~19_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~21_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~23_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~25_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~27_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~29_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~31_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~33_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~35_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~37_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~39_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~41_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~43_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~45_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~47_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~49_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~51_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~53_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~55_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~57_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~59_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~61_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~63_cout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~64_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_br_result~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_wrctl_estatus~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_estatus_reg_pie~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_wrctl_bstatus~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_bstatus_reg_pie~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_wrctl_status~combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_status_reg_pie~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ienable_reg_irq0~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ienable_reg_irq0~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \inst2|jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \inst2|jtag_uart_0|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ipending_reg_irq0_nxt~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_ipending_reg_irq0~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_iw[6]~0_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|F_iw[5]~7_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|D_src2_imm[12]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|M_mul_src2[12]~12_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[12]~11_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|Add8|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[12]~10_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|E_alu_result[12]~12_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \inst2|addr_router_001|Equal9~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe|always1~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe|data_out~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nsoe|data_out~q\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|always1~0_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[12]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[11]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[9]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[8]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[5]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_angle|data_dir[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|always1~0_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_dir[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_dir[4]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_dir[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_dir[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_lcd_data|data_dir[0]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr|always0~2_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr|data_out~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nwr|data_out~q\ : std_logic;
SIGNAL \inst2|pio_res_nrd|always0~1_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd|data_out~0_combout\ : std_logic;
SIGNAL \inst2|pio_res_nrd|data_out~q\ : std_logic;
SIGNAL \inst1|HOLD_1CLK\ : std_logic;
SIGNAL \inst1|HOLD_1CLK~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|CNV~0_combout\ : std_logic;
SIGNAL \inst1|CNV~q\ : std_logic;
SIGNAL \inst1|HOLD_2CLK~combout\ : std_logic;
SIGNAL \inst1|HOLD_3CLK~combout\ : std_logic;
SIGNAL \inst1|HOLD_4CLK~combout\ : std_logic;
SIGNAL \inst1|wireCLK~combout\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|SHIFT_REG_REC~2_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[9]~feeder_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[8]~feeder_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[7]~feeder_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|DATA_OUT_ADC[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[0]~16\ : std_logic;
SIGNAL \inst7|I_in_mod[1]~18\ : std_logic;
SIGNAL \inst7|I_in_mod[2]~20\ : std_logic;
SIGNAL \inst7|I_in_mod[3]~22\ : std_logic;
SIGNAL \inst7|I_in_mod[4]~24\ : std_logic;
SIGNAL \inst7|I_in_mod[5]~26\ : std_logic;
SIGNAL \inst7|I_in_mod[6]~28\ : std_logic;
SIGNAL \inst7|I_in_mod[7]~30\ : std_logic;
SIGNAL \inst7|I_in_mod[8]~32\ : std_logic;
SIGNAL \inst7|I_in_mod[9]~34\ : std_logic;
SIGNAL \inst7|I_in_mod[10]~36\ : std_logic;
SIGNAL \inst7|I_in_mod[11]~38\ : std_logic;
SIGNAL \inst7|I_in_mod[12]~40\ : std_logic;
SIGNAL \inst7|I_in_mod[13]~42\ : std_logic;
SIGNAL \inst7|I_in_mod[14]~43_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[12]~39_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[10]~35_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[9]~33_combout\ : std_logic;
SIGNAL \inst2|pio_i_max|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[6]~27_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[2]~19_combout\ : std_logic;
SIGNAL \inst7|I_in_mod[1]~17_combout\ : std_logic;
SIGNAL \inst7|LessThan0~1_cout\ : std_logic;
SIGNAL \inst7|LessThan0~3_cout\ : std_logic;
SIGNAL \inst7|LessThan0~5_cout\ : std_logic;
SIGNAL \inst7|LessThan0~7_cout\ : std_logic;
SIGNAL \inst7|LessThan0~9_cout\ : std_logic;
SIGNAL \inst7|LessThan0~11_cout\ : std_logic;
SIGNAL \inst7|LessThan0~13_cout\ : std_logic;
SIGNAL \inst7|LessThan0~15_cout\ : std_logic;
SIGNAL \inst7|LessThan0~17_cout\ : std_logic;
SIGNAL \inst7|LessThan0~19_cout\ : std_logic;
SIGNAL \inst7|LessThan0~21_cout\ : std_logic;
SIGNAL \inst7|LessThan0~23_cout\ : std_logic;
SIGNAL \inst7|LessThan0~25_cout\ : std_logic;
SIGNAL \inst7|LessThan0~27_cout\ : std_logic;
SIGNAL \inst7|LessThan0~28_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_pwm_in|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|Add0~0_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[0]~12\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[1]~14\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[2]~16\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[3]~18\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[4]~20\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[5]~22\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[6]~24\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[7]~26\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[8]~28\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[9]~30\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[10]~31_combout\ : std_logic;
SIGNAL \inst7|Count[1]~10_combout\ : std_logic;
SIGNAL \inst7|Count[1]~11\ : std_logic;
SIGNAL \inst7|Count[2]~13\ : std_logic;
SIGNAL \inst7|Count[3]~14_combout\ : std_logic;
SIGNAL \inst7|Count[3]~15\ : std_logic;
SIGNAL \inst7|Count[4]~17\ : std_logic;
SIGNAL \inst7|Count[5]~19\ : std_logic;
SIGNAL \inst7|Count[6]~20_combout\ : std_logic;
SIGNAL \inst7|Count[6]~21\ : std_logic;
SIGNAL \inst7|Count[7]~23\ : std_logic;
SIGNAL \inst7|Count[8]~24_combout\ : std_logic;
SIGNAL \inst7|Count[8]~25\ : std_logic;
SIGNAL \inst7|Count[9]~26_combout\ : std_logic;
SIGNAL \inst7|Count[9]~27\ : std_logic;
SIGNAL \inst7|Count[10]~28_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[9]~29_combout\ : std_logic;
SIGNAL \inst7|Count[7]~22_combout\ : std_logic;
SIGNAL \inst7|Count[5]~18_combout\ : std_logic;
SIGNAL \inst7|Count[4]~16_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[2]~15_combout\ : std_logic;
SIGNAL \inst7|Pwm_in_reg[1]~13_combout\ : std_logic;
SIGNAL \inst7|Count[0]~30_combout\ : std_logic;
SIGNAL \inst7|LessThan1~1_cout\ : std_logic;
SIGNAL \inst7|LessThan1~3_cout\ : std_logic;
SIGNAL \inst7|LessThan1~5_cout\ : std_logic;
SIGNAL \inst7|LessThan1~7_cout\ : std_logic;
SIGNAL \inst7|LessThan1~9_cout\ : std_logic;
SIGNAL \inst7|LessThan1~11_cout\ : std_logic;
SIGNAL \inst7|LessThan1~13_cout\ : std_logic;
SIGNAL \inst7|LessThan1~15_cout\ : std_logic;
SIGNAL \inst7|LessThan1~17_cout\ : std_logic;
SIGNAL \inst7|LessThan1~19_cout\ : std_logic;
SIGNAL \inst7|LessThan1~20_combout\ : std_logic;
SIGNAL \inst7|PWM~0_combout\ : std_logic;
SIGNAL \inst7|PWM~q\ : std_logic;
SIGNAL \inst7|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|Equal0~0_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \rtl~0clkctrl_outclk\ : std_logic;
SIGNAL \inst7|DIR~q\ : std_logic;
SIGNAL \inst7|LessThan0~30_combout\ : std_logic;
SIGNAL \inst7|OFF~q\ : std_logic;
SIGNAL \inst2|pio_lcd_control|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_led2_led1|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0|always0~2_combout\ : std_logic;
SIGNAL \inst2|pio_a1_a0|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|pio_res_nrd|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_res_nsample|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_res_ncs|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_pwm_in|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_pwm_in|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|pio_led2_led1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_led2_led1|data_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_lcd_data_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_lcd_data_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_lcd_control_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_lcd_control_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_res_nwr_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_res_nwr_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_res_nrd_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_res_nrd_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_res_nsample_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_res_nsample_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_res_nsoe_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_res_ncs_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_res_ncs_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_a1_a0_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_a1_a0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_i_max_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_i_max_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_i_max_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_pwm_in_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_pwm_in_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_led2_led1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_led2_led1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux_001|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst3|ST_REST\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|ic_tag_wraddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|ic_fill_tag\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|ic_fill_line\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|W_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|Mn_rot_step2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_shift_rot_cnt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_rot_step1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_rot_rn\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_pipe_flush_waddr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_mul_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_mul_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_mul_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_mul_partial_prod\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_mul_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|M2_rot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|F_pc\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_src2_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_src2_imm\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_src1_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_pc\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_extra_pc\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|D_pc_plus_one\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|D_pc\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|pio_angle|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_angle|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|pio_angle|data_dir\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|pio_lcd_data|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_lcd_data|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|pio_lcd_data|data_dir\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|pio_lcd_control|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_lcd_control|data_out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|pio_res_nwr|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_res_nsoe|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_a1_a0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_a1_a0|data_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_keyboard_sw6_sw1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_keyboard_sw6_sw1|read_mux_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|pio_sdo_adc|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_sdo_adc|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|pio_i_max|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_i_max|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|pio_angle_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|pio_angle_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|pio_angle_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst2|limiter|last_dest_id\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|rsp_xbar_mux|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \inst2|rsp_xbar_mux_001|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \inst1|ST\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|SHIFT_REG_REC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|DATA_OUT_ADC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|Pwm_in_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst7|I_in_mod\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|Count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst2|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ALT_INV_M_wr_dst_reg~q\ : std_logic;
SIGNAL \inst2|nios2_qsys_0|ALT_INV_E_iw\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst1|ALT_INV_wireCLK~combout\ : std_logic;
SIGNAL \inst3|ALT_INV_n_RESET~q\ : std_logic;
SIGNAL \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst2|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \inst2|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst2|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
n_Reset <= ww_n_Reset;
ww_in_clk_10MHz <= in_clk_10MHz;
out_pio_res_nWR <= ww_out_pio_res_nWR;
out_pio_res_nSOE <= ww_out_pio_res_nSOE;
ww_in_pio_keyboard <= in_pio_keyboard;
ww_ADC_SDO <= ADC_SDO;
out_pio_res_nRD <= ww_out_pio_res_nRD;
out_pio_res_nSample <= ww_out_pio_res_nSample;
out_pio_res_nCS <= ww_out_pio_res_nCS;
ADC_CNV <= ww_ADC_CNV;
ADC_CLK <= ww_ADC_CLK;
Drv_PWM <= ww_Drv_PWM;
Drv_DIR <= ww_Drv_DIR;
Drv_DIS <= ww_Drv_DIS;
out_clk_resolver <= ww_out_clk_resolver;
out_lcd_E_RNOTW_RS <= ww_out_lcd_E_RNOTW_RS;
out_LED2_LED1 <= ww_out_LED2_LED1;
out_pio_res_A1_A0 <= ww_out_pio_res_A1_A0;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \in_clk_10MHz~input_o\);

\inst|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst1|HOLD_1CLK\ <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|nios2_qsys_0|M_dst_regnum\(4) & \inst2|nios2_qsys_0|M_dst_regnum\(3) & \inst2|nios2_qsys_0|M_dst_regnum\(2) & 
\inst2|nios2_qsys_0|M_dst_regnum\(1) & \inst2|nios2_qsys_0|M_dst_regnum\(0));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(26) & 
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(25) & \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(24) & 
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(23) & \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(22));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\ & 
\inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\ & \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|nios2_qsys_0|M_dst_regnum\(4) & \inst2|nios2_qsys_0|M_dst_regnum\(3) & \inst2|nios2_qsys_0|M_dst_regnum\(2) & 
\inst2|nios2_qsys_0|M_dst_regnum\(1) & \inst2|nios2_qsys_0|M_dst_regnum\(0));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(31) & 
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(30) & \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(29) & 
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(28) & \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(27));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~7_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~11_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~15_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~19_combout\
& \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~23_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~26_combout\
& \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~29_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~3_combout\
& gnd & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~6_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~10_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~18_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~22_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\
);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst2|nios2_qsys_0|i_readdata_d1\(26) & \inst2|nios2_qsys_0|i_readdata_d1\(25) & \inst2|nios2_qsys_0|i_readdata_d1\(24) & 
\inst2|nios2_qsys_0|i_readdata_d1\(23) & \inst2|nios2_qsys_0|i_readdata_d1\(22) & \inst2|nios2_qsys_0|i_readdata_d1\(5) & \inst2|nios2_qsys_0|i_readdata_d1\(4) & \inst2|nios2_qsys_0|i_readdata_d1\(1) & \inst2|nios2_qsys_0|i_readdata_d1\(0));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|nios2_qsys_0|ic_fill_line\(6) & \inst2|nios2_qsys_0|ic_fill_line\(5) & \inst2|nios2_qsys_0|ic_fill_line\(4) & 
\inst2|nios2_qsys_0|ic_fill_line\(3) & \inst2|nios2_qsys_0|ic_fill_line\(2) & \inst2|nios2_qsys_0|ic_fill_line\(1) & \inst2|nios2_qsys_0|ic_fill_line\(0) & \inst2|nios2_qsys_0|ic_fill_dp_offset\(2) & \inst2|nios2_qsys_0|ic_fill_dp_offset\(1)
& \inst2|nios2_qsys_0|ic_fill_dp_offset\(0));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\inst2|nios2_qsys_0|i_readdata_d1\(21) & \inst2|nios2_qsys_0|i_readdata_d1\(13) & \inst2|nios2_qsys_0|i_readdata_d1\(12) & 
\inst2|nios2_qsys_0|i_readdata_d1\(11) & \inst2|nios2_qsys_0|i_readdata_d1\(10) & \inst2|nios2_qsys_0|i_readdata_d1\(9) & \inst2|nios2_qsys_0|i_readdata_d1\(8) & \inst2|nios2_qsys_0|i_readdata_d1\(3) & \inst2|nios2_qsys_0|i_readdata_d1\(2));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst2|nios2_qsys_0|ic_fill_line\(6) & \inst2|nios2_qsys_0|ic_fill_line\(5) & \inst2|nios2_qsys_0|ic_fill_line\(4) & 
\inst2|nios2_qsys_0|ic_fill_line\(3) & \inst2|nios2_qsys_0|ic_fill_line\(2) & \inst2|nios2_qsys_0|ic_fill_line\(1) & \inst2|nios2_qsys_0|ic_fill_line\(0) & \inst2|nios2_qsys_0|ic_fill_dp_offset\(2) & \inst2|nios2_qsys_0|ic_fill_dp_offset\(1)
& \inst2|nios2_qsys_0|ic_fill_dp_offset\(0));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst2|cmd_xbar_mux_001|src_payload~4_combout\ & \inst2|cmd_xbar_mux_001|src_payload~8_combout\ & \inst2|cmd_xbar_mux_001|src_payload~12_combout\ & 
\inst2|cmd_xbar_mux_001|src_payload~0_combout\);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & \inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & 
\inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & \inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & 
\inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\inst2|cmd_xbar_mux_001|src_payload~5_combout\ & \inst2|cmd_xbar_mux_001|src_payload~9_combout\ & \inst2|cmd_xbar_mux_001|src_payload~13_combout\ & 
\inst2|cmd_xbar_mux_001|src_payload~1_combout\);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & \inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & 
\inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & \inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & 
\inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\inst2|cmd_xbar_mux_001|src_payload~6_combout\ & \inst2|cmd_xbar_mux_001|src_payload~10_combout\ & \inst2|cmd_xbar_mux_001|src_payload~14_combout\ & 
\inst2|cmd_xbar_mux_001|src_payload~2_combout\);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & \inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & 
\inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & \inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & 
\inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\inst2|cmd_xbar_mux_001|src_payload~7_combout\ & \inst2|cmd_xbar_mux_001|src_payload~11_combout\ & \inst2|cmd_xbar_mux_001|src_payload~15_combout\ & 
\inst2|cmd_xbar_mux_001|src_payload~3_combout\);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & \inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & 
\inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & \inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & 
\inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\inst2|nios2_qsys_0|i_readdata_d1\(31) & \inst2|nios2_qsys_0|i_readdata_d1\(30) & \inst2|nios2_qsys_0|i_readdata_d1\(29) & 
\inst2|nios2_qsys_0|i_readdata_d1\(28) & \inst2|nios2_qsys_0|i_readdata_d1\(27) & \inst2|nios2_qsys_0|i_readdata_d1\(16) & \inst2|nios2_qsys_0|i_readdata_d1\(15) & \inst2|nios2_qsys_0|i_readdata_d1\(14) & \inst2|nios2_qsys_0|i_readdata_d1\(7));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst2|nios2_qsys_0|ic_fill_line\(6) & \inst2|nios2_qsys_0|ic_fill_line\(5) & \inst2|nios2_qsys_0|ic_fill_line\(4) & 
\inst2|nios2_qsys_0|ic_fill_line\(3) & \inst2|nios2_qsys_0|ic_fill_line\(2) & \inst2|nios2_qsys_0|ic_fill_line\(1) & \inst2|nios2_qsys_0|ic_fill_line\(0) & \inst2|nios2_qsys_0|ic_fill_dp_offset\(2) & \inst2|nios2_qsys_0|ic_fill_dp_offset\(1)
& \inst2|nios2_qsys_0|ic_fill_dp_offset\(0));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(2);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(3);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(4);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(5);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(6);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(7);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(8);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\inst2|cmd_xbar_mux_001|src_payload~16_combout\ & \inst2|cmd_xbar_mux_001|src_payload~20_combout\ & \inst2|cmd_xbar_mux_001|src_payload~24_combout\ & 
\inst2|cmd_xbar_mux_001|src_payload~28_combout\);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & \inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & 
\inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & \inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & 
\inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(32);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(3);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\inst2|cmd_xbar_mux_001|src_payload~17_combout\ & \inst2|cmd_xbar_mux_001|src_payload~21_combout\ & \inst2|cmd_xbar_mux_001|src_payload~25_combout\ & 
\inst2|cmd_xbar_mux_001|src_payload~29_combout\);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & \inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & 
\inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & \inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & 
\inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(34);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(2);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(3);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\inst2|cmd_xbar_mux_001|src_payload~18_combout\ & \inst2|cmd_xbar_mux_001|src_payload~22_combout\ & \inst2|cmd_xbar_mux_001|src_payload~26_combout\ & 
\inst2|cmd_xbar_mux_001|src_payload~30_combout\);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & \inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & 
\inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & \inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & 
\inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(33);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ <= (\inst2|cmd_xbar_mux_001|src_payload~19_combout\ & \inst2|cmd_xbar_mux_001|src_payload~23_combout\ & \inst2|cmd_xbar_mux_001|src_payload~27_combout\ & 
\inst2|cmd_xbar_mux_001|src_payload~31_combout\);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst2|cmd_xbar_mux_001|src_data\(48) & \inst2|cmd_xbar_mux_001|src_data\(47) & \inst2|cmd_xbar_mux_001|src_data\(46) & \inst2|cmd_xbar_mux_001|src_data\(45) & 
\inst2|cmd_xbar_mux_001|src_data\(44) & \inst2|cmd_xbar_mux_001|src_data\(43) & \inst2|cmd_xbar_mux_001|src_data\(42) & \inst2|cmd_xbar_mux_001|src_data\(41) & \inst2|cmd_xbar_mux_001|src_data\(40) & \inst2|cmd_xbar_mux_001|src_data\(39) & 
\inst2|cmd_xbar_mux_001|src_data\(38));

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \inst2|cmd_xbar_mux_001|src_data\(35);

\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(1);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(2);
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) <= \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(3);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst2|nios2_qsys_0|i_readdata_d1\(20) & \inst2|nios2_qsys_0|i_readdata_d1\(19) & 
\inst2|nios2_qsys_0|i_readdata_d1\(18) & \inst2|nios2_qsys_0|i_readdata_d1\(17) & \inst2|nios2_qsys_0|i_readdata_d1\(6));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst2|nios2_qsys_0|ic_fill_line\(6) & \inst2|nios2_qsys_0|ic_fill_line\(5) & \inst2|nios2_qsys_0|ic_fill_line\(4) & 
\inst2|nios2_qsys_0|ic_fill_line\(3) & \inst2|nios2_qsys_0|ic_fill_line\(2) & \inst2|nios2_qsys_0|ic_fill_line\(1) & \inst2|nios2_qsys_0|ic_fill_line\(0) & \inst2|nios2_qsys_0|ic_fill_dp_offset\(2) & \inst2|nios2_qsys_0|ic_fill_dp_offset\(1)
& \inst2|nios2_qsys_0|ic_fill_dp_offset\(0));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & \inst2|nios2_qsys_0|ic_fill_tag\(2) & \inst2|nios2_qsys_0|ic_fill_tag\(1) & \inst2|nios2_qsys_0|ic_fill_tag\(0) & \inst2|nios2_qsys_0|ic_fill_valid_bits\(7) & \inst2|nios2_qsys_0|ic_fill_valid_bits\(6) & 
\inst2|nios2_qsys_0|ic_fill_valid_bits\(5) & \inst2|nios2_qsys_0|ic_fill_valid_bits\(4) & \inst2|nios2_qsys_0|ic_fill_valid_bits\(3) & \inst2|nios2_qsys_0|ic_fill_valid_bits\(2) & \inst2|nios2_qsys_0|ic_fill_valid_bits\(1) & 
\inst2|nios2_qsys_0|ic_fill_valid_bits\(0));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|nios2_qsys_0|ic_tag_wraddress\(6) & \inst2|nios2_qsys_0|ic_tag_wraddress\(5) & \inst2|nios2_qsys_0|ic_tag_wraddress\(4) & 
\inst2|nios2_qsys_0|ic_tag_wraddress\(3) & \inst2|nios2_qsys_0|ic_tag_wraddress\(2) & \inst2|nios2_qsys_0|ic_tag_wraddress\(1) & \inst2|nios2_qsys_0|ic_tag_wraddress\(0));

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4_combout\ & 
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2_combout\);

\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);

\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & 
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & 
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst2|nios2_qsys_0|M_st_data\(7) & \inst2|nios2_qsys_0|M_st_data\(6) & \inst2|nios2_qsys_0|M_st_data\(5) & \inst2|nios2_qsys_0|M_st_data\(4) & \inst2|nios2_qsys_0|M_st_data\(3) & 
\inst2|nios2_qsys_0|M_st_data\(2) & \inst2|nios2_qsys_0|M_st_data\(1) & \inst2|nios2_qsys_0|M_st_data\(0));

\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~9_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~13_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~21_combout\
& \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~25_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~28_combout\
& \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~31_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout\
& gnd & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~8_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~12_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~16_combout\
& \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~20_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~24_combout\
& \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~27_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~30_combout\
& \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~4_combout\);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\ & \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\
);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \inst2|nios2_qsys_0|M_mul_src1_nxt[15]~15_combout\ & 
\inst2|nios2_qsys_0|M_mul_src1_nxt[14]~14_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[13]~13_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[12]~12_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[11]~11_combout\ & 
\inst2|nios2_qsys_0|M_mul_src1_nxt[10]~10_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[9]~9_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[8]~8_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[7]~7_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[6]~6_combout\
& \inst2|nios2_qsys_0|M_mul_src1_nxt[5]~5_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[4]~4_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[3]~3_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[2]~2_combout\ & \inst2|nios2_qsys_0|M_mul_src1_nxt[1]~1_combout\
& \inst2|nios2_qsys_0|M_mul_src1_nxt[0]~0_combout\ & gnd);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & \inst2|nios2_qsys_0|M_mul_src2\(15) & 
\inst2|nios2_qsys_0|M_mul_src2\(14) & \inst2|nios2_qsys_0|M_mul_src2\(13) & \inst2|nios2_qsys_0|M_mul_src2\(12) & \inst2|nios2_qsys_0|M_mul_src2\(11) & \inst2|nios2_qsys_0|M_mul_src2\(10) & \inst2|nios2_qsys_0|M_mul_src2\(9) & 
\inst2|nios2_qsys_0|M_mul_src2\(8) & \inst2|nios2_qsys_0|M_mul_src2\(7) & \inst2|nios2_qsys_0|M_mul_src2\(6) & \inst2|nios2_qsys_0|M_mul_src2\(5) & \inst2|nios2_qsys_0|M_mul_src2\(4) & \inst2|nios2_qsys_0|M_mul_src2\(3) & 
\inst2|nios2_qsys_0|M_mul_src2\(2) & \inst2|nios2_qsys_0|M_mul_src2\(1) & \inst2|nios2_qsys_0|M_mul_src2\(0) & gnd);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst2|nios2_qsys_0|M_mul_src1\(31) & \inst2|nios2_qsys_0|M_mul_src1\(30)
& \inst2|nios2_qsys_0|M_mul_src1\(29) & \inst2|nios2_qsys_0|M_mul_src1\(28) & \inst2|nios2_qsys_0|M_mul_src1\(27) & \inst2|nios2_qsys_0|M_mul_src1\(26) & \inst2|nios2_qsys_0|M_mul_src1\(25) & \inst2|nios2_qsys_0|M_mul_src1\(24) & 
\inst2|nios2_qsys_0|M_mul_src1\(23) & \inst2|nios2_qsys_0|M_mul_src1\(22) & \inst2|nios2_qsys_0|M_mul_src1\(21) & \inst2|nios2_qsys_0|M_mul_src1\(20) & \inst2|nios2_qsys_0|M_mul_src1\(19) & \inst2|nios2_qsys_0|M_mul_src1\(18) & 
\inst2|nios2_qsys_0|M_mul_src1\(17) & \inst2|nios2_qsys_0|M_mul_src1\(16) & gnd & gnd);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst2|nios2_qsys_0|M_mul_src2\(15) & \inst2|nios2_qsys_0|M_mul_src2\(14)
& \inst2|nios2_qsys_0|M_mul_src2\(13) & \inst2|nios2_qsys_0|M_mul_src2\(12) & \inst2|nios2_qsys_0|M_mul_src2\(11) & \inst2|nios2_qsys_0|M_mul_src2\(10) & \inst2|nios2_qsys_0|M_mul_src2\(9) & \inst2|nios2_qsys_0|M_mul_src2\(8) & 
\inst2|nios2_qsys_0|M_mul_src2\(7) & \inst2|nios2_qsys_0|M_mul_src2\(6) & \inst2|nios2_qsys_0|M_mul_src2\(5) & \inst2|nios2_qsys_0|M_mul_src2\(4) & \inst2|nios2_qsys_0|M_mul_src2\(3) & \inst2|nios2_qsys_0|M_mul_src2\(2) & 
\inst2|nios2_qsys_0|M_mul_src2\(1) & \inst2|nios2_qsys_0|M_mul_src2\(0) & gnd & gnd);

\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst1|wireCLK~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|wireCLK~combout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\rtl~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rtl~0_combout\);

\inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\inst2|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|rst_controller|merged_reset~0_combout\);

\inst3|n_RESET~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst3|n_RESET~q\);

\inst1|HOLD_1CLK~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|HOLD_1CLK\);

\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(0));

\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|altpll_component|auto_generated|wire_pll1_clk\(2));
\inst2|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\ <= NOT \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\;
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|ALT_INV_address\(8) <= NOT \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8);
\inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\ <= NOT \inst2|nios2_qsys_0|M_mul_stall_d3~q\;
\inst2|nios2_qsys_0|ALT_INV_M_wr_dst_reg~q\ <= NOT \inst2|nios2_qsys_0|M_wr_dst_reg~q\;
\inst2|nios2_qsys_0|ALT_INV_E_iw\(4) <= NOT \inst2|nios2_qsys_0|E_iw\(4);
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst1|ALT_INV_wireCLK~combout\ <= NOT \inst1|wireCLK~combout\;
\inst3|ALT_INV_n_RESET~q\ <= NOT \inst3|n_RESET~q\;
\inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\inst2|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \inst2|rst_controller|merged_reset~0clkctrl_outclk\;
\inst2|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\inst2|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: FF_X37_Y23_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\,
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(0));

-- Location: FF_X34_Y11_N11
\inst3|ST_REST[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst3|ST_REST[1]~7_combout\,
	clrn => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ST_REST\(1));

-- Location: FF_X34_Y11_N13
\inst3|ST_REST[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst3|ST_REST[2]~9_combout\,
	clrn => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ST_REST\(2));

-- Location: FF_X35_Y16_N21
\inst7|Pwm_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[8]~27_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(8));

-- Location: FF_X35_Y16_N19
\inst7|Pwm_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[7]~25_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(7));

-- Location: FF_X35_Y16_N17
\inst7|Pwm_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[6]~23_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(6));

-- Location: FF_X35_Y16_N15
\inst7|Pwm_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[5]~21_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(5));

-- Location: FF_X35_Y16_N13
\inst7|Pwm_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[4]~19_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(4));

-- Location: FF_X35_Y16_N11
\inst7|Pwm_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[3]~17_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(3));

-- Location: FF_X37_Y16_N7
\inst7|Count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[2]~12_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(2));

-- Location: FF_X35_Y16_N5
\inst7|Pwm_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[0]~11_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(0));

-- Location: FF_X35_Y13_N29
\inst7|I_in_mod[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[13]~41_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(13));

-- Location: FF_X35_Y13_N25
\inst7|I_in_mod[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[11]~37_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(11));

-- Location: FF_X35_Y13_N19
\inst7|I_in_mod[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[8]~31_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(8));

-- Location: FF_X35_Y13_N17
\inst7|I_in_mod[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[7]~29_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(7));

-- Location: FF_X35_Y13_N13
\inst7|I_in_mod[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[5]~25_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(5));

-- Location: FF_X35_Y13_N11
\inst7|I_in_mod[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[4]~23_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(4));

-- Location: FF_X35_Y13_N9
\inst7|I_in_mod[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[3]~21_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(3));

-- Location: FF_X35_Y13_N3
\inst7|I_in_mod[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[0]~15_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(0));

-- Location: LCCOMB_X37_Y23_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X34_Y11_N10
\inst3|ST_REST[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|ST_REST[1]~7_combout\ = (\inst3|ST_REST\(1) & (\inst3|ST_REST\(0) $ (VCC))) # (!\inst3|ST_REST\(1) & (\inst3|ST_REST\(0) & VCC))
-- \inst3|ST_REST[1]~8\ = CARRY((\inst3|ST_REST\(1) & \inst3|ST_REST\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ST_REST\(1),
	datab => \inst3|ST_REST\(0),
	datad => VCC,
	combout => \inst3|ST_REST[1]~7_combout\,
	cout => \inst3|ST_REST[1]~8\);

-- Location: LCCOMB_X34_Y11_N12
\inst3|ST_REST[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|ST_REST[2]~9_combout\ = (\inst3|ST_REST\(2) & (!\inst3|ST_REST[1]~8\)) # (!\inst3|ST_REST\(2) & ((\inst3|ST_REST[1]~8\) # (GND)))
-- \inst3|ST_REST[2]~10\ = CARRY((!\inst3|ST_REST[1]~8\) # (!\inst3|ST_REST\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ST_REST\(2),
	datad => VCC,
	cin => \inst3|ST_REST[1]~8\,
	combout => \inst3|ST_REST[2]~9_combout\,
	cout => \inst3|ST_REST[2]~10\);

-- Location: FF_X21_Y20_N1
\inst2|nios2_qsys_0|E_src2_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[0]~0_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(0));

-- Location: FF_X30_Y19_N19
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8_combout\,
	asdata => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(7));

-- Location: FF_X18_Y19_N13
\inst2|nios2_qsys_0|M_mul_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[6]~44_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(6));

-- Location: FF_X23_Y20_N5
\inst2|nios2_qsys_0|E_src2_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[3]~4_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(3));

-- Location: FF_X21_Y20_N19
\inst2|nios2_qsys_0|E_src2_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[1]~2_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(1));

-- Location: LCCOMB_X26_Y21_N30
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[8]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~0_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[7]~0_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[7]~15\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[8]~16_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[8]~17\);

-- Location: FF_X31_Y19_N9
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14]~1_combout\,
	asdata => \inst2|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(14));

-- Location: FF_X19_Y21_N5
\inst2|nios2_qsys_0|E_src1_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[12]~13_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(12));

-- Location: FF_X18_Y19_N23
\inst2|nios2_qsys_0|M_mul_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[11]~54_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(11));

-- Location: FF_X31_Y19_N31
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10_combout\,
	asdata => \inst2|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(9));

-- Location: FF_X23_Y20_N11
\inst2|nios2_qsys_0|E_src2_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[9]~10_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(9));

-- Location: FF_X18_Y19_N17
\inst2|nios2_qsys_0|M_mul_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[8]~48_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(8));

-- Location: LCCOMB_X26_Y20_N12
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[15]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~8_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[14]~8_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[14]~29\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[15]~30_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[15]~31\);

-- Location: FF_X31_Y23_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\,
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X35_Y16_N4
\inst7|Pwm_in_reg[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[0]~11_combout\ = (\inst2|pio_pwm_in|data_out\(15) & (\inst7|Add0~0_combout\ $ (VCC))) # (!\inst2|pio_pwm_in|data_out\(15) & (\inst7|Add0~0_combout\ & VCC))
-- \inst7|Pwm_in_reg[0]~12\ = CARRY((\inst2|pio_pwm_in|data_out\(15) & \inst7|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst7|Add0~0_combout\,
	datad => VCC,
	combout => \inst7|Pwm_in_reg[0]~11_combout\,
	cout => \inst7|Pwm_in_reg[0]~12\);

-- Location: LCCOMB_X35_Y16_N10
\inst7|Pwm_in_reg[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[3]~17_combout\ = (\inst7|Pwm_in_reg[2]~16\ & (\inst2|pio_pwm_in|data_out\(15) $ ((!\inst2|pio_pwm_in|data_out\(7))))) # (!\inst7|Pwm_in_reg[2]~16\ & ((\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(7))) # (GND)))
-- \inst7|Pwm_in_reg[3]~18\ = CARRY((\inst2|pio_pwm_in|data_out\(15) $ (!\inst2|pio_pwm_in|data_out\(7))) # (!\inst7|Pwm_in_reg[2]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|pio_pwm_in|data_out\(7),
	datad => VCC,
	cin => \inst7|Pwm_in_reg[2]~16\,
	combout => \inst7|Pwm_in_reg[3]~17_combout\,
	cout => \inst7|Pwm_in_reg[3]~18\);

-- Location: LCCOMB_X35_Y16_N12
\inst7|Pwm_in_reg[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[4]~19_combout\ = (\inst7|Pwm_in_reg[3]~18\ & ((\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(8))))) # (!\inst7|Pwm_in_reg[3]~18\ & (\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(8) $ (VCC))))
-- \inst7|Pwm_in_reg[4]~20\ = CARRY((!\inst7|Pwm_in_reg[3]~18\ & (\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|pio_pwm_in|data_out\(8),
	datad => VCC,
	cin => \inst7|Pwm_in_reg[3]~18\,
	combout => \inst7|Pwm_in_reg[4]~19_combout\,
	cout => \inst7|Pwm_in_reg[4]~20\);

-- Location: LCCOMB_X35_Y16_N14
\inst7|Pwm_in_reg[5]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[5]~21_combout\ = (\inst7|Pwm_in_reg[4]~20\ & (\inst2|pio_pwm_in|data_out\(15) $ ((!\inst2|pio_pwm_in|data_out\(9))))) # (!\inst7|Pwm_in_reg[4]~20\ & ((\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(9))) # (GND)))
-- \inst7|Pwm_in_reg[5]~22\ = CARRY((\inst2|pio_pwm_in|data_out\(15) $ (!\inst2|pio_pwm_in|data_out\(9))) # (!\inst7|Pwm_in_reg[4]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|pio_pwm_in|data_out\(9),
	datad => VCC,
	cin => \inst7|Pwm_in_reg[4]~20\,
	combout => \inst7|Pwm_in_reg[5]~21_combout\,
	cout => \inst7|Pwm_in_reg[5]~22\);

-- Location: LCCOMB_X35_Y16_N16
\inst7|Pwm_in_reg[6]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[6]~23_combout\ = (\inst7|Pwm_in_reg[5]~22\ & ((\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(10))))) # (!\inst7|Pwm_in_reg[5]~22\ & (\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(10) $ (VCC))))
-- \inst7|Pwm_in_reg[6]~24\ = CARRY((!\inst7|Pwm_in_reg[5]~22\ & (\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|pio_pwm_in|data_out\(10),
	datad => VCC,
	cin => \inst7|Pwm_in_reg[5]~22\,
	combout => \inst7|Pwm_in_reg[6]~23_combout\,
	cout => \inst7|Pwm_in_reg[6]~24\);

-- Location: LCCOMB_X35_Y16_N18
\inst7|Pwm_in_reg[7]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[7]~25_combout\ = (\inst7|Pwm_in_reg[6]~24\ & (\inst2|pio_pwm_in|data_out\(15) $ ((!\inst2|pio_pwm_in|data_out\(11))))) # (!\inst7|Pwm_in_reg[6]~24\ & ((\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(11))) # (GND)))
-- \inst7|Pwm_in_reg[7]~26\ = CARRY((\inst2|pio_pwm_in|data_out\(15) $ (!\inst2|pio_pwm_in|data_out\(11))) # (!\inst7|Pwm_in_reg[6]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|pio_pwm_in|data_out\(11),
	datad => VCC,
	cin => \inst7|Pwm_in_reg[6]~24\,
	combout => \inst7|Pwm_in_reg[7]~25_combout\,
	cout => \inst7|Pwm_in_reg[7]~26\);

-- Location: LCCOMB_X35_Y16_N20
\inst7|Pwm_in_reg[8]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[8]~27_combout\ = (\inst7|Pwm_in_reg[7]~26\ & ((\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(12))))) # (!\inst7|Pwm_in_reg[7]~26\ & (\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(12) $ (VCC))))
-- \inst7|Pwm_in_reg[8]~28\ = CARRY((!\inst7|Pwm_in_reg[7]~26\ & (\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|pio_pwm_in|data_out\(12),
	datad => VCC,
	cin => \inst7|Pwm_in_reg[7]~26\,
	combout => \inst7|Pwm_in_reg[8]~27_combout\,
	cout => \inst7|Pwm_in_reg[8]~28\);

-- Location: LCCOMB_X37_Y16_N6
\inst7|Count[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[2]~12_combout\ = (\inst7|Count\(2) & (!\inst7|Count[1]~11\)) # (!\inst7|Count\(2) & ((\inst7|Count[1]~11\) # (GND)))
-- \inst7|Count[2]~13\ = CARRY((!\inst7|Count[1]~11\) # (!\inst7|Count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(2),
	datad => VCC,
	cin => \inst7|Count[1]~11\,
	combout => \inst7|Count[2]~12_combout\,
	cout => \inst7|Count[2]~13\);

-- Location: LCCOMB_X35_Y13_N2
\inst7|I_in_mod[0]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[0]~15_combout\ = (\inst7|Add2~0_combout\ & (\inst1|DATA_OUT_ADC\(15) $ (VCC))) # (!\inst7|Add2~0_combout\ & (\inst1|DATA_OUT_ADC\(15) & VCC))
-- \inst7|I_in_mod[0]~16\ = CARRY((\inst7|Add2~0_combout\ & \inst1|DATA_OUT_ADC\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Add2~0_combout\,
	datab => \inst1|DATA_OUT_ADC\(15),
	datad => VCC,
	combout => \inst7|I_in_mod[0]~15_combout\,
	cout => \inst7|I_in_mod[0]~16\);

-- Location: LCCOMB_X35_Y13_N8
\inst7|I_in_mod[3]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[3]~21_combout\ = (\inst7|I_in_mod[2]~20\ & (\inst1|DATA_OUT_ADC\(15) $ ((!\inst1|DATA_OUT_ADC\(3))))) # (!\inst7|I_in_mod[2]~20\ & ((\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(3))) # (GND)))
-- \inst7|I_in_mod[3]~22\ = CARRY((\inst1|DATA_OUT_ADC\(15) $ (!\inst1|DATA_OUT_ADC\(3))) # (!\inst7|I_in_mod[2]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(15),
	datab => \inst1|DATA_OUT_ADC\(3),
	datad => VCC,
	cin => \inst7|I_in_mod[2]~20\,
	combout => \inst7|I_in_mod[3]~21_combout\,
	cout => \inst7|I_in_mod[3]~22\);

-- Location: LCCOMB_X35_Y13_N10
\inst7|I_in_mod[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[4]~23_combout\ = (\inst7|I_in_mod[3]~22\ & ((\inst1|DATA_OUT_ADC\(4) $ (\inst1|DATA_OUT_ADC\(15))))) # (!\inst7|I_in_mod[3]~22\ & (\inst1|DATA_OUT_ADC\(4) $ (\inst1|DATA_OUT_ADC\(15) $ (VCC))))
-- \inst7|I_in_mod[4]~24\ = CARRY((!\inst7|I_in_mod[3]~22\ & (\inst1|DATA_OUT_ADC\(4) $ (\inst1|DATA_OUT_ADC\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(4),
	datab => \inst1|DATA_OUT_ADC\(15),
	datad => VCC,
	cin => \inst7|I_in_mod[3]~22\,
	combout => \inst7|I_in_mod[4]~23_combout\,
	cout => \inst7|I_in_mod[4]~24\);

-- Location: LCCOMB_X35_Y13_N12
\inst7|I_in_mod[5]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[5]~25_combout\ = (\inst7|I_in_mod[4]~24\ & (\inst1|DATA_OUT_ADC\(5) $ ((!\inst1|DATA_OUT_ADC\(15))))) # (!\inst7|I_in_mod[4]~24\ & ((\inst1|DATA_OUT_ADC\(5) $ (\inst1|DATA_OUT_ADC\(15))) # (GND)))
-- \inst7|I_in_mod[5]~26\ = CARRY((\inst1|DATA_OUT_ADC\(5) $ (!\inst1|DATA_OUT_ADC\(15))) # (!\inst7|I_in_mod[4]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(5),
	datab => \inst1|DATA_OUT_ADC\(15),
	datad => VCC,
	cin => \inst7|I_in_mod[4]~24\,
	combout => \inst7|I_in_mod[5]~25_combout\,
	cout => \inst7|I_in_mod[5]~26\);

-- Location: LCCOMB_X35_Y13_N16
\inst7|I_in_mod[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[7]~29_combout\ = (\inst7|I_in_mod[6]~28\ & (\inst1|DATA_OUT_ADC\(15) $ ((!\inst1|DATA_OUT_ADC\(7))))) # (!\inst7|I_in_mod[6]~28\ & ((\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(7))) # (GND)))
-- \inst7|I_in_mod[7]~30\ = CARRY((\inst1|DATA_OUT_ADC\(15) $ (!\inst1|DATA_OUT_ADC\(7))) # (!\inst7|I_in_mod[6]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(15),
	datab => \inst1|DATA_OUT_ADC\(7),
	datad => VCC,
	cin => \inst7|I_in_mod[6]~28\,
	combout => \inst7|I_in_mod[7]~29_combout\,
	cout => \inst7|I_in_mod[7]~30\);

-- Location: LCCOMB_X35_Y13_N18
\inst7|I_in_mod[8]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[8]~31_combout\ = (\inst7|I_in_mod[7]~30\ & ((\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(8))))) # (!\inst7|I_in_mod[7]~30\ & (\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(8) $ (VCC))))
-- \inst7|I_in_mod[8]~32\ = CARRY((!\inst7|I_in_mod[7]~30\ & (\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(15),
	datab => \inst1|DATA_OUT_ADC\(8),
	datad => VCC,
	cin => \inst7|I_in_mod[7]~30\,
	combout => \inst7|I_in_mod[8]~31_combout\,
	cout => \inst7|I_in_mod[8]~32\);

-- Location: LCCOMB_X35_Y13_N24
\inst7|I_in_mod[11]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[11]~37_combout\ = (\inst7|I_in_mod[10]~36\ & (\inst1|DATA_OUT_ADC\(11) $ ((!\inst1|DATA_OUT_ADC\(15))))) # (!\inst7|I_in_mod[10]~36\ & ((\inst1|DATA_OUT_ADC\(11) $ (\inst1|DATA_OUT_ADC\(15))) # (GND)))
-- \inst7|I_in_mod[11]~38\ = CARRY((\inst1|DATA_OUT_ADC\(11) $ (!\inst1|DATA_OUT_ADC\(15))) # (!\inst7|I_in_mod[10]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(11),
	datab => \inst1|DATA_OUT_ADC\(15),
	datad => VCC,
	cin => \inst7|I_in_mod[10]~36\,
	combout => \inst7|I_in_mod[11]~37_combout\,
	cout => \inst7|I_in_mod[11]~38\);

-- Location: LCCOMB_X35_Y13_N28
\inst7|I_in_mod[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[13]~41_combout\ = (\inst7|I_in_mod[12]~40\ & (\inst1|DATA_OUT_ADC\(15) $ ((!\inst1|DATA_OUT_ADC\(13))))) # (!\inst7|I_in_mod[12]~40\ & ((\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(13))) # (GND)))
-- \inst7|I_in_mod[13]~42\ = CARRY((\inst1|DATA_OUT_ADC\(15) $ (!\inst1|DATA_OUT_ADC\(13))) # (!\inst7|I_in_mod[12]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(15),
	datab => \inst1|DATA_OUT_ADC\(13),
	datad => VCC,
	cin => \inst7|I_in_mod[12]~40\,
	combout => \inst7|I_in_mod[13]~41_combout\,
	cout => \inst7|I_in_mod[13]~42\);

-- Location: M9K_X22_Y20_N0
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_nios2_qsys_0_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b_module:cpu_ASK2_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_5hh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|nios2_qsys_0|ALT_INV_M_wr_dst_reg~q\,
	portbre => \inst2|nios2_qsys_0|W_stall~combout\,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N0
\inst2|nios2_qsys_0|E_src2_prelim[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(0),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[0]~0_combout\);

-- Location: FF_X19_Y21_N11
\inst2|nios2_qsys_0|E_src1_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[28]~28_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(28));

-- Location: FF_X21_Y21_N29
\inst2|nios2_qsys_0|E_src1_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[24]~24_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(24));

-- Location: FF_X18_Y18_N11
\inst2|nios2_qsys_0|M_mul_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[21]~74_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(21),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(21));

-- Location: FF_X25_Y21_N25
\inst2|nios2_qsys_0|E_src1_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[21]~21_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(21));

-- Location: FF_X18_Y18_N9
\inst2|nios2_qsys_0|M_mul_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[20]~72_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(20),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(20));

-- Location: FF_X21_Y20_N11
\inst2|nios2_qsys_0|E_src2_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[19]~19_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(19));

-- Location: FF_X19_Y21_N15
\inst2|nios2_qsys_0|E_src1_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[18]~18_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(18));

-- Location: FF_X18_Y18_N1
\inst2|nios2_qsys_0|M_mul_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[16]~64_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(16),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(16));

-- Location: FF_X19_Y21_N9
\inst2|nios2_qsys_0|E_src1_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[16]~16_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(16));

-- Location: LCCOMB_X26_Y20_N14
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[16]~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~31_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[15]~15_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[15]~31\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[16]~32_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X26_Y20_N18
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[18]~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~29_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[17]~35\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[18]~36_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X26_Y20_N22
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[20]~40\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~27_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[19]~39\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[20]~40_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X26_Y20_N26
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[22]~44\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~25_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[21]~43\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[22]~44_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X26_Y20_N30
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[24]~48\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~23_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[23]~47\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[24]~48_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X26_Y19_N0
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[25]~50\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~22_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[24]~49\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[25]~50_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X26_Y19_N2
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[26]~52\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~21_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[25]~51\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[26]~52_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X26_Y19_N4
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[27]~54\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~20_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[26]~53\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[27]~54_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X26_Y19_N6
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[28]~56\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~19_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[27]~55\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[28]~56_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X26_Y19_N8
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[29]~58\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~18_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[28]~57\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[29]~58_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X26_Y19_N10
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[30]~60\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~17_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[29]~59\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[30]~60_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X26_Y19_N12
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[31]~62\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~16_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[30]~61\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[31]~62_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X26_Y19_N14
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[32]~64\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~15_combout\,
	datab => \inst2|nios2_qsys_0|E_arith_src1\(31),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[31]~63\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[32]~64_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X26_Y19_N16
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[33]~66\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[32]~65\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[33]~66_combout\);

-- Location: LCCOMB_X30_Y19_N18
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(23),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(7),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[7]~8_combout\);

-- Location: LCCOMB_X18_Y19_N12
\inst2|nios2_qsys_0|M_mul_result[6]~44\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(6),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(6),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[5]~43\,
	combout => \inst2|nios2_qsys_0|M_mul_result[6]~44_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[6]~45\);

-- Location: LCCOMB_X23_Y20_N4
\inst2|nios2_qsys_0|E_src2_prelim[3]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst2|nios2_qsys_0|W_wr_data\(3),
	datad => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src2_prelim[3]~4_combout\);

-- Location: LCCOMB_X21_Y20_N18
\inst2|nios2_qsys_0|E_src2_prelim[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(1),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[1]~2_combout\);

-- Location: M9K_X22_Y21_N0
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_nios2_qsys_0_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a_module:cpu_ASK2_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_4hh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|nios2_qsys_0|ALT_INV_M_wr_dst_reg~q\,
	portbre => \inst2|nios2_qsys_0|W_stall~combout\,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y19_N16
\inst2|nios2_qsys_0|M_mul_result[8]~48\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(8),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(8),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[7]~47\,
	combout => \inst2|nios2_qsys_0|M_mul_result[8]~48_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[8]~49\);

-- Location: LCCOMB_X18_Y19_N22
\inst2|nios2_qsys_0|M_mul_result[11]~54\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(11),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(11),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[10]~53\,
	combout => \inst2|nios2_qsys_0|M_mul_result[11]~54_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[11]~55\);

-- Location: LCCOMB_X19_Y21_N4
\inst2|nios2_qsys_0|E_src1_prelim[12]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst2|nios2_qsys_0|W_wr_data\(12),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[12]~13_combout\);

-- Location: LCCOMB_X23_Y20_N10
\inst2|nios2_qsys_0|E_src2_prelim[9]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(9),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[9]~10_combout\);

-- Location: LCCOMB_X31_Y23_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout\);

-- Location: M9K_X22_Y17_N0
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data_module:cpu_ASK2_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	portbre => \inst2|nios2_qsys_0|W_stall~combout\,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	ena1 => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y18_N0
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data_module:cpu_ASK2_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	portbre => \inst2|nios2_qsys_0|W_stall~combout\,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	ena1 => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: FF_X30_Y23_N5
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: M9K_X33_Y22_N0
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y18_N0
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X18_Y18_N0
\inst2|nios2_qsys_0|M_mul_result[16]~64\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(16),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(16),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[15]~63\,
	combout => \inst2|nios2_qsys_0|M_mul_result[16]~64_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[16]~65\);

-- Location: LCCOMB_X18_Y18_N8
\inst2|nios2_qsys_0|M_mul_result[20]~72\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(20),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(20),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[19]~71\,
	combout => \inst2|nios2_qsys_0|M_mul_result[20]~72_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[20]~73\);

-- Location: LCCOMB_X18_Y18_N10
\inst2|nios2_qsys_0|M_mul_result[21]~74\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(21),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(21),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[20]~73\,
	combout => \inst2|nios2_qsys_0|M_mul_result[21]~74_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[21]~75\);

-- Location: LCCOMB_X19_Y21_N10
\inst2|nios2_qsys_0|E_src1_prelim[28]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(28),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[28]~28_combout\);

-- Location: LCCOMB_X21_Y21_N28
\inst2|nios2_qsys_0|E_src1_prelim[24]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(24),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[24]~24_combout\);

-- Location: LCCOMB_X25_Y21_N24
\inst2|nios2_qsys_0|E_src1_prelim[21]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \inst2|nios2_qsys_0|W_wr_data\(21),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[21]~21_combout\);

-- Location: LCCOMB_X21_Y20_N10
\inst2|nios2_qsys_0|E_src2_prelim[19]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(19),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[19]~19_combout\);

-- Location: LCCOMB_X19_Y21_N14
\inst2|nios2_qsys_0|E_src1_prelim[18]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(18),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[18]~18_combout\);

-- Location: LCCOMB_X19_Y21_N8
\inst2|nios2_qsys_0|E_src1_prelim[16]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(16),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[16]~16_combout\);

-- Location: LCCOMB_X23_Y16_N14
\inst2|nios2_qsys_0|F_pc_plus_one[4]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc\(4),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[3]~7\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[4]~9\);

-- Location: FF_X30_Y23_N17
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: FF_X26_Y22_N9
\inst2|nios2_qsys_0|Mn_rot_step2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[21]~13_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[13]~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(21));

-- Location: FF_X26_Y22_N3
\inst2|nios2_qsys_0|Mn_rot_step2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[5]~12_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[29]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(5));

-- Location: FF_X30_Y23_N15
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: FF_X26_Y24_N7
\inst2|nios2_qsys_0|Mn_rot_step2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[4]~10_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[28]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(4));

-- Location: FF_X27_Y24_N13
\inst2|nios2_qsys_0|Mn_rot_step2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[19]~9_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[11]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(19));

-- Location: FF_X30_Y23_N11
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: FF_X30_Y23_N9
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: M9K_X22_Y19_N0
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data_module:cpu_ASK2_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	portbre => \inst2|nios2_qsys_0|W_stall~combout\,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	ena1 => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: FF_X30_Y23_N7
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: FF_X26_Y22_N27
\inst2|nios2_qsys_0|Mn_rot_step2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[13]~28_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[5]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(13));

-- Location: FF_X26_Y22_N15
\inst2|nios2_qsys_0|Mn_rot_step2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[9]~20_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[1]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(9));

-- Location: M9K_X22_Y22_N0
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0000004030000002D20000001C200000021100000073E0000003F30000002200000001CE0000000430000003A80000003070000002840000002D300000034000",
	mem_init1 => X"00002FC00000072F0000005FB0000004B90000000E10000007650000006CC0000005D10000000580000007EB00000043200000071900000032F00000076E0000003E100000073C00000039A0000007E50000004B40000005AC0000003160000002F00000005B90000002F900000006B00000068000000022200000029000000005D0000007D10000000F40000001DD0000005D500000025200000014200000025200000060F0000002D70000003520000000F60000006940000007A00000001C500000044A00000014500000077600000059200000005B00000074B0000001B70000001E90000000140000002240000006120000006CD00000049D0000006F40",
	mem_init0 => X"0000024E0000004F300000003200000012A0000002AE00000064800000015700000060A00000021D0000002710000000F600000004C00000000400000041400000004900000036E0000001A900000020300000031B0000007470000006390000005F70000006070000001D800000021A0000002860000001010000001680000006F600000034D0000003380000006AD0000005110000007850000004BA00000051C0000004E20000006D000000018B00000043000000061D00000075B00000023D00000040B0000005A00000003A600000064C0000000930000005660000002D10000007D10000002320000007590000005AA00000079A00000047A000000489",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_nios2_qsys_0_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag_module:cpu_ASK2_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_tqh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 11,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|nios2_qsys_0|ic_tag_wren~combout\,
	portbre => \inst2|nios2_qsys_0|W_stall~combout\,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y25_N0
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_jtag_uart_0:jtag_uart_0|cpu_ASK2_jtag_uart_0_scfifo_r:the_cpu_ASK2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst2|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	portadatain => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: FF_X32_Y14_N25
\inst2|pio_lcd_data|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|read_mux_out[0]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|readdata\(0));

-- Location: FF_X37_Y15_N1
\inst2|pio_angle|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[0]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(0));

-- Location: LCCOMB_X30_Y23_N4
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: FF_X35_Y11_N25
\inst2|pio_angle|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[8]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(8));

-- Location: DSPOUT_X13_Y19_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \inst2|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X30_Y15_N1
\inst2|pio_lcd_data|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|read_mux_out[7]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|readdata\(7));

-- Location: FF_X25_Y20_N25
\inst2|nios2_qsys_0|M_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[23]~9_combout\,
	asdata => \inst2|nios2_qsys_0|M_st_data[15]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(23));

-- Location: FF_X35_Y11_N11
\inst2|pio_angle|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[15]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(15));

-- Location: LCCOMB_X30_Y23_N6
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X30_Y23_N8
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X30_Y23_N10
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X30_Y23_N12
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X30_Y23_N14
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X30_Y23_N16
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X35_Y11_N29
\inst2|pio_angle|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[14]~5_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(14));

-- Location: FF_X27_Y21_N13
\inst2|nios2_qsys_0|M_rot_step1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[21]~19_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[19]~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(21));

-- Location: LCCOMB_X26_Y22_N26
\inst2|nios2_qsys_0|Mn_rot_step2[13]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_step1\(13),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(9),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(2),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[13]~28_combout\);

-- Location: FF_X27_Y22_N21
\inst2|nios2_qsys_0|M_rot_step1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[5]~23_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[3]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(5));

-- Location: FF_X27_Y22_N7
\inst2|nios2_qsys_0|M_rot_step1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[1]~16_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[31]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(1));

-- Location: LCCOMB_X26_Y22_N2
\inst2|nios2_qsys_0|Mn_rot_step2[5]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_step1\(1),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(5),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(2),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[5]~12_combout\);

-- Location: FF_X37_Y11_N5
\inst2|pio_angle|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[5]~6_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(5));

-- Location: FF_X30_Y15_N7
\inst2|pio_lcd_data|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|read_mux_out[4]~4_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|readdata\(4));

-- Location: FF_X37_Y11_N17
\inst2|pio_angle|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[12]~9_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(12));

-- Location: FF_X30_Y15_N9
\inst2|pio_lcd_data|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|read_mux_out[3]~5_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|readdata\(3));

-- Location: FF_X35_Y11_N9
\inst2|pio_angle|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[11]~11_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(11));

-- Location: FF_X35_Y11_N19
\inst2|pio_angle|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[10]~13_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(10));

-- Location: FF_X35_Y11_N21
\inst2|pio_angle|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[1]~14_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(1));

-- Location: FF_X32_Y14_N5
\inst2|pio_lcd_data|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|read_mux_out[1]~7_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|readdata\(1));

-- Location: FF_X25_Y20_N29
\inst2|nios2_qsys_0|M_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[17]~10_combout\,
	asdata => \inst2|nios2_qsys_0|M_st_data[9]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(17));

-- Location: FF_X37_Y15_N29
\inst2|pio_angle|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[9]~15_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(9));

-- Location: M9K_X33_Y20_N0
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_jtag_uart_0:jtag_uart_0|cpu_ASK2_jtag_uart_0_scfifo_w:the_cpu_ASK2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \inst2|jtag_uart_0|r_val~0_combout\,
	ena2 => \inst2|jtag_uart_0|fifo_wr~q\,
	clr0 => \inst2|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	portadatain => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y24_N16
\inst2|jtag_uart_0|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|Add0~0_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & VCC)) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (GND)))
-- \inst2|jtag_uart_0|Add0~1\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart_0|Add0~0_combout\,
	cout => \inst2|jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X29_Y24_N18
\inst2|jtag_uart_0|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|Add0~2_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\inst2|jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\inst2|jtag_uart_0|Add0~1\))
-- \inst2|jtag_uart_0|Add0~3\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\inst2|jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart_0|Add0~1\,
	combout => \inst2|jtag_uart_0|Add0~2_combout\,
	cout => \inst2|jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X29_Y24_N20
\inst2|jtag_uart_0|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|Add0~4_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\inst2|jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst2|jtag_uart_0|Add0~3\ $ (GND)))
-- \inst2|jtag_uart_0|Add0~5\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\inst2|jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart_0|Add0~3\,
	combout => \inst2|jtag_uart_0|Add0~4_combout\,
	cout => \inst2|jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X29_Y24_N22
\inst2|jtag_uart_0|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|Add0~6_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\inst2|jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst2|jtag_uart_0|Add0~5\))
-- \inst2|jtag_uart_0|Add0~7\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\inst2|jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart_0|Add0~5\,
	combout => \inst2|jtag_uart_0|Add0~6_combout\,
	cout => \inst2|jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X29_Y24_N24
\inst2|jtag_uart_0|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|Add0~8_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst2|jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst2|jtag_uart_0|Add0~7\ $ (GND)))
-- \inst2|jtag_uart_0|Add0~9\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst2|jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst2|jtag_uart_0|Add0~7\,
	combout => \inst2|jtag_uart_0|Add0~8_combout\,
	cout => \inst2|jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X29_Y24_N26
\inst2|jtag_uart_0|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|Add0~10_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst2|jtag_uart_0|Add0~9\)) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst2|jtag_uart_0|Add0~9\ & VCC))
-- \inst2|jtag_uart_0|Add0~11\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst2|jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \inst2|jtag_uart_0|Add0~9\,
	combout => \inst2|jtag_uart_0|Add0~10_combout\,
	cout => \inst2|jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X29_Y24_N28
\inst2|jtag_uart_0|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|Add0~12_combout\ = !\inst2|jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|jtag_uart_0|Add0~11\,
	combout => \inst2|jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X30_Y24_N12
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # (!\inst2|jtag_uart_0|wr_rfifo~combout\)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = 
-- CARRY(\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (!\inst2|jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst2|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: M9K_X33_Y24_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"779E4381A2EA0CBEA96C099A66A698E4A42D13A607A190D250526D1B1801E4D100B96EC14D2FC52B00E3041061761E186C70F9589E04010F4189D4806192F373",
	mem_init1 => X"840DAD91804DF66960BD8CEE754005020D6F1058AEF65880661C49120CE7C512303CCF56B3492F93834430A26B0E13A52400FD44117DAF560632B30828181B00C4A5857069FA5463285123E171982C120AABD44A478A54844F5A35116E60F95D329B26A247AE46A3789C445931C0A4D64BA958490719CD65F2E0F88C2A2B30DDCFC2A3A970370A358ACA359B49CE425F16926C6402299EEB68A6D601707090EC6420A51BA3742A5492800604D0A584C1095ED11D910364F7917C6E8B7D0D0D08D3324D90717120864497FA0C4428399ACE665698DCFCA442B80E25826995F6DB6D238D23661A5408234521D82C601B3C54B1643A84C9E59330304D070A4FEA57",
	mem_init0 => X"0399625E57A10F6C34A11400EC43378C45F06A1070CF242E8C8645A0750C6001125F2C8153B4E0B87394126C70BAF564701B20C167937370241432394289A148D0FE8E00931CE653D2101E7A710B512E566065E452042BCE8E63A3097E143525C3A942F131D05C24970000E1735C68570701866C06898D2C33251B506284F201EC705C3684C25591FD526A151D0B6554A801EEE255018F2EA62B98CAA82EB247EE2150CD7CDB573648CCE4AB25305D78BBD1CEF0F0EC3CCF0291C400673274AC424F0347CB73C3517CC94CAF864322298D18C71FADD3E5C04184FE7F56BD020984A2889EB42D89110397AA75D6EC751D5C6E5201A4B85A08BDCAE4168B35C4B5",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_nios2_oci:the_cpu_ASK2_nios2_qsys_0_nios2_oci|cpu_ASK2_nios2_qsys_0_nios2_ocimem:the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram_module:cpu_ASK2_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ld81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: DSPOUT_X13_Y18_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \inst2|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X30_Y24_N16
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst2|jtag_uart_0|wr_rfifo~combout\)))))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst2|jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst2|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X34_Y11_N6
\inst3|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~1_combout\ = (\inst3|ST_REST\(1)) # ((\inst3|ST_REST\(0)) # ((\inst3|ST_REST\(3)) # (\inst3|ST_REST\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ST_REST\(1),
	datab => \inst3|ST_REST\(0),
	datac => \inst3|ST_REST\(3),
	datad => \inst3|ST_REST\(2),
	combout => \inst3|LessThan0~1_combout\);

-- Location: FF_X37_Y18_N27
\inst2|pio_res_nrd_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nrd_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(1));

-- Location: FF_X38_Y18_N21
\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X37_Y17_N20
\inst2|pio_res_nsample|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample|always0~0_combout\ = (\inst2|addr_router_001|Equal2~3_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(4) & (\inst2|nios2_qsys_0|M_alu_result\(7) & 
-- !\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~3_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(4),
	datac => \inst2|nios2_qsys_0|M_alu_result\(7),
	datad => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nsample|always0~0_combout\);

-- Location: FF_X35_Y14_N1
\inst2|pio_i_max|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(15),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(15));

-- Location: FF_X35_Y14_N23
\inst2|pio_i_max|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(12),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(12));

-- Location: FF_X35_Y14_N11
\inst2|pio_i_max|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(10),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(10));

-- Location: FF_X35_Y14_N19
\inst2|pio_i_max|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|data_out[6]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(6));

-- Location: FF_X35_Y15_N27
\inst2|pio_i_max|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|data_out[1]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(1));

-- Location: FF_X37_Y17_N23
\inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X35_Y20_N14
\inst2|addr_router_001|Equal7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal7~0_combout\ = (\inst2|addr_router_001|Equal2~2_combout\ & (\inst2|addr_router_001|Equal2~0_combout\ & (\inst2|nios2_qsys_0|M_alu_result\(6) & !\inst2|nios2_qsys_0|M_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~2_combout\,
	datab => \inst2|addr_router_001|Equal2~0_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(6),
	datad => \inst2|nios2_qsys_0|M_alu_result\(5),
	combout => \inst2|addr_router_001|Equal7~0_combout\);

-- Location: FF_X37_Y19_N23
\inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(1));

-- Location: FF_X38_Y23_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X38_Y23_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X36_Y14_N3
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X36_Y18_N25
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X36_Y15_N25
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X36_Y18_N2
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\ = (\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # (!\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- (\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\);

-- Location: FF_X38_Y18_N11
\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X38_Y17_N11
\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X36_Y19_N15
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X34_Y17_N17
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X34_Y17_N27
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X34_Y17_N4
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~9_combout\ = (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # 
-- (!\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & (((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~9_combout\);

-- Location: LCCOMB_X34_Y17_N24
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~10_combout\ = (\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~9_combout\) # 
-- ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~9_combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~10_combout\);

-- Location: LCCOMB_X31_Y17_N26
\inst2|rsp_xbar_mux_001|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|WideOr1~0_combout\ = (!\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & (!\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0) & 
-- !\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X31_Y17_N30
\inst2|rsp_xbar_mux_001|WideOr1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|WideOr1~1_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (((\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\) # 
-- (!\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & ((\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\) # (!\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X35_Y20_N26
\inst2|addr_router_001|Equal6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal6~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(6) & !\inst2|nios2_qsys_0|M_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_alu_result\(6),
	datad => \inst2|nios2_qsys_0|M_alu_result\(5),
	combout => \inst2|addr_router_001|Equal6~0_combout\);

-- Location: LCCOMB_X35_Y19_N10
\inst2|addr_router_001|Equal9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal9~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(6) & \inst2|nios2_qsys_0|M_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(6),
	datad => \inst2|nios2_qsys_0|M_alu_result\(5),
	combout => \inst2|addr_router_001|Equal9~0_combout\);

-- Location: FF_X38_Y17_N31
\inst2|pio_res_nsoe_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(1));

-- Location: FF_X37_Y18_N31
\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X35_Y17_N10
\inst2|pio_i_max_s1_translator|av_waitrequest_generated~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator|av_waitrequest_generated~0_combout\ = \inst2|pio_i_max_s1_translator|wait_latency_counter\(0) $ (((\inst2|addr_router_001|Equal4~0_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(7) & 
-- \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|wait_latency_counter\(0),
	datab => \inst2|addr_router_001|Equal4~0_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(7),
	datad => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_i_max_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X35_Y17_N14
\inst2|pio_i_max_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator|read_latency_shift_reg~0_combout\ = (!\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst2|pio_i_max_s1_translator|wait_latency_counter\(1) & 
-- (\inst2|addr_router_001|Equal4~1_combout\ & \inst2|pio_i_max_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|pio_i_max_s1_translator|wait_latency_counter\(1),
	datac => \inst2|addr_router_001|Equal4~1_combout\,
	datad => \inst2|pio_i_max_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \inst2|pio_i_max_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X35_Y19_N30
\inst2|addr_router_001|Equal5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal5~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(6) & \inst2|nios2_qsys_0|M_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(6),
	datad => \inst2|nios2_qsys_0|M_alu_result\(5),
	combout => \inst2|addr_router_001|Equal5~0_combout\);

-- Location: LCCOMB_X35_Y19_N16
\inst2|addr_router_001|Equal5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal5~1_combout\ = (\inst2|addr_router_001|Equal5~0_combout\ & (\inst2|addr_router_001|Equal2~0_combout\ & (\inst2|addr_router_001|Equal2~2_combout\ & \inst2|addr_router_001|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal5~0_combout\,
	datab => \inst2|addr_router_001|Equal2~0_combout\,
	datac => \inst2|addr_router_001|Equal2~2_combout\,
	datad => \inst2|addr_router_001|Equal3~2_combout\,
	combout => \inst2|addr_router_001|Equal5~1_combout\);

-- Location: LCCOMB_X36_Y15_N28
\inst2|addr_router_001|src_channel[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|src_channel[1]~0_combout\ = (!\inst2|addr_router_001|Equal5~1_combout\ & (((!\inst2|addr_router_001|Equal3~2_combout\ & !\inst2|addr_router_001|Equal11~0_combout\)) # (!\inst2|addr_router_001|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal5~1_combout\,
	datab => \inst2|addr_router_001|Equal3~2_combout\,
	datac => \inst2|addr_router_001|Equal7~0_combout\,
	datad => \inst2|addr_router_001|Equal11~0_combout\,
	combout => \inst2|addr_router_001|src_channel[1]~0_combout\);

-- Location: LCCOMB_X35_Y20_N22
\inst2|addr_router_001|src_channel[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|src_channel[1]~1_combout\ = (!\inst2|addr_router_001|Equal9~1_combout\ & (!\inst2|addr_router_001|Equal1~0_combout\ & ((!\inst2|addr_router_001|Equal2~1_combout\) # (!\inst2|addr_router_001|Equal13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal9~1_combout\,
	datab => \inst2|addr_router_001|Equal1~0_combout\,
	datac => \inst2|addr_router_001|Equal13~0_combout\,
	datad => \inst2|addr_router_001|Equal2~1_combout\,
	combout => \inst2|addr_router_001|src_channel[1]~1_combout\);

-- Location: LCCOMB_X37_Y17_N14
\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~0_combout\ = (\inst2|addr_router_001|Equal2~4_combout\ & (\inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- !\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~4_combout\,
	datab => \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X36_Y14_N22
\inst2|cmd_xbar_demux_001|WideOr0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~6_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2_combout\) # ((!\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|addr_router_001|Equal3~3_combout\ & \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|addr_router_001|Equal3~3_combout\,
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~6_combout\);

-- Location: LCCOMB_X38_Y16_N18
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (!\inst2|pio_res_nwr_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nwr|always0~0_combout\ & (\inst2|nios2_qsys_0|d_write~q\ $ 
-- (\inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_res_nwr|always0~0_combout\,
	combout => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: FF_X35_Y19_N7
\inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X35_Y19_N2
\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~0_combout\ = (!\inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(1) & (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- (\inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(0) $ (\inst2|nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(0),
	datab => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(1),
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X36_Y17_N12
\inst2|cmd_xbar_demux_001|WideOr0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~7_combout\ = (\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2_combout\) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # (\inst2|cmd_xbar_demux_001|WideOr0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \inst2|cmd_xbar_demux_001|WideOr0~6_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~7_combout\);

-- Location: FF_X29_Y15_N7
\inst2|nios2_qsys_0|M_shift_rot_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_stall_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_stall~q\);

-- Location: LCCOMB_X23_Y22_N14
\inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(7),
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(7),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~4_combout\);

-- Location: LCCOMB_X24_Y18_N6
\inst2|nios2_qsys_0|Add8|auto_generated|_~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst2|nios2_qsys_0|M_mul_src2[7]~7_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~0_combout\);

-- Location: LCCOMB_X24_Y18_N24
\inst2|nios2_qsys_0|Add8|auto_generated|_~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst2|nios2_qsys_0|M_mul_src2[6]~6_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~1_combout\);

-- Location: FF_X24_Y17_N13
\inst2|nios2_qsys_0|E_src2_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[5]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(5));

-- Location: LCCOMB_X24_Y18_N26
\inst2|nios2_qsys_0|Add8|auto_generated|_~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst2|nios2_qsys_0|M_mul_src2[5]~5_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~2_combout\);

-- Location: LCCOMB_X26_Y21_N12
\inst2|nios2_qsys_0|Add8|auto_generated|_~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~5_combout\);

-- Location: LCCOMB_X26_Y21_N6
\inst2|nios2_qsys_0|Add8|auto_generated|_~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~6_combout\);

-- Location: LCCOMB_X28_Y21_N12
\inst2|nios2_qsys_0|E_alu_result[7]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[7]~0_combout\,
	datab => \inst2|nios2_qsys_0|E_compare_op\(0),
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|M_mul_src2[7]~7_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[7]~2_combout\);

-- Location: LCCOMB_X29_Y21_N12
\inst2|nios2_qsys_0|E_alu_result[5]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|M_mul_src2[5]~5_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(0),
	datad => \inst2|nios2_qsys_0|E_src1[5]~2_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[5]~5_combout\);

-- Location: LCCOMB_X25_Y17_N20
\inst2|nios2_qsys_0|Add8|auto_generated|_~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mul_src2[14]~14_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~8_combout\);

-- Location: LCCOMB_X27_Y20_N2
\inst2|nios2_qsys_0|Add8|auto_generated|_~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[12]~12_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~10_combout\);

-- Location: FF_X24_Y17_N17
\inst2|nios2_qsys_0|E_src2_imm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[10]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(10));

-- Location: LCCOMB_X25_Y17_N2
\inst2|nios2_qsys_0|Add8|auto_generated|_~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mul_src2[10]~10_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~12_combout\);

-- Location: LCCOMB_X29_Y19_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(9),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(9),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~28_combout\);

-- Location: LCCOMB_X25_Y17_N8
\inst2|nios2_qsys_0|Add8|auto_generated|_~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[9]~9_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~13_combout\);

-- Location: LCCOMB_X24_Y18_N12
\inst2|nios2_qsys_0|Add8|auto_generated|_~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst2|nios2_qsys_0|M_mul_src2[8]~8_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~14_combout\);

-- Location: LCCOMB_X28_Y18_N30
\inst2|nios2_qsys_0|E_alu_result[14]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[14]~14_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[14]~8_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[14]~8_combout\);

-- Location: FF_X26_Y16_N11
\inst2|nios2_qsys_0|E_extra_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[10]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(10));

-- Location: LCCOMB_X27_Y17_N30
\inst2|nios2_qsys_0|E_alu_result[13]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|E_src1[13]~9_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[13]~13_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[13]~14_combout\);

-- Location: LCCOMB_X27_Y20_N12
\inst2|nios2_qsys_0|E_alu_result[11]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|E_src1[11]~11_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[11]~11_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[11]~17_combout\);

-- Location: LCCOMB_X27_Y17_N26
\inst2|nios2_qsys_0|E_alu_result[10]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[10]~10_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[10]~12_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[10]~20_combout\);

-- Location: FF_X21_Y16_N7
\inst2|nios2_qsys_0|E_extra_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[6]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(6));

-- Location: FF_X21_Y18_N29
\inst2|nios2_qsys_0|E_extra_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[4]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(4));

-- Location: FF_X20_Y16_N7
\inst2|nios2_qsys_0|E_extra_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[1]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(1));

-- Location: LCCOMB_X28_Y21_N2
\inst2|nios2_qsys_0|E_alu_result[2]~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|E_compare_op\(1),
	datac => \inst2|nios2_qsys_0|E_src1[2]~5_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[2]~38_combout\);

-- Location: LCCOMB_X38_Y18_N12
\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|addr_router_001|Equal2~3_combout\ & (\inst2|addr_router_001|Equal11~0_combout\ & 
-- (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~3_combout\,
	datab => \inst2|addr_router_001|Equal11~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X37_Y18_N22
\inst2|pio_res_nrd_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator|Add0~0_combout\ = \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(1) $ (\inst2|pio_res_nrd_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_res_nrd_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X37_Y18_N26
\inst2|pio_res_nrd_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator|wait_latency_counter~2_combout\ = (\inst2|pio_res_nrd_s1_translator|Add0~0_combout\ & (\inst2|pio_res_nrd|always0~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- !\inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nrd_s1_translator|Add0~0_combout\,
	datab => \inst2|pio_res_nrd|always0~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_res_nrd_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X37_Y17_N0
\inst2|addr_router_001|Equal10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal10~0_combout\ = (\inst2|addr_router_001|Equal2~3_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(4) & \inst2|nios2_qsys_0|M_alu_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~3_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(4),
	datac => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|addr_router_001|Equal10~0_combout\);

-- Location: FF_X38_Y18_N31
\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X32_Y14_N0
\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(7) & 
-- (\inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\ & \inst2|addr_router_001|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(7),
	datac => \inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst2|addr_router_001|Equal8~0_combout\,
	combout => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X35_Y12_N22
\inst1|Selector3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|Selector3~0_combout\ = (\inst1|state.S5~q\ & ((\inst1|ST\(4)) # ((\inst1|Selector0~0_combout\ & \inst1|ST\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Selector0~0_combout\,
	datab => \inst1|ST\(0),
	datac => \inst1|state.S5~q\,
	datad => \inst1|ST\(4),
	combout => \inst1|Selector3~0_combout\);

-- Location: LCCOMB_X36_Y12_N6
\inst1|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|LessThan0~0_combout\ = (((!\inst1|ST\(0)) # (!\inst1|ST\(2))) # (!\inst1|ST\(1))) # (!\inst1|ST\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ST\(3),
	datab => \inst1|ST\(1),
	datac => \inst1|ST\(2),
	datad => \inst1|ST\(0),
	combout => \inst1|LessThan0~0_combout\);

-- Location: FF_X34_Y13_N21
\inst1|DATA_OUT_ADC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[11]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(11));

-- Location: FF_X35_Y12_N31
\inst1|DATA_OUT_ADC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[10]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(10));

-- Location: FF_X34_Y13_N1
\inst1|DATA_OUT_ADC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	asdata => \inst1|SHIFT_REG_REC\(2),
	sload => VCC,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(2));

-- Location: FF_X34_Y13_N19
\inst1|DATA_OUT_ADC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[0]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(0));

-- Location: LCCOMB_X34_Y13_N24
\inst7|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Add2~0_combout\ = \inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|DATA_OUT_ADC\(15),
	datad => \inst1|DATA_OUT_ADC\(0),
	combout => \inst7|Add2~0_combout\);

-- Location: LCCOMB_X36_Y14_N10
\inst2|pio_pwm_in|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|always0~1_combout\ = (!\inst2|pio_pwm_in_s1_translator|wait_latency_counter\(1) & (!\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\inst2|pio_pwm_in_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_pwm_in_s1_translator|wait_latency_counter\(1),
	datac => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_pwm_in_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_pwm_in|always0~1_combout\);

-- Location: LCCOMB_X36_Y20_N6
\inst2|pio_lcd_control_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator|Add0~0_combout\ = \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0) $ (\inst2|pio_lcd_control_s1_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_lcd_control_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X37_Y17_N22
\inst2|pio_led2_led1_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator|wait_latency_counter~2_combout\ = (\inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst2|pio_led2_led1_s1_translator|wait_latency_counter\(1) $ 
-- (\inst2|pio_led2_led1_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst2|pio_led2_led1_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_led2_led1_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_led2_led1_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X35_Y19_N12
\inst2|addr_router_001|Equal7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal7~1_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(5) & (\inst2|nios2_qsys_0|M_alu_result\(6) & (\inst2|addr_router_001|Equal2~1_combout\ & \inst2|addr_router_001|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(5),
	datab => \inst2|nios2_qsys_0|M_alu_result\(6),
	datac => \inst2|addr_router_001|Equal2~1_combout\,
	datad => \inst2|addr_router_001|Equal3~2_combout\,
	combout => \inst2|addr_router_001|Equal7~1_combout\);

-- Location: LCCOMB_X37_Y19_N8
\inst2|pio_a1_a0_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator|Add0~0_combout\ = \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(1) $ (\inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_a1_a0_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X37_Y19_N22
\inst2|pio_a1_a0_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator|wait_latency_counter~2_combout\ = (!\inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\ & (\inst2|pio_a1_a0|always0~3_combout\ & (\inst2|pio_a1_a0_s1_translator|Add0~0_combout\ & 
-- \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst2|pio_a1_a0|always0~3_combout\,
	datac => \inst2|pio_a1_a0_s1_translator|Add0~0_combout\,
	datad => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst2|pio_a1_a0_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X35_Y23_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(0));

-- Location: FF_X20_Y23_N5
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X20_Y23_N0
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X20_Y23_N26
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X25_Y15_N16
\inst2|nios2_qsys_0|D_ctrl_b_is_dst~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(4),
	datab => \inst2|nios2_qsys_0|D_iw\(0),
	datac => \inst2|nios2_qsys_0|D_iw\(3),
	datad => \inst2|nios2_qsys_0|D_iw\(5),
	combout => \inst2|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X25_Y15_N18
\inst2|nios2_qsys_0|Equal4~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|Equal4~0_combout\);

-- Location: LCCOMB_X21_Y18_N4
\inst2|nios2_qsys_0|D_src2_hazard_M~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_wr_dst_reg~q\,
	datac => \inst2|nios2_qsys_0|M_dst_regnum\(4),
	datad => \inst2|nios2_qsys_0|D_iw\(26),
	combout => \inst2|nios2_qsys_0|D_src2_hazard_M~0_combout\);

-- Location: FF_X31_Y14_N13
\inst2|nios2_qsys_0|d_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~38_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(8));

-- Location: FF_X25_Y16_N15
\inst2|nios2_qsys_0|E_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_control_reg_rddata\(0));

-- Location: LCCOMB_X28_Y16_N8
\inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_control_reg_rddata\(0),
	datab => \inst2|nios2_qsys_0|E_ctrl_rdctl_inst~q\,
	datac => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	combout => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2_combout\);

-- Location: FF_X25_Y18_N13
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte3_data[7]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(31));

-- Location: FF_X29_Y21_N19
\inst2|nios2_qsys_0|M_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[31]~43_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(31));

-- Location: LCCOMB_X23_Y18_N22
\inst2|nios2_qsys_0|E_src2[31]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(31),
	combout => \inst2|nios2_qsys_0|E_src2[31]~0_combout\);

-- Location: FF_X27_Y20_N7
\inst2|nios2_qsys_0|M_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[30]~45_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(30));

-- Location: FF_X24_Y23_N5
\inst2|nios2_qsys_0|M_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~35_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(29));

-- Location: FF_X25_Y18_N9
\inst2|nios2_qsys_0|M_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[29]~47_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(29));

-- Location: LCCOMB_X25_Y18_N26
\inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(29),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(29),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~36_combout\);

-- Location: LCCOMB_X23_Y21_N8
\inst2|nios2_qsys_0|E_src2[29]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(29),
	datac => \inst2|nios2_qsys_0|E_src2[29]~4_combout\,
	combout => \inst2|nios2_qsys_0|E_src2[29]~5_combout\);

-- Location: FF_X27_Y19_N31
\inst2|nios2_qsys_0|M_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[28]~49_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(28));

-- Location: FF_X26_Y17_N13
\inst2|nios2_qsys_0|E_src2_imm[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[28]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(28));

-- Location: LCCOMB_X20_Y20_N24
\inst2|nios2_qsys_0|E_src2[28]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(28),
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|E_src2[28]~6_combout\,
	combout => \inst2|nios2_qsys_0|E_src2[28]~7_combout\);

-- Location: FF_X25_Y18_N7
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte3_data[3]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(27));

-- Location: FF_X25_Y18_N17
\inst2|nios2_qsys_0|M_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(27));

-- Location: FF_X27_Y19_N19
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte3_data[2]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(26));

-- Location: FF_X27_Y19_N21
\inst2|nios2_qsys_0|M_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[26]~53_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(26));

-- Location: LCCOMB_X27_Y19_N22
\inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~42\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datab => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(26),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_alu_result\(26),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~42_combout\);

-- Location: FF_X25_Y22_N25
\inst2|nios2_qsys_0|M_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~43_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(25));

-- Location: FF_X27_Y20_N25
\inst2|nios2_qsys_0|M_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[25]~55_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(25));

-- Location: LCCOMB_X27_Y19_N26
\inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~44\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result\(25),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_alu_result\(25),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~44_combout\);

-- Location: LCCOMB_X25_Y17_N28
\inst2|nios2_qsys_0|E_src2[25]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src2[25]~12_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(25),
	combout => \inst2|nios2_qsys_0|E_src2[25]~13_combout\);

-- Location: FF_X25_Y21_N5
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte3_data[0]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(24));

-- Location: FF_X25_Y21_N7
\inst2|nios2_qsys_0|M_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[24]~57_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(24));

-- Location: LCCOMB_X25_Y21_N0
\inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~46\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(24),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(24),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~46_combout\);

-- Location: LCCOMB_X25_Y19_N26
\inst2|nios2_qsys_0|E_src2[24]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(24),
	datad => \inst2|nios2_qsys_0|E_src2[24]~14_combout\,
	combout => \inst2|nios2_qsys_0|E_src2[24]~15_combout\);

-- Location: FF_X27_Y19_N17
\inst2|nios2_qsys_0|M_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~47_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(23));

-- Location: FF_X27_Y19_N3
\inst2|nios2_qsys_0|M_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[23]~59_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(23));

-- Location: LCCOMB_X27_Y19_N12
\inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~48\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(23),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(23),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~48_combout\);

-- Location: LCCOMB_X25_Y20_N8
\inst2|nios2_qsys_0|E_src2[23]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data[23]~9_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(23),
	combout => \inst2|nios2_qsys_0|E_src2[23]~16_combout\);

-- Location: FF_X27_Y23_N27
\inst2|nios2_qsys_0|M_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~49_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(22));

-- Location: FF_X25_Y21_N27
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(22));

-- Location: FF_X26_Y17_N11
\inst2|nios2_qsys_0|E_src2_imm[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[21]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(21));

-- Location: FF_X25_Y21_N23
\inst2|nios2_qsys_0|M_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[21]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(21));

-- Location: LCCOMB_X27_Y18_N10
\inst2|nios2_qsys_0|E_src2[21]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(21),
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|M_st_data[21]~14_combout\,
	combout => \inst2|nios2_qsys_0|E_src2[21]~18_combout\);

-- Location: FF_X30_Y21_N25
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(20));

-- Location: LCCOMB_X27_Y18_N20
\inst2|nios2_qsys_0|E_src2[20]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data[20]~13_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(20),
	combout => \inst2|nios2_qsys_0|E_src2[20]~19_combout\);

-- Location: FF_X24_Y21_N15
\inst2|nios2_qsys_0|M_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~55_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(19));

-- Location: FF_X29_Y21_N21
\inst2|nios2_qsys_0|M_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[19]~67_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(19));

-- Location: LCCOMB_X24_Y21_N0
\inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~56\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(19),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result\(19),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~56_combout\);

-- Location: LCCOMB_X25_Y20_N26
\inst2|nios2_qsys_0|E_src2[18]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data[18]~11_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(18),
	combout => \inst2|nios2_qsys_0|E_src2[18]~21_combout\);

-- Location: FF_X26_Y22_N19
\inst2|nios2_qsys_0|M_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~59_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(17));

-- Location: FF_X26_Y18_N3
\inst2|nios2_qsys_0|M_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[17]~71_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(17));

-- Location: LCCOMB_X26_Y18_N22
\inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~60\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result\(17),
	datad => \inst2|nios2_qsys_0|M_alu_result\(17),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~60_combout\);

-- Location: LCCOMB_X25_Y20_N4
\inst2|nios2_qsys_0|E_src2[17]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data[17]~10_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(17),
	combout => \inst2|nios2_qsys_0|E_src2[17]~22_combout\);

-- Location: FF_X27_Y20_N19
\inst2|nios2_qsys_0|M_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[15]~75_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(15));

-- Location: FF_X23_Y18_N29
\inst2|nios2_qsys_0|E_ctrl_alu_signed_comparison\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_alu_signed_comparison~q\);

-- Location: LCCOMB_X23_Y18_N30
\inst2|nios2_qsys_0|E_src2[31]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(31),
	combout => \inst2|nios2_qsys_0|E_src2[31]~24_combout\);

-- Location: LCCOMB_X23_Y18_N0
\inst2|nios2_qsys_0|Add8|auto_generated|_~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[31]~0_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst2|nios2_qsys_0|E_src2[31]~24_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_signed_comparison~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~15_combout\);

-- Location: LCCOMB_X23_Y18_N26
\inst2|nios2_qsys_0|E_arith_src1[31]\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_signed_comparison~q\,
	combout => \inst2|nios2_qsys_0|E_arith_src1\(31));

-- Location: LCCOMB_X25_Y17_N12
\inst2|nios2_qsys_0|Add8|auto_generated|_~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[30]~2_combout\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(30),
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~16_combout\);

-- Location: LCCOMB_X23_Y21_N2
\inst2|nios2_qsys_0|Add8|auto_generated|_~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(29),
	datac => \inst2|nios2_qsys_0|E_src2[29]~4_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~17_combout\);

-- Location: LCCOMB_X20_Y20_N18
\inst2|nios2_qsys_0|Add8|auto_generated|_~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(28),
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|E_src2[28]~6_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~18_combout\);

-- Location: LCCOMB_X25_Y19_N12
\inst2|nios2_qsys_0|Add8|auto_generated|_~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(27),
	datad => \inst2|nios2_qsys_0|E_src2[27]~8_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~19_combout\);

-- Location: LCCOMB_X25_Y17_N14
\inst2|nios2_qsys_0|Add8|auto_generated|_~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datab => \inst2|nios2_qsys_0|E_src2[25]~12_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(25),
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~21_combout\);

-- Location: LCCOMB_X25_Y19_N14
\inst2|nios2_qsys_0|Add8|auto_generated|_~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(24),
	datad => \inst2|nios2_qsys_0|E_src2[24]~14_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~22_combout\);

-- Location: LCCOMB_X25_Y20_N16
\inst2|nios2_qsys_0|Add8|auto_generated|_~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_st_data[23]~9_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(23),
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~23_combout\);

-- Location: LCCOMB_X25_Y20_N2
\inst2|nios2_qsys_0|Add8|auto_generated|_~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_st_data[18]~11_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(18),
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~28_combout\);

-- Location: LCCOMB_X27_Y20_N4
\inst2|nios2_qsys_0|Add8|auto_generated|_~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst2|nios2_qsys_0|M_mul_src2[15]~15_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~31_combout\);

-- Location: LCCOMB_X21_Y17_N8
\inst2|nios2_qsys_0|D_src2_hazard_E~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_dst_regnum\(0),
	datab => \inst2|nios2_qsys_0|E_dst_regnum\(1),
	datac => \inst2|nios2_qsys_0|D_iw\(23),
	datad => \inst2|nios2_qsys_0|D_iw\(22),
	combout => \inst2|nios2_qsys_0|D_src2_hazard_E~0_combout\);

-- Location: LCCOMB_X20_Y18_N20
\inst2|nios2_qsys_0|D_src2_hazard_E~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_dst_regnum\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(24),
	datac => \inst2|nios2_qsys_0|E_dst_regnum\(2),
	datad => \inst2|nios2_qsys_0|D_iw\(25),
	combout => \inst2|nios2_qsys_0|D_src2_hazard_E~1_combout\);

-- Location: LCCOMB_X20_Y18_N2
\inst2|nios2_qsys_0|D_src2_hazard_E~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datac => \inst2|nios2_qsys_0|D_src2_hazard_E~0_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_hazard_E~1_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_hazard_E~2_combout\);

-- Location: FF_X37_Y14_N13
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X37_Y14_N12
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X36_Y14_N31
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X36_Y14_N30
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)) # (!\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X32_Y21_N10
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\inst2|nios2_qsys_0|d_read~q\ & (\inst2|cmd_xbar_mux_001|saved_grant\(1) & !\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_read~q\,
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X32_Y21_N20
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\inst2|cmd_xbar_mux_001|WideOr1~combout\ & ((\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\) # 
-- ((\inst2|nios2_qsys_0|i_read~q\ & \inst2|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|i_read~q\,
	datab => \inst2|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	combout => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: FF_X35_Y18_N13
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X36_Y18_N23
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X36_Y18_N22
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X36_Y18_N9
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X36_Y18_N24
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))) # 
-- (!\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X36_Y15_N1
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X36_Y15_N0
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)) # (!\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X36_Y15_N24
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (((\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # 
-- (!\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)) # 
-- (!\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X36_Y20_N1
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X36_Y20_N0
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X38_Y18_N25
\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X38_Y18_N24
\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X38_Y18_N27
\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X38_Y18_N26
\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X32_Y14_N3
\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X32_Y14_N2
\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X38_Y17_N10
\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))) # (!\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # 
-- (!\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X36_Y19_N7
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X36_Y19_N6
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X36_Y19_N14
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))) # (!\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X37_Y19_N11
\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X37_Y19_N10
\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)) # (!\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X35_Y17_N7
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X35_Y17_N6
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)) # (!\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X35_Y17_N25
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X34_Y17_N16
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & (((\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # 
-- (!\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)) # 
-- (!\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X35_Y19_N1
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X35_Y19_N0
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X34_Y18_N26
\inst2|cmd_xbar_demux_001|src0_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|src0_valid~0_combout\ = (\inst2|addr_router_001|Equal1~0_combout\ & ((\inst2|nios2_qsys_0|d_write~q\) # ((\inst2|nios2_qsys_0|d_read~q\ & !\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal1~0_combout\,
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X34_Y20_N26
\inst2|cmd_xbar_mux|update_grant~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|update_grant~0_combout\ = (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & ((\inst2|cmd_xbar_mux|saved_grant\(0)) # (\inst2|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(0),
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \inst2|cmd_xbar_mux|update_grant~0_combout\);

-- Location: FF_X34_Y20_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~q\);

-- Location: LCCOMB_X36_Y15_N12
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst2|pio_angle_s1_translator|wait_latency_counter\(1) & (\inst2|pio_angle_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ & \inst2|nios2_qsys_0|d_write~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datab => \inst2|pio_angle_s1_translator|wait_latency_counter\(1),
	datac => \inst2|pio_angle_s1_translator|wait_latency_counter\(0),
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X36_Y15_N30
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (\inst2|addr_router_001|Equal7~0_combout\ & 
-- (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & \inst2|addr_router_001|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst2|addr_router_001|Equal7~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|addr_router_001|Equal11~0_combout\,
	combout => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X36_Y18_N30
\inst2|pio_lcd_data_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator|Add0~0_combout\ = \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1) $ (\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_lcd_data_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X38_Y17_N26
\inst2|pio_res_nsoe_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator|Add0~0_combout\ = \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0) $ (\inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_res_nsoe_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X38_Y17_N30
\inst2|pio_res_nsoe_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~1_combout\ = (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (\inst2|pio_res_nsoe_s1_translator|Add0~0_combout\ & \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \inst2|pio_res_nsoe_s1_translator|Add0~0_combout\,
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~1_combout\);

-- Location: LCCOMB_X37_Y18_N12
\inst2|sysid_qsys_0_control_slave_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator|Add0~0_combout\ = \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1) $ (\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1),
	datad => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0),
	combout => \inst2|sysid_qsys_0_control_slave_translator|Add0~0_combout\);

-- Location: LCCOMB_X37_Y18_N30
\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~2_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|Add0~0_combout\ & (!\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|Add0~0_combout\,
	datab => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X32_Y17_N6
\inst2|cmd_xbar_mux_001|update_grant~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|update_grant~0_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # (\inst2|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datad => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X36_Y19_N10
\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(1) & (\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \inst2|nios2_qsys_0|d_write~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X36_Y19_N4
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|addr_router_001|Equal6~1_combout\ & (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & 
-- (!\inst2|nios2_qsys_0|M_alu_result\(7) & \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal6~1_combout\,
	datab => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(7),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X36_Y14_N26
\inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1_combout\ = (!\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|addr_router_001|Equal3~3_combout\ & 
-- (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & !\inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|addr_router_001|Equal3~3_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X35_Y19_N6
\inst2|pio_sdo_adc_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~1_combout\ = (!\inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- (!\inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(0) & \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~1_combout\);

-- Location: LCCOMB_X35_Y19_N28
\inst2|pio_sdo_adc_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator|Add0~0_combout\ = \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(1) $ (\inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_sdo_adc_s1_translator|Add0~0_combout\);

-- Location: FF_X29_Y15_N23
\inst2|nios2_qsys_0|M_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_cnt\(1));

-- Location: FF_X29_Y15_N17
\inst2|nios2_qsys_0|M_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_cnt\(0));

-- Location: LCCOMB_X29_Y15_N2
\inst2|nios2_qsys_0|M_shift_rot_stall_nxt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_shift_rot_cnt\(0),
	datac => \inst2|nios2_qsys_0|M_shift_rot_cnt\(1),
	datad => \inst2|nios2_qsys_0|M_shift_rot_stall~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_stall_nxt~0_combout\);

-- Location: LCCOMB_X29_Y15_N6
\inst2|nios2_qsys_0|M_shift_rot_stall_nxt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_status_reg_pie~0_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_shift_rot~q\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_stall~q\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_stall_nxt~0_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_stall_nxt~1_combout\);

-- Location: FF_X21_Y19_N7
\inst2|nios2_qsys_0|M_mul_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_cnt_nxt[2]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_cnt\(2));

-- Location: FF_X23_Y16_N17
\inst2|nios2_qsys_0|D_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(5));

-- Location: LCCOMB_X25_Y15_N22
\inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(4),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(3),
	datad => \inst2|nios2_qsys_0|D_iw\(5),
	combout => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X24_Y14_N16
\inst2|nios2_qsys_0|Equal107~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_iw\(11),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|Equal107~0_combout\);

-- Location: FF_X34_Y16_N3
\inst2|nios2_qsys_0|d_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~50_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(15));

-- Location: LCCOMB_X27_Y15_N0
\inst2|nios2_qsys_0|Equal107~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datab => \inst2|nios2_qsys_0|D_iw\(11),
	datac => \inst2|nios2_qsys_0|D_iw\(14),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|Equal107~2_combout\);

-- Location: LCCOMB_X20_Y18_N14
\inst2|nios2_qsys_0|D_src1_hazard_E~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_dst_regnum\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(29),
	datac => \inst2|nios2_qsys_0|E_dst_regnum\(2),
	datad => \inst2|nios2_qsys_0|D_iw\(30),
	combout => \inst2|nios2_qsys_0|D_src1_hazard_E~1_combout\);

-- Location: FF_X30_Y22_N27
\inst2|nios2_qsys_0|d_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~126_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(22));

-- Location: LCCOMB_X26_Y23_N6
\inst2|nios2_qsys_0|M_shift_rot_result~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_pass0~q\,
	datab => \inst2|nios2_qsys_0|M_rot_mask\(6),
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill0~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~4_combout\);

-- Location: LCCOMB_X24_Y17_N12
\inst2|nios2_qsys_0|D_src2_imm[5]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(11),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[5]~2_combout\);

-- Location: FF_X26_Y22_N13
\inst2|nios2_qsys_0|M2_rot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(5));

-- Location: FF_X31_Y16_N31
\inst2|nios2_qsys_0|d_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~86_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(12));

-- Location: LCCOMB_X26_Y23_N26
\inst2|nios2_qsys_0|M_shift_rot_result~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_pass0~q\,
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill0~q\,
	datac => \inst2|nios2_qsys_0|M_rot_mask\(4),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~8_combout\);

-- Location: FF_X34_Y19_N19
\inst2|nios2_qsys_0|d_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~136_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(27));

-- Location: FF_X31_Y14_N15
\inst2|nios2_qsys_0|d_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~114_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(10));

-- Location: FF_X25_Y23_N21
\inst2|nios2_qsys_0|M_rot_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_mask[2]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_mask\(2));

-- Location: LCCOMB_X26_Y23_N12
\inst2|nios2_qsys_0|M_shift_rot_result~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_pass0~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill0~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(2),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~12_combout\);

-- Location: FF_X25_Y23_N31
\inst2|nios2_qsys_0|M_rot_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_mask[1]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_mask\(1));

-- Location: LCCOMB_X25_Y22_N16
\inst2|nios2_qsys_0|M_shift_rot_result~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_pass0~q\,
	datac => \inst2|nios2_qsys_0|M_rot_mask\(1),
	datad => \inst2|nios2_qsys_0|M_rot_sel_fill0~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~14_combout\);

-- Location: FF_X30_Y17_N11
\inst2|nios2_qsys_0|d_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(1));

-- Location: LCCOMB_X29_Y21_N22
\inst2|nios2_qsys_0|E_alu_result[1]~40\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|E_src1[1]~6_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(0),
	datad => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[1]~40_combout\);

-- Location: LCCOMB_X26_Y15_N2
\inst2|nios2_qsys_0|Equal4~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(11),
	datac => \inst2|nios2_qsys_0|D_iw\(16),
	datad => \inst2|nios2_qsys_0|D_iw\(12),
	combout => \inst2|nios2_qsys_0|Equal4~3_combout\);

-- Location: FF_X23_Y16_N27
\inst2|nios2_qsys_0|D_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(10));

-- Location: LCCOMB_X24_Y23_N10
\inst2|nios2_qsys_0|M_shift_rot_result~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_mask\(6),
	datac => \inst2|nios2_qsys_0|M_rot_pass1~q\,
	datad => \inst2|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~16_combout\);

-- Location: FF_X26_Y24_N13
\inst2|nios2_qsys_0|M2_rot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(12));

-- Location: LCCOMB_X24_Y22_N22
\inst2|nios2_qsys_0|M_shift_rot_result~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_pass1~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill1~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(3),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~22_combout\);

-- Location: LCCOMB_X24_Y17_N16
\inst2|nios2_qsys_0|D_src2_imm[10]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(2),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|D_src2_imm[10]~12_combout\);

-- Location: LCCOMB_X24_Y23_N18
\inst2|nios2_qsys_0|M_shift_rot_result~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_pass1~q\,
	datac => \inst2|nios2_qsys_0|M_rot_mask\(2),
	datad => \inst2|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~24_combout\);

-- Location: LCCOMB_X26_Y16_N10
\inst2|nios2_qsys_0|D_extra_pc[10]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(21),
	datab => \inst2|nios2_qsys_0|Add1~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc_plus_one\(10),
	datad => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst2|nios2_qsys_0|D_extra_pc[10]~3_combout\);

-- Location: FF_X23_Y16_N21
\inst2|nios2_qsys_0|D_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(7));

-- Location: FF_X23_Y16_N19
\inst2|nios2_qsys_0|D_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(6));

-- Location: LCCOMB_X21_Y16_N6
\inst2|nios2_qsys_0|D_extra_pc[6]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_pc_plus_one\(6),
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(6),
	datac => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(21),
	combout => \inst2|nios2_qsys_0|D_extra_pc[6]~8_combout\);

-- Location: FF_X23_Y16_N15
\inst2|nios2_qsys_0|D_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(4));

-- Location: LCCOMB_X21_Y18_N28
\inst2|nios2_qsys_0|D_extra_pc[4]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_pc_plus_one\(4),
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(4),
	datac => \inst2|nios2_qsys_0|D_iw\(21),
	datad => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst2|nios2_qsys_0|D_extra_pc[4]~9_combout\);

-- Location: FF_X25_Y15_N25
\inst2|nios2_qsys_0|E_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_br_cond~q\);

-- Location: FF_X24_Y15_N27
\inst2|nios2_qsys_0|E_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(21),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(21));

-- Location: FF_X31_Y23_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X32_Y25_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X28_Y17_N31
\inst2|nios2_qsys_0|M_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_iw[16]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(16));

-- Location: FF_X29_Y17_N13
\inst2|nios2_qsys_0|M_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_iw\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(11));

-- Location: FF_X29_Y17_N23
\inst2|nios2_qsys_0|M_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_iw\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(5));

-- Location: FF_X29_Y17_N7
\inst2|nios2_qsys_0|M_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_iw[12]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(12));

-- Location: LCCOMB_X29_Y17_N12
\inst2|nios2_qsys_0|hbreak_enabled~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_iw\(12),
	datab => \inst2|nios2_qsys_0|M_iw\(5),
	datac => \inst2|nios2_qsys_0|M_iw\(11),
	datad => \inst2|nios2_qsys_0|M_iw\(4),
	combout => \inst2|nios2_qsys_0|hbreak_enabled~1_combout\);

-- Location: FF_X29_Y17_N9
\inst2|nios2_qsys_0|M_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_iw[0]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(0));

-- Location: FF_X23_Y16_N9
\inst2|nios2_qsys_0|D_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(1));

-- Location: LCCOMB_X20_Y16_N6
\inst2|nios2_qsys_0|D_extra_pc[1]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(1),
	datac => \inst2|nios2_qsys_0|D_pc_plus_one\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(21),
	combout => \inst2|nios2_qsys_0|D_extra_pc[1]~11_combout\);

-- Location: LCCOMB_X38_Y18_N30
\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~1_combout\) # 
-- ((\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~1_combout\,
	datab => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: FF_X37_Y23_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X35_Y23_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X21_Y23_N11
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: FF_X19_Y23_N9
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X20_Y23_N10
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X20_Y23_N4
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCCOMB_X26_Y15_N12
\inst2|nios2_qsys_0|Equal107~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datab => \inst2|nios2_qsys_0|D_iw\(14),
	datac => \inst2|nios2_qsys_0|D_iw\(16),
	datad => \inst2|nios2_qsys_0|D_iw\(11),
	combout => \inst2|nios2_qsys_0|Equal107~5_combout\);

-- Location: FF_X36_Y18_N21
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(0));

-- Location: FF_X36_Y18_N7
\inst2|pio_angle_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X36_Y18_N6
\inst2|rsp_xbar_mux_001|src_data[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~3_combout\ = (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_angle_s1_translator|av_readdata_pre\(0)) # ((\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(0))))) # (!\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|av_readdata_pre\(0),
	datad => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~3_combout\);

-- Location: FF_X37_Y15_N11
\inst2|pio_res_nwr_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nwr|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nwr_s1_translator|av_readdata_pre\(0));

-- Location: FF_X32_Y16_N15
\inst2|pio_res_nrd_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nrd|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nrd_s1_translator|av_readdata_pre\(0));

-- Location: FF_X37_Y20_N21
\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_keyboard_sw6_sw1|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(0));

-- Location: FF_X37_Y20_N7
\inst2|pio_a1_a0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X37_Y20_N20
\inst2|rsp_xbar_mux_001|src_data[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~7_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(0)) # ((\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_a1_a0_s1_translator|av_readdata_pre\(0))))) # (!\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_a1_a0_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(0),
	datad => \inst2|pio_a1_a0_s1_translator|av_readdata_pre\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~7_combout\);

-- Location: FF_X34_Y19_N13
\inst2|pio_i_max_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(0));

-- Location: FF_X34_Y19_N15
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X34_Y19_N14
\inst2|rsp_xbar_mux_001|src_data[0]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~9_combout\ = (\inst2|pio_i_max_s1_translator|av_readdata_pre\(0) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(0))))) # (!\inst2|pio_i_max_s1_translator|av_readdata_pre\(0) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|av_readdata_pre\(0),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(0),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~9_combout\);

-- Location: LCCOMB_X34_Y19_N8
\inst2|rsp_xbar_mux_001|src_data[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~10_combout\ = (\inst2|rsp_xbar_mux_001|src_data[0]~9_combout\) # ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0) & \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \inst2|rsp_xbar_mux_001|src_data[0]~9_combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~10_combout\);

-- Location: FF_X31_Y14_N3
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X30_Y22_N0
\inst2|rsp_xbar_mux_001|src_payload~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~33_combout\ = (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & ((\inst2|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & (((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \inst2|rsp_xbar_mux_001|src_payload~33_combout\);

-- Location: FF_X31_Y14_N29
\inst2|pio_i_max_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(8),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(8));

-- Location: FF_X31_Y14_N5
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(8),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X31_Y14_N20
\inst2|rsp_xbar_mux_001|src_payload~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~34_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(8)) # ((\inst2|pio_i_max_s1_translator|av_readdata_pre\(8) & 
-- \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_i_max_s1_translator|av_readdata_pre\(8) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_i_max_s1_translator|av_readdata_pre\(8),
	datac => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(8),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~34_combout\);

-- Location: FF_X30_Y16_N17
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata[8]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X30_Y16_N18
\inst2|rsp_xbar_mux_001|src_payload~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~35_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8))))) # (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \inst2|rsp_xbar_mux_001|src_payload~35_combout\);

-- Location: FF_X31_Y14_N23
\inst2|pio_angle_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator|av_readdata_pre[8]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(8));

-- Location: FF_X31_Y14_N7
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(8),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X31_Y14_N6
\inst2|rsp_xbar_mux_001|src_payload~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~36_combout\ = (\inst2|pio_angle_s1_translator|av_readdata_pre\(8) & ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(8))))) # (!\inst2|pio_angle_s1_translator|av_readdata_pre\(8) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|av_readdata_pre\(8),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(8),
	datad => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~36_combout\);

-- Location: LCCOMB_X31_Y21_N28
\inst2|rsp_xbar_mux_001|src_payload~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~37_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8)) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8) & \inst2|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \inst2|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~37_combout\);

-- Location: LCCOMB_X31_Y14_N12
\inst2|rsp_xbar_mux_001|src_payload~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~38_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~36_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~35_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~37_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~36_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~35_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~37_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~34_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~38_combout\);

-- Location: LCCOMB_X30_Y18_N0
\inst2|rsp_xbar_mux_001|src_payload~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~39_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24)) # ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst2|rsp_xbar_mux_001|src_payload~39_combout\);

-- Location: LCCOMB_X29_Y16_N14
\inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(6),
	datab => \inst2|nios2_qsys_0|D_iw\(7),
	datac => \inst2|nios2_qsys_0|M_ienable_reg_irq0~q\,
	datad => \inst2|nios2_qsys_0|M_bstatus_reg_pie~q\,
	combout => \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout\);

-- Location: LCCOMB_X29_Y16_N16
\inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(8),
	datab => \inst2|nios2_qsys_0|M_status_reg_pie~q\,
	datac => \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_ipending_reg_irq0~q\,
	combout => \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1_combout\);

-- Location: LCCOMB_X25_Y16_N14
\inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~1_combout\,
	datab => \inst2|nios2_qsys_0|M_estatus_reg_pie~q\,
	datac => \inst2|nios2_qsys_0|D_iw\(7),
	datad => \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout\,
	combout => \inst2|nios2_qsys_0|D_control_reg_rddata_muxed[0]~2_combout\);

-- Location: LCCOMB_X25_Y18_N12
\inst2|nios2_qsys_0|av_ld_byte3_data[7]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst2|nios2_qsys_0|M_iw\(4),
	datac => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(31),
	combout => \inst2|nios2_qsys_0|av_ld_byte3_data[7]~0_combout\);

-- Location: FF_X27_Y24_N7
\inst2|nios2_qsys_0|M2_rot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(31));

-- Location: LCCOMB_X29_Y21_N24
\inst2|nios2_qsys_0|E_alu_result[31]~42\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datab => \inst2|nios2_qsys_0|E_src2[31]~1_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(0),
	datad => \inst2|nios2_qsys_0|E_compare_op\(1),
	combout => \inst2|nios2_qsys_0|E_alu_result[31]~42_combout\);

-- Location: LCCOMB_X29_Y21_N18
\inst2|nios2_qsys_0|E_alu_result[31]~43\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[32]~64_combout\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[31]~42_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[31]~43_combout\);

-- Location: LCCOMB_X28_Y15_N12
\inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_wr_dst_reg~37_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(13),
	datac => \inst2|nios2_qsys_0|Equal4~0_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~3_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X28_Y19_N20
\inst2|nios2_qsys_0|E_alu_result[30]~44\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|E_src2[30]~3_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[30]~44_combout\);

-- Location: LCCOMB_X27_Y20_N6
\inst2|nios2_qsys_0|E_alu_result[30]~45\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[30]~44_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[31]~62_combout\,
	datad => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[30]~45_combout\);

-- Location: FF_X24_Y23_N1
\inst2|nios2_qsys_0|M2_rot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(29));

-- Location: LCCOMB_X24_Y23_N2
\inst2|nios2_qsys_0|M_shift_rot_result~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill3~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass3~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(5),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~34_combout\);

-- Location: LCCOMB_X24_Y23_N4
\inst2|nios2_qsys_0|M_shift_rot_result~35\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_shift_rot_result~34_combout\,
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M2_rot\(29),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~35_combout\);

-- Location: LCCOMB_X28_Y19_N30
\inst2|nios2_qsys_0|E_alu_result[29]~46\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[29]~5_combout\,
	datab => \inst2|nios2_qsys_0|E_compare_op\(0),
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[29]~46_combout\);

-- Location: LCCOMB_X25_Y18_N8
\inst2|nios2_qsys_0|E_alu_result[29]~47\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[30]~60_combout\,
	datad => \inst2|nios2_qsys_0|E_alu_result[29]~46_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[29]~47_combout\);

-- Location: LCCOMB_X28_Y19_N24
\inst2|nios2_qsys_0|E_alu_result[28]~48\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[28]~7_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[28]~48_combout\);

-- Location: LCCOMB_X27_Y19_N30
\inst2|nios2_qsys_0|E_alu_result[28]~49\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst2|nios2_qsys_0|E_alu_result[28]~48_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[29]~58_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[28]~49_combout\);

-- Location: LCCOMB_X26_Y17_N12
\inst2|nios2_qsys_0|D_src2_imm[28]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(18),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[28]~19_combout\);

-- Location: LCCOMB_X25_Y18_N6
\inst2|nios2_qsys_0|av_ld_byte3_data[3]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst2|nios2_qsys_0|M_iw\(4),
	datac => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(27),
	combout => \inst2|nios2_qsys_0|av_ld_byte3_data[3]~4_combout\);

-- Location: FF_X27_Y24_N25
\inst2|nios2_qsys_0|M2_rot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(27));

-- Location: LCCOMB_X25_Y22_N8
\inst2|nios2_qsys_0|M_shift_rot_result~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_pass3~q\,
	datab => \inst2|nios2_qsys_0|M_rot_mask\(3),
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill3~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~38_combout\);

-- Location: LCCOMB_X25_Y18_N16
\inst2|nios2_qsys_0|M_shift_rot_result~39\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M2_rot\(27),
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result~38_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~39_combout\);

-- Location: FF_X25_Y18_N23
\inst2|nios2_qsys_0|W_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(27));

-- Location: LCCOMB_X27_Y19_N18
\inst2|nios2_qsys_0|av_ld_byte3_data[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(26),
	datab => \inst2|nios2_qsys_0|M_iw\(4),
	datac => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datad => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst2|nios2_qsys_0|av_ld_byte3_data[2]~5_combout\);

-- Location: LCCOMB_X28_Y19_N28
\inst2|nios2_qsys_0|E_alu_result[26]~52\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|E_src2[26]~11_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[26]~52_combout\);

-- Location: LCCOMB_X27_Y19_N20
\inst2|nios2_qsys_0|E_alu_result[26]~53\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[27]~54_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[26]~52_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[26]~53_combout\);

-- Location: FF_X26_Y22_N11
\inst2|nios2_qsys_0|M2_rot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(25));

-- Location: LCCOMB_X25_Y22_N10
\inst2|nios2_qsys_0|M_shift_rot_result~42\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill3~q\,
	datac => \inst2|nios2_qsys_0|M_rot_mask\(1),
	datad => \inst2|nios2_qsys_0|M_rot_pass3~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~42_combout\);

-- Location: LCCOMB_X25_Y22_N24
\inst2|nios2_qsys_0|M_shift_rot_result~43\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~42_combout\,
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M2_rot\(25),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~43_combout\);

-- Location: LCCOMB_X28_Y19_N22
\inst2|nios2_qsys_0|E_alu_result[25]~54\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[25]~13_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[25]~54_combout\);

-- Location: LCCOMB_X27_Y20_N24
\inst2|nios2_qsys_0|E_alu_result[25]~55\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst2|nios2_qsys_0|E_alu_result[25]~54_combout\,
	datac => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[26]~52_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[25]~55_combout\);

-- Location: FF_X26_Y24_N19
\inst2|nios2_qsys_0|M2_rot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(24));

-- Location: LCCOMB_X25_Y21_N4
\inst2|nios2_qsys_0|av_ld_byte3_data[0]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(24),
	datab => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datad => \inst2|nios2_qsys_0|M_iw\(4),
	combout => \inst2|nios2_qsys_0|av_ld_byte3_data[0]~7_combout\);

-- Location: LCCOMB_X27_Y21_N18
\inst2|nios2_qsys_0|E_alu_result[24]~56\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	datac => \inst2|nios2_qsys_0|E_src2[24]~15_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[24]~56_combout\);

-- Location: LCCOMB_X25_Y21_N6
\inst2|nios2_qsys_0|E_alu_result[24]~57\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_alu_result[24]~56_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[25]~50_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[24]~57_combout\);

-- Location: FF_X27_Y24_N19
\inst2|nios2_qsys_0|M2_rot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(23));

-- Location: LCCOMB_X25_Y23_N16
\inst2|nios2_qsys_0|M_shift_rot_result~46\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_pass2~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(7),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~46_combout\);

-- Location: LCCOMB_X27_Y19_N16
\inst2|nios2_qsys_0|M_shift_rot_result~47\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datab => \inst2|nios2_qsys_0|M_shift_rot_result~46_combout\,
	datac => \inst2|nios2_qsys_0|M2_rot\(23),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~47_combout\);

-- Location: LCCOMB_X27_Y21_N28
\inst2|nios2_qsys_0|E_alu_result[23]~58\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	datab => \inst2|nios2_qsys_0|E_src2[23]~16_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[23]~58_combout\);

-- Location: LCCOMB_X27_Y19_N2
\inst2|nios2_qsys_0|E_alu_result[23]~59\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[24]~48_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[23]~58_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[23]~59_combout\);

-- Location: FF_X27_Y23_N13
\inst2|nios2_qsys_0|M2_rot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(22));

-- Location: LCCOMB_X25_Y23_N26
\inst2|nios2_qsys_0|M_shift_rot_result~48\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_pass2~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(6),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~48_combout\);

-- Location: LCCOMB_X27_Y23_N26
\inst2|nios2_qsys_0|M_shift_rot_result~49\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result~48_combout\,
	datad => \inst2|nios2_qsys_0|M2_rot\(22),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~49_combout\);

-- Location: LCCOMB_X25_Y21_N26
\inst2|nios2_qsys_0|av_ld_byte2_data[6]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_iw\(4),
	datab => \inst2|nios2_qsys_0|d_readdata_d1\(22),
	datac => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datad => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst2|nios2_qsys_0|av_ld_byte2_data[6]~1_combout\);

-- Location: LCCOMB_X26_Y17_N10
\inst2|nios2_qsys_0|D_src2_imm[21]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(11),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[21]~26_combout\);

-- Location: FF_X26_Y22_N21
\inst2|nios2_qsys_0|M2_rot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(21));

-- Location: LCCOMB_X27_Y21_N8
\inst2|nios2_qsys_0|E_alu_result[21]~62\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|E_compare_op\(0),
	datac => \inst2|nios2_qsys_0|E_src2[21]~18_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[21]~62_combout\);

-- Location: LCCOMB_X25_Y21_N22
\inst2|nios2_qsys_0|E_alu_result[21]~63\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[22]~44_combout\,
	datad => \inst2|nios2_qsys_0|E_alu_result[21]~62_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[21]~63_combout\);

-- Location: FF_X24_Y21_N13
\inst2|nios2_qsys_0|W_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(20));

-- Location: LCCOMB_X25_Y23_N22
\inst2|nios2_qsys_0|M_shift_rot_result~52\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_pass2~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(4),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~52_combout\);

-- Location: LCCOMB_X30_Y21_N24
\inst2|nios2_qsys_0|av_ld_byte2_data[4]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(20),
	datab => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst2|nios2_qsys_0|M_iw\(4),
	datad => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	combout => \inst2|nios2_qsys_0|av_ld_byte2_data[4]~3_combout\);

-- Location: LCCOMB_X27_Y17_N22
\inst2|nios2_qsys_0|E_alu_result[20]~64\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[20]~19_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[20]~64_combout\);

-- Location: FF_X27_Y24_N21
\inst2|nios2_qsys_0|M2_rot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(19));

-- Location: LCCOMB_X25_Y23_N0
\inst2|nios2_qsys_0|M_shift_rot_result~54\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_pass2~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(3),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~54_combout\);

-- Location: LCCOMB_X24_Y21_N14
\inst2|nios2_qsys_0|M_shift_rot_result~55\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M2_rot\(19),
	datab => \inst2|nios2_qsys_0|M_shift_rot_result~54_combout\,
	datad => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~55_combout\);

-- Location: LCCOMB_X29_Y21_N10
\inst2|nios2_qsys_0|E_alu_result[19]~66\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	datab => \inst2|nios2_qsys_0|E_src2[19]~20_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(0),
	datad => \inst2|nios2_qsys_0|E_compare_op\(1),
	combout => \inst2|nios2_qsys_0|E_alu_result[19]~66_combout\);

-- Location: LCCOMB_X29_Y21_N20
\inst2|nios2_qsys_0|E_alu_result[19]~67\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[20]~40_combout\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[19]~66_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[19]~67_combout\);

-- Location: FF_X26_Y18_N9
\inst2|nios2_qsys_0|W_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(18));

-- Location: LCCOMB_X27_Y21_N2
\inst2|nios2_qsys_0|E_alu_result[18]~68\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[18]~21_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[18]~68_combout\);

-- Location: FF_X26_Y22_N23
\inst2|nios2_qsys_0|M2_rot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(17));

-- Location: LCCOMB_X25_Y23_N12
\inst2|nios2_qsys_0|M_shift_rot_result~58\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_mask\(1),
	datab => \inst2|nios2_qsys_0|M_rot_pass2~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill2~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~58_combout\);

-- Location: LCCOMB_X26_Y22_N18
\inst2|nios2_qsys_0|M_shift_rot_result~59\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~58_combout\,
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M2_rot\(17),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~59_combout\);

-- Location: LCCOMB_X27_Y21_N20
\inst2|nios2_qsys_0|E_alu_result[17]~70\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|E_compare_op\(0),
	datac => \inst2|nios2_qsys_0|E_src2[17]~22_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[17]~70_combout\);

-- Location: LCCOMB_X26_Y18_N2
\inst2|nios2_qsys_0|E_alu_result[17]~71\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[18]~36_combout\,
	datac => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst2|nios2_qsys_0|E_alu_result[17]~70_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[17]~71_combout\);

-- Location: LCCOMB_X25_Y22_N30
\inst2|nios2_qsys_0|M_shift_rot_result~62\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill1~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass1~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(7),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~62_combout\);

-- Location: LCCOMB_X27_Y20_N30
\inst2|nios2_qsys_0|E_alu_result[15]~74\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|M_mul_src2[15]~15_combout\,
	datac => \inst2|nios2_qsys_0|E_src1[15]~15_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[15]~74_combout\);

-- Location: LCCOMB_X27_Y20_N18
\inst2|nios2_qsys_0|E_alu_result[15]~75\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[16]~32_combout\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_alu_result[15]~74_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	combout => \inst2|nios2_qsys_0|E_alu_result[15]~75_combout\);

-- Location: LCCOMB_X23_Y18_N28
\inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~5_combout\,
	datab => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~3_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~2_combout\);

-- Location: LCCOMB_X20_Y18_N10
\inst2|nios2_qsys_0|D_wr_dst_reg~35\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_dst_regnum[2]~7_combout\,
	datac => \inst2|nios2_qsys_0|D_dst_regnum[4]~6_combout\,
	datad => \inst2|nios2_qsys_0|D_dst_regnum[3]~8_combout\,
	combout => \inst2|nios2_qsys_0|D_wr_dst_reg~35_combout\);

-- Location: LCCOMB_X32_Y17_N14
\inst2|cmd_xbar_demux|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux|WideOr0~0_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst2|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst2|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: FF_X28_Y22_N19
\inst2|nios2_qsys_0|ic_fill_prevent_refill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_prevent_refill_nxt~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_prevent_refill~q\);

-- Location: FF_X32_Y18_N31
\inst2|limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|limiter|pending_response_count[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|limiter|pending_response_count\(0));

-- Location: LCCOMB_X35_Y18_N18
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X35_Y18_N12
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((!\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datac => \inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X36_Y18_N8
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~3_combout\) # 
-- ((\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~3_combout\,
	datab => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X35_Y17_N24
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst2|pio_i_max_s1_translator|read_latency_shift_reg~1_combout\) # ((\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg~1_combout\,
	combout => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X31_Y25_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X34_Y20_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~0_combout\);

-- Location: LCCOMB_X29_Y15_N22
\inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_shift_rot_cnt\(0),
	datac => \inst2|nios2_qsys_0|M_shift_rot_cnt\(1),
	datad => \inst2|nios2_qsys_0|M_shift_rot_stall~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[1]~0_combout\);

-- Location: LCCOMB_X29_Y15_N16
\inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_shift_rot_cnt\(0),
	datad => \inst2|nios2_qsys_0|M_shift_rot_stall~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_cnt_nxt[0]~1_combout\);

-- Location: LCCOMB_X21_Y19_N6
\inst2|nios2_qsys_0|M_mul_cnt_nxt[2]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_cnt\(0),
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|M_mul_cnt\(2),
	datad => \inst2|nios2_qsys_0|M_mul_cnt\(1),
	combout => \inst2|nios2_qsys_0|M_mul_cnt_nxt[2]~0_combout\);

-- Location: FF_X30_Y23_N25
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata[7]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: FF_X30_Y15_N15
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator|av_readdata_pre[7]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(7));

-- Location: FF_X31_Y16_N11
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(7),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X31_Y16_N10
\inst2|rsp_xbar_mux_001|src_payload~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~42_combout\ = (\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(7) & ((\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(7))))) # (!\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(7) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(7),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(7),
	datad => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~42_combout\);

-- Location: FF_X34_Y16_N5
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(15),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X34_Y16_N0
\inst2|rsp_xbar_mux_001|src_payload~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~46_combout\ = (\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(15) & \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(15),
	datad => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~46_combout\);

-- Location: FF_X34_Y18_N23
\inst2|pio_angle_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(15),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(15));

-- Location: FF_X34_Y18_N17
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|rvalid~q\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X34_Y18_N16
\inst2|rsp_xbar_mux_001|src_payload~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~47_combout\ = (\inst2|pio_angle_s1_translator|av_readdata_pre\(15) & ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_angle_s1_translator|av_readdata_pre\(15) & (((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|av_readdata_pre\(15),
	datab => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~47_combout\);

-- Location: FF_X34_Y16_N31
\inst2|pio_i_max_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(15),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(15));

-- Location: FF_X34_Y16_N9
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(15),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X34_Y16_N8
\inst2|rsp_xbar_mux_001|src_payload~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~48_combout\ = (\inst2|pio_i_max_s1_translator|av_readdata_pre\(15) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(15) & 
-- \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_i_max_s1_translator|av_readdata_pre\(15) & (((\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(15) & \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|av_readdata_pre\(15),
	datab => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(15),
	datad => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~48_combout\);

-- Location: LCCOMB_X30_Y20_N12
\inst2|rsp_xbar_mux_001|src_payload~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~49_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15)) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst2|rsp_xbar_mux_001|src_payload~49_combout\);

-- Location: LCCOMB_X34_Y16_N2
\inst2|rsp_xbar_mux_001|src_payload~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~50_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~49_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~46_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~48_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~49_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~46_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~48_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~47_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~50_combout\);

-- Location: FF_X30_Y20_N31
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: FF_X30_Y16_N11
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata[6]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X30_Y16_N2
\inst2|rsp_xbar_mux_001|src_payload~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~52_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6))))) # (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datad => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	combout => \inst2|rsp_xbar_mux_001|src_payload~52_combout\);

-- Location: FF_X34_Y14_N19
\inst2|pio_i_max_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(6),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(6));

-- Location: FF_X31_Y16_N23
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(6),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X30_Y22_N12
\inst2|rsp_xbar_mux_001|src_payload~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~57_combout\ = (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & ((\inst2|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) & (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~57_combout\);

-- Location: FF_X30_Y22_N7
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: FF_X34_Y14_N5
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(14),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(14));

-- Location: FF_X34_Y18_N3
\inst2|pio_angle_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(14));

-- Location: FF_X34_Y18_N29
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|woverflow~q\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X34_Y18_N28
\inst2|rsp_xbar_mux_001|src_payload~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~59_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14)) # 
-- ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_angle_s1_translator|av_readdata_pre\(14))))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_angle_s1_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \inst2|pio_angle_s1_translator|av_readdata_pre\(14),
	combout => \inst2|rsp_xbar_mux_001|src_payload~59_combout\);

-- Location: FF_X35_Y15_N13
\inst2|pio_i_max_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(14),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X30_Y18_N6
\inst2|rsp_xbar_mux_001|src_payload~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~63_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30)) # ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst2|rsp_xbar_mux_001|src_payload~63_combout\);

-- Location: LCCOMB_X26_Y22_N12
\inst2|nios2_qsys_0|M2_rot~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(21),
	datab => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(5),
	combout => \inst2|nios2_qsys_0|M2_rot~3_combout\);

-- Location: FF_X31_Y15_N13
\inst2|pio_angle_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(5));

-- Location: FF_X31_Y15_N23
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata[5]~4_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X31_Y15_N12
\inst2|rsp_xbar_mux_001|src_payload~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~64_combout\ = (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_angle_s1_translator|av_readdata_pre\(5)) # ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # (!\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|av_readdata_pre\(5),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \inst2|rsp_xbar_mux_001|src_payload~64_combout\);

-- Location: FF_X35_Y15_N25
\inst2|pio_i_max_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(5));

-- Location: FF_X30_Y22_N11
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: FF_X34_Y14_N21
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(13),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X34_Y14_N22
\inst2|rsp_xbar_mux_001|src_payload~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~70_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(13),
	combout => \inst2|rsp_xbar_mux_001|src_payload~70_combout\);

-- Location: FF_X34_Y14_N7
\inst2|pio_i_max_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(13),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(13));

-- Location: FF_X31_Y15_N17
\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[4]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(4));

-- Location: FF_X31_Y15_N19
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_lcd_data|readdata\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X31_Y15_N18
\inst2|rsp_xbar_mux_001|src_payload~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~77_combout\ = (\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(4)) # ((\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(4))))) # (!\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(4),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(4),
	combout => \inst2|rsp_xbar_mux_001|src_payload~77_combout\);

-- Location: FF_X35_Y15_N21
\inst2|pio_i_max_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(4));

-- Location: FF_X34_Y16_N11
\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(4));

-- Location: FF_X32_Y16_N19
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X31_Y17_N24
\inst2|rsp_xbar_mux_001|src_payload~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~79_combout\ = (\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(4) & ((\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(4) & 
-- \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(4) & (\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(4) & 
-- (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(4),
	datab => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(4),
	datac => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~79_combout\);

-- Location: FF_X31_Y16_N13
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(12),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X31_Y16_N6
\inst2|rsp_xbar_mux_001|src_payload~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~82_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(12),
	combout => \inst2|rsp_xbar_mux_001|src_payload~82_combout\);

-- Location: FF_X37_Y11_N21
\inst2|pio_angle_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(12));

-- Location: FF_X31_Y16_N25
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X31_Y16_N24
\inst2|rsp_xbar_mux_001|src_payload~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~83_combout\ = (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_angle_s1_translator|av_readdata_pre\(12)) # ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \inst2|pio_angle_s1_translator|av_readdata_pre\(12),
	combout => \inst2|rsp_xbar_mux_001|src_payload~83_combout\);

-- Location: FF_X34_Y14_N13
\inst2|pio_i_max_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(12),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(12));

-- Location: FF_X34_Y14_N3
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(12),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X34_Y14_N2
\inst2|rsp_xbar_mux_001|src_payload~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~84_combout\ = (\inst2|pio_i_max_s1_translator|av_readdata_pre\(12) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(12) & 
-- \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_i_max_s1_translator|av_readdata_pre\(12) & (((\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(12) & \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|av_readdata_pre\(12),
	datab => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(12),
	datad => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~84_combout\);

-- Location: LCCOMB_X31_Y16_N26
\inst2|rsp_xbar_mux_001|src_payload~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~85_combout\ = (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12)) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12))))) # (!\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst2|rsp_xbar_mux_001|src_payload~85_combout\);

-- Location: LCCOMB_X31_Y16_N30
\inst2|rsp_xbar_mux_001|src_payload~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~86_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~82_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~83_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~85_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~82_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~83_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~85_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~84_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~86_combout\);

-- Location: LCCOMB_X30_Y18_N26
\inst2|rsp_xbar_mux_001|src_payload~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~87_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)) # ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst2|rsp_xbar_mux_001|src_payload~87_combout\);

-- Location: FF_X30_Y23_N3
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata[3]~6_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: FF_X30_Y15_N27
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator|av_readdata_pre[3]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(3));

-- Location: FF_X37_Y20_N25
\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[3]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(3));

-- Location: FF_X37_Y20_N27
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(3),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X37_Y20_N26
\inst2|rsp_xbar_mux_001|src_payload~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~91_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(3)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(3))))) # (!\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(3),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(3),
	combout => \inst2|rsp_xbar_mux_001|src_payload~91_combout\);

-- Location: LCCOMB_X30_Y21_N6
\inst2|rsp_xbar_mux_001|src_payload~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~95_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19)) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19))))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst2|rsp_xbar_mux_001|src_payload~95_combout\);

-- Location: FF_X32_Y15_N11
\inst2|pio_angle_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator|av_readdata_pre[11]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(11));

-- Location: FF_X32_Y15_N21
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(11),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X32_Y15_N20
\inst2|rsp_xbar_mux_001|src_payload~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~96_combout\ = (\inst2|pio_angle_s1_translator|av_readdata_pre\(11) & ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(11) & 
-- \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_angle_s1_translator|av_readdata_pre\(11) & (((\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(11) & \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|av_readdata_pre\(11),
	datab => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(11),
	datad => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~96_combout\);

-- Location: LCCOMB_X34_Y19_N26
\inst2|rsp_xbar_mux_001|src_payload~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~99_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)) # ((\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst2|rsp_xbar_mux_001|src_payload~99_combout\);

-- Location: FF_X34_Y15_N19
\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_keyboard_sw6_sw1|readdata\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(2));

-- Location: FF_X34_Y15_N13
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X34_Y15_N12
\inst2|rsp_xbar_mux_001|src_payload~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~102_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(2)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(2))))) # (!\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(2),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(2),
	combout => \inst2|rsp_xbar_mux_001|src_payload~102_combout\);

-- Location: LCCOMB_X30_Y21_N12
\inst2|rsp_xbar_mux_001|src_payload~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~108_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & ((\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~108_combout\);

-- Location: FF_X35_Y14_N5
\inst2|pio_i_max_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(10),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(10));

-- Location: FF_X32_Y16_N9
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(10),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X31_Y14_N30
\inst2|rsp_xbar_mux_001|src_payload~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~110_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(10)) # ((\inst2|pio_i_max_s1_translator|av_readdata_pre\(10) & 
-- \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & (((\inst2|pio_i_max_s1_translator|av_readdata_pre\(10) & \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(10),
	datac => \inst2|pio_i_max_s1_translator|av_readdata_pre\(10),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~110_combout\);

-- Location: FF_X30_Y16_N29
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|ac~q\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X30_Y16_N28
\inst2|rsp_xbar_mux_001|src_payload~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~111_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	combout => \inst2|rsp_xbar_mux_001|src_payload~111_combout\);

-- Location: FF_X31_Y14_N11
\inst2|pio_angle_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(10),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(10));

-- Location: FF_X31_Y14_N1
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(10),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X31_Y14_N0
\inst2|rsp_xbar_mux_001|src_payload~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~112_combout\ = (\inst2|pio_angle_s1_translator|av_readdata_pre\(10) & ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(10))))) # (!\inst2|pio_angle_s1_translator|av_readdata_pre\(10) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|av_readdata_pre\(10),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(10),
	datad => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~112_combout\);

-- Location: LCCOMB_X31_Y21_N24
\inst2|rsp_xbar_mux_001|src_payload~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~113_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10)) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10) & \inst2|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst2|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~113_combout\);

-- Location: LCCOMB_X31_Y14_N14
\inst2|rsp_xbar_mux_001|src_payload~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~114_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~110_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~111_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~113_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~110_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~111_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~113_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~112_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~114_combout\);

-- Location: LCCOMB_X25_Y23_N20
\inst2|nios2_qsys_0|E_rot_mask[2]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst2|nios2_qsys_0|E_rot_mask[2]~6_combout\);

-- Location: LCCOMB_X25_Y23_N30
\inst2|nios2_qsys_0|E_rot_mask[1]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst2|nios2_qsys_0|E_rot_mask[1]~7_combout\);

-- Location: FF_X31_Y15_N5
\inst2|pio_angle_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(1));

-- Location: FF_X30_Y16_N9
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata[1]~8_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X31_Y15_N4
\inst2|rsp_xbar_mux_001|src_data[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~14_combout\ = (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_angle_s1_translator|av_readdata_pre\(1)) # ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1))))) # (!\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|av_readdata_pre\(1),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~14_combout\);

-- Location: FF_X31_Y15_N7
\inst2|pio_lcd_control_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control|readdata\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator|av_readdata_pre\(1));

-- Location: FF_X31_Y15_N1
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_lcd_data|readdata\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X31_Y15_N0
\inst2|rsp_xbar_mux_001|src_data[1]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~15_combout\ = (\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(1)) # ((\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_lcd_control_s1_translator|av_readdata_pre\(1))))) # (!\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_lcd_control_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(1),
	datad => \inst2|pio_lcd_control_s1_translator|av_readdata_pre\(1),
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~15_combout\);

-- Location: FF_X37_Y20_N29
\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_keyboard_sw6_sw1|readdata\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(1));

-- Location: FF_X37_Y20_N23
\inst2|pio_a1_a0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0|readdata\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X37_Y20_N28
\inst2|rsp_xbar_mux_001|src_data[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~16_combout\ = (\inst2|pio_a1_a0_s1_translator|av_readdata_pre\(1) & ((\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(1) & 
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_a1_a0_s1_translator|av_readdata_pre\(1) & (((\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(1) & 
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator|av_readdata_pre\(1),
	datab => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(1),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~16_combout\);

-- Location: FF_X35_Y15_N17
\inst2|pio_i_max_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(1));

-- Location: FF_X35_Y15_N3
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X35_Y15_N2
\inst2|rsp_xbar_mux_001|src_data[1]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~17_combout\ = (\inst2|pio_i_max_s1_translator|av_readdata_pre\(1) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(1))))) # (!\inst2|pio_i_max_s1_translator|av_readdata_pre\(1) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|av_readdata_pre\(1),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(1),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~17_combout\);

-- Location: LCCOMB_X31_Y15_N10
\inst2|rsp_xbar_mux_001|src_data[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~18_combout\ = (\inst2|rsp_xbar_mux_001|src_data[1]~16_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[1]~15_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[1]~14_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_data[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[1]~16_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_data[1]~15_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_data[1]~14_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_data[1]~17_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~18_combout\);

-- Location: FF_X30_Y13_N17
\inst2|pio_led2_led1_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1|readdata\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1_s1_translator|av_readdata_pre\(1));

-- Location: FF_X32_Y16_N27
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X31_Y17_N10
\inst2|rsp_xbar_mux_001|src_data[1]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~19_combout\ = (\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(1) & ((\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_led2_led1_s1_translator|av_readdata_pre\(1) & 
-- \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(1) & (\inst2|pio_led2_led1_s1_translator|av_readdata_pre\(1) & (\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(1),
	datab => \inst2|pio_led2_led1_s1_translator|av_readdata_pre\(1),
	datac => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~19_combout\);

-- Location: LCCOMB_X30_Y17_N10
\inst2|rsp_xbar_mux_001|src_data[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data\(1) = (\inst2|rsp_xbar_mux_001|src_data[1]~20_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[1]~18_combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|rsp_xbar_mux_001|src_data[1]~20_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_data[1]~18_combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	combout => \inst2|rsp_xbar_mux_001|src_data\(1));

-- Location: FF_X37_Y15_N31
\inst2|pio_angle_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator|av_readdata_pre[9]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(9));

-- Location: FF_X31_Y14_N25
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(9),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X31_Y14_N24
\inst2|rsp_xbar_mux_001|src_payload~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~119_combout\ = (\inst2|pio_angle_s1_translator|av_readdata_pre\(9) & ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(9))))) # (!\inst2|pio_angle_s1_translator|av_readdata_pre\(9) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|av_readdata_pre\(9),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(9),
	datad => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~119_combout\);

-- Location: FF_X30_Y18_N31
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X24_Y20_N10
\inst2|nios2_qsys_0|E_rot_pass1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	combout => \inst2|nios2_qsys_0|E_rot_pass1~0_combout\);

-- Location: LCCOMB_X26_Y24_N12
\inst2|nios2_qsys_0|M2_rot~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(12),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(28),
	combout => \inst2|nios2_qsys_0|M2_rot~10_combout\);

-- Location: LCCOMB_X21_Y19_N10
\inst2|nios2_qsys_0|F_ic_valid~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst2|nios2_qsys_0|F_pc\(0),
	datad => \inst2|nios2_qsys_0|F_pc\(1),
	combout => \inst2|nios2_qsys_0|F_ic_valid~2_combout\);

-- Location: LCCOMB_X21_Y19_N12
\inst2|nios2_qsys_0|F_ic_valid~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_valid~2_combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst2|nios2_qsys_0|F_pc\(1),
	combout => \inst2|nios2_qsys_0|F_ic_valid~3_combout\);

-- Location: LCCOMB_X24_Y14_N26
\inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_iw\(15),
	datac => \inst2|nios2_qsys_0|D_iw\(11),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~0_combout\);

-- Location: LCCOMB_X24_Y14_N12
\inst2|nios2_qsys_0|Equal107~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_iw\(11),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|Equal107~6_combout\);

-- Location: LCCOMB_X24_Y14_N6
\inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Equal107~6_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(13),
	datac => \inst2|nios2_qsys_0|D_iw\(15),
	datad => \inst2|nios2_qsys_0|Equal107~0_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~1_combout\);

-- Location: LCCOMB_X24_Y14_N24
\inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_iw\(15),
	datac => \inst2|nios2_qsys_0|D_iw\(11),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X24_Y14_N10
\inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_iw\(15),
	datac => \inst2|nios2_qsys_0|D_iw\(11),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~3_combout\);

-- Location: LCCOMB_X24_Y14_N4
\inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~3_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(13),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	datad => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~2_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~4_combout\);

-- Location: LCCOMB_X24_Y14_N22
\inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(13),
	datac => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~4_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~1_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~5_combout\);

-- Location: LCCOMB_X31_Y23_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X35_Y22_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X34_Y20_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_en\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|debugaccess~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout\);

-- Location: LCCOMB_X32_Y25_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|always1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|always1~0_combout\);

-- Location: FF_X21_Y23_N15
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X21_Y23_N8
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X21_Y23_N10
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X19_Y23_N27
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X19_Y23_N8
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: LCCOMB_X21_Y16_N12
\inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(0),
	datad => \inst2|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: FF_X20_Y17_N25
\inst2|nios2_qsys_0|M_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(1));

-- Location: FF_X21_Y16_N11
\inst2|nios2_qsys_0|M_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(2));

-- Location: FF_X23_Y17_N13
\inst2|nios2_qsys_0|M_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(4));

-- Location: FF_X23_Y17_N17
\inst2|nios2_qsys_0|M_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(5));

-- Location: FF_X21_Y16_N29
\inst2|nios2_qsys_0|M_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(6));

-- Location: FF_X24_Y16_N1
\inst2|nios2_qsys_0|M_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X24_Y16_N20
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(7),
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(7),
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~9_combout\);

-- Location: LCCOMB_X28_Y17_N22
\inst2|nios2_qsys_0|E_op_eret~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(13),
	datab => \inst2|nios2_qsys_0|E_op_eret~0_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(15),
	datad => \inst2|nios2_qsys_0|E_iw\(16),
	combout => \inst2|nios2_qsys_0|E_op_eret~1_combout\);

-- Location: FF_X27_Y15_N17
\inst2|nios2_qsys_0|E_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_ctrl_wrctl_inst_nxt~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_wrctl_inst~q\);

-- Location: FF_X29_Y24_N1
\inst2|jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|LessThan1~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X37_Y15_N10
\inst2|pio_res_nwr|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr|readdata\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|pio_res_nwr|data_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|pio_res_nwr|data_out~q\,
	combout => \inst2|pio_res_nwr|readdata\(0));

-- Location: LCCOMB_X32_Y16_N14
\inst2|pio_res_nrd|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd|readdata\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_res_nrd|data_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_res_nrd|data_out~q\,
	combout => \inst2|pio_res_nrd|readdata\(0));

-- Location: FF_X37_Y20_N9
\inst2|pio_keyboard_sw6_sw1|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1|readdata\(0));

-- Location: LCCOMB_X37_Y20_N6
\inst2|pio_a1_a0|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0|readdata\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_a1_a0|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_a1_a0|data_out\(0),
	combout => \inst2|pio_a1_a0|readdata\(0));

-- Location: LCCOMB_X34_Y19_N12
\inst2|pio_i_max|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_i_max|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_i_max|data_out\(0),
	combout => \inst2|pio_i_max|readdata\(0));

-- Location: FF_X34_Y13_N29
\inst2|pio_sdo_adc|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(0));

-- Location: FF_X31_Y14_N17
\inst2|pio_pwm_in|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|data_out[0]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(0));

-- Location: LCCOMB_X31_Y14_N2
\inst2|pio_pwm_in|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_pwm_in|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_pwm_in|data_out\(0),
	combout => \inst2|pio_pwm_in|readdata\(0));

-- Location: LCCOMB_X32_Y17_N10
\inst2|onchip_memory2_0|wren~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0|wren~0_combout\ = (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cmd_xbar_mux_001|saved_grant\(1) & (\inst2|nios2_qsys_0|d_write~q\ & 
-- \inst2|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \inst2|onchip_memory2_0|wren~0_combout\);

-- Location: FF_X30_Y24_N13
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X31_Y14_N28
\inst2|pio_i_max|readdata[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(8) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_i_max|data_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_i_max|data_out\(8),
	combout => \inst2|pio_i_max|readdata\(8));

-- Location: LCCOMB_X31_Y14_N4
\inst2|pio_pwm_in|readdata[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(8) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_pwm_in|data_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_pwm_in|data_out\(8),
	combout => \inst2|pio_pwm_in|readdata\(8));

-- Location: FF_X31_Y14_N9
\inst2|pio_sdo_adc|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(8),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(8));

-- Location: LCCOMB_X28_Y16_N26
\inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_status_reg_pie~q\,
	datab => \inst2|nios2_qsys_0|E_wrctl_bstatus~combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst2|nios2_qsys_0|M_bstatus_reg_pie~q\,
	combout => \inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X28_Y16_N12
\inst2|nios2_qsys_0|M_ienable_reg_irq0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_wrctl_inst~q\,
	datab => \inst2|nios2_qsys_0|E_iw\(8),
	datac => \inst2|nios2_qsys_0|E_iw\(7),
	datad => \inst2|nios2_qsys_0|E_iw\(6),
	combout => \inst2|nios2_qsys_0|M_ienable_reg_irq0~0_combout\);

-- Location: LCCOMB_X27_Y24_N6
\inst2|nios2_qsys_0|M2_rot~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(15),
	datac => \inst2|nios2_qsys_0|Mn_rot_step2\(31),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst2|nios2_qsys_0|M2_rot~15_combout\);

-- Location: LCCOMB_X24_Y23_N0
\inst2|nios2_qsys_0|M2_rot~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(13),
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(29),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst2|nios2_qsys_0|M2_rot~17_combout\);

-- Location: LCCOMB_X27_Y24_N24
\inst2|nios2_qsys_0|M2_rot~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(27),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(11),
	combout => \inst2|nios2_qsys_0|M2_rot~19_combout\);

-- Location: LCCOMB_X26_Y22_N10
\inst2|nios2_qsys_0|M2_rot~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(9),
	datab => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(25),
	combout => \inst2|nios2_qsys_0|M2_rot~21_combout\);

-- Location: LCCOMB_X26_Y24_N18
\inst2|nios2_qsys_0|M2_rot~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(24),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(8),
	combout => \inst2|nios2_qsys_0|M2_rot~22_combout\);

-- Location: LCCOMB_X27_Y24_N18
\inst2|nios2_qsys_0|M2_rot~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(7),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(23),
	combout => \inst2|nios2_qsys_0|M2_rot~23_combout\);

-- Location: LCCOMB_X24_Y20_N12
\inst2|nios2_qsys_0|E_rot_pass2~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	combout => \inst2|nios2_qsys_0|E_rot_pass2~0_combout\);

-- Location: LCCOMB_X27_Y23_N12
\inst2|nios2_qsys_0|M2_rot~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(22),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(6),
	combout => \inst2|nios2_qsys_0|M2_rot~24_combout\);

-- Location: LCCOMB_X26_Y22_N20
\inst2|nios2_qsys_0|M2_rot~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(21),
	datab => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(5),
	combout => \inst2|nios2_qsys_0|M2_rot~25_combout\);

-- Location: LCCOMB_X27_Y24_N20
\inst2|nios2_qsys_0|M2_rot~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(19),
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(3),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst2|nios2_qsys_0|M2_rot~27_combout\);

-- Location: LCCOMB_X26_Y22_N22
\inst2|nios2_qsys_0|M2_rot~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(1),
	datac => \inst2|nios2_qsys_0|Mn_rot_step2\(17),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst2|nios2_qsys_0|M2_rot~29_combout\);

-- Location: LCCOMB_X24_Y16_N16
\inst2|nios2_qsys_0|F_ic_fill_same_tag_line~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc\(3),
	datab => \inst2|nios2_qsys_0|F_pc\(12),
	datac => \inst2|nios2_qsys_0|ic_fill_tag\(2),
	datad => \inst2|nios2_qsys_0|ic_fill_line\(0),
	combout => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~2_combout\);

-- Location: FF_X20_Y22_N7
\inst2|nios2_qsys_0|ic_fill_initial_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_pc\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X20_Y22_N6
\inst2|nios2_qsys_0|ic_fill_active_nxt~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst2|nios2_qsys_0|ic_fill_initial_offset\(2),
	datac => \inst2|nios2_qsys_0|ic_fill_initial_offset\(1),
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_active_nxt~2_combout\);

-- Location: FF_X31_Y18_N7
\inst2|nios2_qsys_0|ic_fill_ap_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X32_Y18_N30
\inst2|limiter|pending_response_count[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|limiter|pending_response_count[0]~0_combout\ = \inst2|limiter|response_accepted~0_combout\ $ (\inst2|limiter|pending_response_count\(0) $ (\inst2|limiter|nonposted_cmd_accepted~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|limiter|response_accepted~0_combout\,
	datac => \inst2|limiter|pending_response_count\(0),
	datad => \inst2|limiter|nonposted_cmd_accepted~combout\,
	combout => \inst2|limiter|pending_response_count[0]~0_combout\);

-- Location: LCCOMB_X31_Y25_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X35_Y25_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X30_Y23_N24
\inst2|jtag_uart_0|av_readdata[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata[7]~2_combout\ = (\inst2|jtag_uart_0|read_0~q\ & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|read_0~q\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \inst2|jtag_uart_0|av_readdata[7]~2_combout\);

-- Location: FF_X34_Y13_N15
\inst2|pio_sdo_adc|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(7),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(7));

-- Location: LCCOMB_X34_Y16_N4
\inst2|pio_pwm_in|readdata[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(15) = (\inst2|pio_pwm_in|data_out\(15) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_pwm_in|readdata\(15));

-- Location: FF_X34_Y18_N5
\inst2|jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|rvalid~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|rvalid~q\);

-- Location: LCCOMB_X34_Y16_N30
\inst2|pio_i_max|readdata[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(15) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_i_max|data_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_i_max|data_out\(15),
	combout => \inst2|pio_i_max|readdata\(15));

-- Location: FF_X34_Y16_N15
\inst2|pio_sdo_adc|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(15),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(15));

-- Location: FF_X32_Y24_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(31));

-- Location: LCCOMB_X30_Y16_N10
\inst2|jtag_uart_0|av_readdata[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata[6]~3_combout\ = (\inst2|jtag_uart_0|read_0~q\ & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart_0|read_0~q\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	combout => \inst2|jtag_uart_0|av_readdata[6]~3_combout\);

-- Location: LCCOMB_X34_Y14_N18
\inst2|pio_i_max|readdata[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(6) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|pio_i_max|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|pio_i_max|data_out\(6),
	combout => \inst2|pio_i_max|readdata\(6));

-- Location: LCCOMB_X31_Y16_N22
\inst2|pio_pwm_in|readdata[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(6) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_pwm_in|data_out\(6) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datab => \inst2|pio_pwm_in|data_out\(6),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_pwm_in|readdata\(6));

-- Location: FF_X32_Y24_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(22));

-- Location: LCCOMB_X34_Y14_N4
\inst2|pio_pwm_in|readdata[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(14) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_pwm_in|data_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|pio_pwm_in|data_out\(14),
	combout => \inst2|pio_pwm_in|readdata\(14));

-- Location: FF_X34_Y18_N31
\inst2|jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|woverflow~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|woverflow~q\);

-- Location: LCCOMB_X35_Y15_N12
\inst2|pio_i_max|readdata[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(14) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_i_max|data_out\(14) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datab => \inst2|pio_i_max|data_out\(14),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_i_max|readdata\(14));

-- Location: LCCOMB_X31_Y15_N22
\inst2|jtag_uart_0|av_readdata[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata[5]~4_combout\ = (\inst2|jtag_uart_0|read_0~q\ & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart_0|read_0~q\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \inst2|jtag_uart_0|av_readdata[5]~4_combout\);

-- Location: LCCOMB_X35_Y15_N24
\inst2|pio_i_max|readdata[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(5) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|pio_i_max|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|pio_i_max|data_out\(5),
	combout => \inst2|pio_i_max|readdata\(5));

-- Location: FF_X34_Y24_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(21));

-- Location: LCCOMB_X34_Y14_N20
\inst2|pio_pwm_in|readdata[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(13) = (\inst2|pio_pwm_in|data_out\(13) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(13),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_pwm_in|readdata\(13));

-- Location: LCCOMB_X34_Y14_N6
\inst2|pio_i_max|readdata[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(13) = (\inst2|pio_i_max|data_out\(13) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(13),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_i_max|readdata\(13));

-- Location: FF_X31_Y15_N29
\inst2|pio_keyboard_sw6_sw1|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1|readdata\(4));

-- Location: LCCOMB_X35_Y15_N20
\inst2|pio_i_max|readdata[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(4) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_i_max|data_out\(4) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datab => \inst2|pio_i_max|data_out\(4),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_i_max|readdata\(4));

-- Location: LCCOMB_X32_Y16_N18
\inst2|pio_pwm_in|readdata[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(4) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_pwm_in|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_pwm_in|data_out\(4),
	combout => \inst2|pio_pwm_in|readdata\(4));

-- Location: LCCOMB_X31_Y16_N12
\inst2|pio_pwm_in|readdata[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(12) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|pio_pwm_in|data_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|pio_pwm_in|data_out\(12),
	combout => \inst2|pio_pwm_in|readdata\(12));

-- Location: LCCOMB_X34_Y14_N12
\inst2|pio_i_max|readdata[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(12) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|pio_i_max|data_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|pio_i_max|data_out\(12),
	combout => \inst2|pio_i_max|readdata\(12));

-- Location: FF_X34_Y14_N27
\inst2|pio_sdo_adc|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(12),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(12));

-- Location: LCCOMB_X30_Y23_N2
\inst2|jtag_uart_0|av_readdata[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata[3]~6_combout\ = (\inst2|jtag_uart_0|read_0~q\ & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|read_0~q\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \inst2|jtag_uart_0|av_readdata[3]~6_combout\);

-- Location: FF_X37_Y20_N3
\inst2|pio_keyboard_sw6_sw1|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(3),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1|readdata\(3));

-- Location: FF_X37_Y20_N5
\inst2|pio_sdo_adc|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(3),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(3));

-- Location: FF_X34_Y14_N9
\inst2|pio_sdo_adc|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(11),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(11));

-- Location: FF_X25_Y19_N19
\inst2|nios2_qsys_0|M_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_st_data[27]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(27));

-- Location: FF_X34_Y15_N23
\inst2|pio_keyboard_sw6_sw1|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1|readdata\(2));

-- Location: FF_X34_Y13_N5
\inst2|pio_sdo_adc|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(2));

-- Location: FF_X30_Y24_N17
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X35_Y14_N4
\inst2|pio_i_max|readdata[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(10) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_i_max|data_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_i_max|data_out\(10),
	combout => \inst2|pio_i_max|readdata\(10));

-- Location: LCCOMB_X32_Y16_N8
\inst2|pio_pwm_in|readdata[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(10) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_pwm_in|data_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_pwm_in|data_out\(10),
	combout => \inst2|pio_pwm_in|readdata\(10));

-- Location: FF_X30_Y16_N23
\inst2|jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|ac~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|ac~q\);

-- Location: FF_X31_Y14_N27
\inst2|pio_sdo_adc|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(10),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(10));

-- Location: LCCOMB_X30_Y16_N8
\inst2|jtag_uart_0|av_readdata[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata[1]~8_combout\ = (\inst2|jtag_uart_0|read_0~q\ & (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1))) # (!\inst2|jtag_uart_0|read_0~q\ & 
-- ((\inst2|jtag_uart_0|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|read_0~q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datad => \inst2|jtag_uart_0|ien_AE~q\,
	combout => \inst2|jtag_uart_0|av_readdata[1]~8_combout\);

-- Location: LCCOMB_X31_Y15_N6
\inst2|pio_lcd_control|readdata[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control|readdata\(1) = (\inst2|pio_lcd_control|data_out\(1) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & !\inst2|nios2_qsys_0|M_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control|data_out\(1),
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	combout => \inst2|pio_lcd_control|readdata\(1));

-- Location: FF_X37_Y20_N31
\inst2|pio_keyboard_sw6_sw1|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1|readdata\(1));

-- Location: LCCOMB_X37_Y20_N22
\inst2|pio_a1_a0|readdata[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0|readdata\(1) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_a1_a0|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_a1_a0|data_out\(1),
	combout => \inst2|pio_a1_a0|readdata\(1));

-- Location: LCCOMB_X35_Y15_N16
\inst2|pio_i_max|readdata[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(1) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|pio_i_max|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|pio_i_max|data_out\(1),
	combout => \inst2|pio_i_max|readdata\(1));

-- Location: FF_X35_Y15_N31
\inst2|pio_sdo_adc|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(1));

-- Location: LCCOMB_X30_Y13_N16
\inst2|pio_led2_led1|readdata[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1|readdata\(1) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_led2_led1|data_out\(1) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datab => \inst2|pio_led2_led1|data_out\(1),
	datad => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_led2_led1|readdata\(1));

-- Location: FF_X32_Y16_N7
\inst2|pio_pwm_in|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|data_out[1]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(1));

-- Location: LCCOMB_X32_Y16_N26
\inst2|pio_pwm_in|readdata[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(1) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_pwm_in|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_pwm_in|data_out\(1),
	combout => \inst2|pio_pwm_in|readdata\(1));

-- Location: FF_X34_Y13_N23
\inst2|pio_sdo_adc|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(9),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(9));

-- Location: FF_X31_Y21_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(25));

-- Location: FF_X23_Y17_N7
\inst2|nios2_qsys_0|M_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~36_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(11));

-- Location: FF_X26_Y16_N27
\inst2|nios2_qsys_0|M_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(10));

-- Location: FF_X28_Y22_N11
\inst2|nios2_qsys_0|ic_tag_clr_valid_bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits~q\);

-- Location: LCCOMB_X28_Y22_N4
\inst2|nios2_qsys_0|ic_tag_wren\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	datad => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits~q\,
	combout => \inst2|nios2_qsys_0|ic_tag_wren~combout\);

-- Location: FF_X35_Y23_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X34_Y21_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\);

-- Location: FF_X34_Y25_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X34_Y21_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(19),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X31_Y20_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X31_Y24_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cfgrom_readdata~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cfgrom_readdata~0_combout\);

-- Location: LCCOMB_X35_Y22_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: LCCOMB_X32_Y25_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: FF_X23_Y24_N21
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X30_Y24_N6
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X21_Y23_N13
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X21_Y23_N14
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X19_Y23_N29
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X19_Y23_N26
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X28_Y17_N7
\inst2|nios2_qsys_0|E_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_jmp_indirect~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_jmp_indirect~q\);

-- Location: LCCOMB_X27_Y16_N18
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_extra_pc\(1),
	datac => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~3_combout\);

-- Location: LCCOMB_X20_Y17_N10
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[3]~4_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~3_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~4_combout\);

-- Location: FF_X20_Y17_N31
\inst2|nios2_qsys_0|E_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_pc[1]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(1));

-- Location: LCCOMB_X20_Y17_N24
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~4_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(7),
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datad => \inst2|nios2_qsys_0|E_pc\(1),
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~5_combout\);

-- Location: LCCOMB_X29_Y16_N28
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(2),
	datad => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~6_combout\);

-- Location: LCCOMB_X29_Y16_N6
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(8),
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~6_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~7_combout\);

-- Location: FF_X21_Y16_N21
\inst2|nios2_qsys_0|E_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_pc[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(2));

-- Location: LCCOMB_X21_Y16_N10
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[4]~3_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~7_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_pc\(2),
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~8_combout\);

-- Location: FF_X24_Y16_N7
\inst2|nios2_qsys_0|E_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(9));

-- Location: FF_X23_Y17_N23
\inst2|nios2_qsys_0|E_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(10));

-- Location: LCCOMB_X27_Y16_N30
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(4),
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~12_combout\);

-- Location: LCCOMB_X23_Y17_N22
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(10),
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~12_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~13_combout\);

-- Location: FF_X23_Y17_N21
\inst2|nios2_qsys_0|E_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_pc[4]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(4));

-- Location: LCCOMB_X23_Y17_N12
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_pc\(4),
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~13_combout\,
	datac => \inst2|nios2_qsys_0|E_src1[6]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~14_combout\);

-- Location: LCCOMB_X27_Y16_N8
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_extra_pc\(5),
	datac => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~15_combout\);

-- Location: LCCOMB_X23_Y17_N8
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[7]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~15_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~16_combout\);

-- Location: FF_X23_Y17_N19
\inst2|nios2_qsys_0|E_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_pc[5]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(5));

-- Location: LCCOMB_X23_Y17_N16
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~16_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(11),
	datad => \inst2|nios2_qsys_0|E_pc\(5),
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~17_combout\);

-- Location: LCCOMB_X27_Y16_N26
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_extra_pc\(6),
	datac => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~18_combout\);

-- Location: LCCOMB_X28_Y17_N18
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(12),
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~18_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~19_combout\);

-- Location: FF_X21_Y16_N19
\inst2|nios2_qsys_0|E_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_pc\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(6));

-- Location: LCCOMB_X21_Y16_N28
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[8]~14_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~19_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_pc\(6),
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~20_combout\);

-- Location: LCCOMB_X27_Y16_N12
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_extra_pc\(7),
	datac => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~21_combout\);

-- Location: LCCOMB_X24_Y16_N14
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[9]~13_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~21_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~22_combout\);

-- Location: FF_X24_Y16_N11
\inst2|nios2_qsys_0|E_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_pc[7]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(7));

-- Location: LCCOMB_X24_Y16_N0
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_pc\(7),
	datab => \inst2|nios2_qsys_0|E_iw\(13),
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~22_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~23_combout\);

-- Location: LCCOMB_X27_Y16_N22
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(8),
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~24_combout\);

-- Location: FF_X20_Y17_N13
\inst2|nios2_qsys_0|E_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_pc\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(9));

-- Location: LCCOMB_X27_Y15_N16
\inst2|nios2_qsys_0|E_ctrl_wrctl_inst_nxt\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(15),
	datad => \inst2|nios2_qsys_0|Equal107~2_combout\,
	combout => \inst2|nios2_qsys_0|E_ctrl_wrctl_inst_nxt~combout\);

-- Location: LCCOMB_X29_Y24_N2
\inst2|jtag_uart_0|LessThan1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|LessThan1~0_combout\ = (\inst2|jtag_uart_0|Add0~4_combout\ & ((\inst2|jtag_uart_0|Add0~2_combout\) # ((\inst2|jtag_uart_0|Add0~0_combout\) # 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|Add0~2_combout\,
	datab => \inst2|jtag_uart_0|Add0~0_combout\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst2|jtag_uart_0|Add0~4_combout\,
	combout => \inst2|jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X29_Y24_N12
\inst2|jtag_uart_0|LessThan1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|LessThan1~1_combout\ = (\inst2|jtag_uart_0|Add0~6_combout\) # (\inst2|jtag_uart_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart_0|Add0~6_combout\,
	datad => \inst2|jtag_uart_0|Add0~8_combout\,
	combout => \inst2|jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X29_Y24_N0
\inst2|jtag_uart_0|LessThan1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|LessThan1~2_combout\ = (!\inst2|jtag_uart_0|LessThan1~1_combout\ & (\inst2|jtag_uart_0|Add0~12_combout\ & (!\inst2|jtag_uart_0|Add0~10_combout\ & !\inst2|jtag_uart_0|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|LessThan1~1_combout\,
	datab => \inst2|jtag_uart_0|Add0~12_combout\,
	datac => \inst2|jtag_uart_0|Add0~10_combout\,
	datad => \inst2|jtag_uart_0|LessThan1~0_combout\,
	combout => \inst2|jtag_uart_0|LessThan1~2_combout\);

-- Location: LCCOMB_X32_Y14_N24
\inst2|pio_lcd_data|read_mux_out[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|read_mux_out[0]~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_lcd_data|data_dir\(0))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_port_lcd_data[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data|data_dir\(0),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \bidir_port_lcd_data[0]~input_o\,
	combout => \inst2|pio_lcd_data|read_mux_out[0]~0_combout\);

-- Location: LCCOMB_X37_Y15_N0
\inst2|pio_angle|read_mux_out[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[0]~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_angle|data_dir\(0)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_angle[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bidir_angle[0]~input_o\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_angle|data_dir\(0),
	combout => \inst2|pio_angle|read_mux_out[0]~0_combout\);

-- Location: LCCOMB_X37_Y20_N8
\inst2|pio_keyboard_sw6_sw1|read_mux_out[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1|read_mux_out\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \in_pio_keyboard[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \in_pio_keyboard[0]~input_o\,
	combout => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(0));

-- Location: LCCOMB_X34_Y13_N28
\inst2|pio_sdo_adc|read_mux_out[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(0),
	combout => \inst2|pio_sdo_adc|read_mux_out\(0));

-- Location: LCCOMB_X35_Y11_N24
\inst2|pio_angle|read_mux_out[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[8]~1_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_angle|data_dir\(8)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_angle[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \bidir_angle[8]~input_o\,
	datad => \inst2|pio_angle|data_dir\(8),
	combout => \inst2|pio_angle|read_mux_out[8]~1_combout\);

-- Location: LCCOMB_X31_Y14_N8
\inst2|pio_sdo_adc|read_mux_out[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(8) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst1|DATA_OUT_ADC\(8) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst1|DATA_OUT_ADC\(8),
	datad => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_sdo_adc|read_mux_out\(8));

-- Location: LCCOMB_X28_Y15_N22
\inst2|nios2_qsys_0|E_st_data[24]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(0),
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(8),
	datac => \inst2|nios2_qsys_0|E_iw\(3),
	datad => \inst2|nios2_qsys_0|E_iw\(4),
	combout => \inst2|nios2_qsys_0|E_st_data[24]~16_combout\);

-- Location: FF_X35_Y24_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X31_Y18_N6
\inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(1),
	datad => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(0),
	combout => \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: LCCOMB_X30_Y15_N0
\inst2|pio_lcd_data|read_mux_out[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|read_mux_out[7]~1_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_lcd_data|data_dir\(7)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_port_lcd_data[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bidir_port_lcd_data[7]~input_o\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_lcd_data|data_dir\(7),
	combout => \inst2|pio_lcd_data|read_mux_out[7]~1_combout\);

-- Location: LCCOMB_X34_Y13_N14
\inst2|pio_sdo_adc|read_mux_out[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(7) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(7),
	combout => \inst2|pio_sdo_adc|read_mux_out\(7));

-- Location: LCCOMB_X35_Y11_N10
\inst2|pio_angle|read_mux_out[15]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[15]~3_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(15))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[15]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle|data_dir\(15),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \bidir_angle[15]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[15]~3_combout\);

-- Location: LCCOMB_X34_Y18_N4
\inst2|jtag_uart_0|rvalid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|rvalid~0_combout\ = (\inst2|jtag_uart_0|fifo_rd~2_combout\) # ((\inst2|jtag_uart_0|rvalid~q\ & !\inst2|jtag_uart_0|fifo_rd~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	datac => \inst2|jtag_uart_0|rvalid~q\,
	datad => \inst2|jtag_uart_0|fifo_rd~3_combout\,
	combout => \inst2|jtag_uart_0|rvalid~0_combout\);

-- Location: LCCOMB_X34_Y16_N14
\inst2|pio_sdo_adc|read_mux_out[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(15) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst1|DATA_OUT_ADC\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst1|DATA_OUT_ADC\(15),
	combout => \inst2|pio_sdo_adc|read_mux_out\(15));

-- Location: LCCOMB_X32_Y24_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~6_combout\);

-- Location: LCCOMB_X32_Y24_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~8_combout\);

-- Location: LCCOMB_X35_Y11_N28
\inst2|pio_angle|read_mux_out[14]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[14]~5_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_angle|data_dir\(14)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_angle[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \bidir_angle[14]~input_o\,
	datad => \inst2|pio_angle|data_dir\(14),
	combout => \inst2|pio_angle|read_mux_out[14]~5_combout\);

-- Location: LCCOMB_X35_Y18_N4
\inst2|jtag_uart_0|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|always2~0_combout\ = (!\inst2|jtag_uart_0|av_waitrequest~q\ & (!\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\ & 
-- \inst2|addr_router_001|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|av_waitrequest~q\,
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|addr_router_001|Equal17~0_combout\,
	combout => \inst2|jtag_uart_0|always2~0_combout\);

-- Location: LCCOMB_X34_Y18_N30
\inst2|jtag_uart_0|woverflow~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|woverflow~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (((\inst2|jtag_uart_0|woverflow~q\)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|jtag_uart_0|always2~0_combout\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\inst2|jtag_uart_0|always2~0_combout\ & ((\inst2|jtag_uart_0|woverflow~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|jtag_uart_0|woverflow~q\,
	datad => \inst2|jtag_uart_0|always2~0_combout\,
	combout => \inst2|jtag_uart_0|woverflow~0_combout\);

-- Location: LCCOMB_X37_Y11_N4
\inst2|pio_angle|read_mux_out[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[5]~6_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(5))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_angle|data_dir\(5),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \bidir_angle[5]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[5]~6_combout\);

-- Location: LCCOMB_X34_Y24_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~12_combout\);

-- Location: LCCOMB_X31_Y15_N28
\inst2|pio_keyboard_sw6_sw1|read_mux_out[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1|read_mux_out\(4) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \in_pio_keyboard[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \in_pio_keyboard[4]~input_o\,
	combout => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(4));

-- Location: LCCOMB_X30_Y15_N6
\inst2|pio_lcd_data|read_mux_out[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|read_mux_out[4]~4_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_lcd_data|data_dir\(4)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_port_lcd_data[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \bidir_port_lcd_data[4]~input_o\,
	datad => \inst2|pio_lcd_data|data_dir\(4),
	combout => \inst2|pio_lcd_data|read_mux_out[4]~4_combout\);

-- Location: LCCOMB_X37_Y11_N16
\inst2|pio_angle|read_mux_out[12]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[12]~9_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(12))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[12]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle|data_dir\(12),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \bidir_angle[12]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[12]~9_combout\);

-- Location: LCCOMB_X30_Y24_N0
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) 
-- # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X30_Y24_N10
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\inst2|jtag_uart_0|wr_rfifo~combout\) # ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst2|jtag_uart_0|wr_rfifo~combout\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X34_Y14_N26
\inst2|pio_sdo_adc|read_mux_out[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(12) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(12),
	combout => \inst2|pio_sdo_adc|read_mux_out\(12));

-- Location: LCCOMB_X20_Y20_N22
\inst2|nios2_qsys_0|E_st_data[28]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(3),
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(4),
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(12),
	combout => \inst2|nios2_qsys_0|E_st_data[28]~28_combout\);

-- Location: LCCOMB_X30_Y15_N8
\inst2|pio_lcd_data|read_mux_out[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|read_mux_out[3]~5_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_lcd_data|data_dir\(3)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_port_lcd_data[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bidir_port_lcd_data[3]~input_o\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_lcd_data|data_dir\(3),
	combout => \inst2|pio_lcd_data|read_mux_out[3]~5_combout\);

-- Location: LCCOMB_X37_Y20_N2
\inst2|pio_keyboard_sw6_sw1|read_mux_out[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1|read_mux_out\(3) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \in_pio_keyboard[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \in_pio_keyboard[3]~input_o\,
	combout => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(3));

-- Location: LCCOMB_X37_Y20_N4
\inst2|pio_sdo_adc|read_mux_out[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(3) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst1|DATA_OUT_ADC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst1|DATA_OUT_ADC\(3),
	combout => \inst2|pio_sdo_adc|read_mux_out\(3));

-- Location: LCCOMB_X35_Y11_N8
\inst2|pio_angle|read_mux_out[11]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[11]~11_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(11))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[11]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle|data_dir\(11),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \bidir_angle[11]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[11]~11_combout\);

-- Location: LCCOMB_X34_Y14_N8
\inst2|pio_sdo_adc|read_mux_out[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(11) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(11),
	combout => \inst2|pio_sdo_adc|read_mux_out\(11));

-- Location: LCCOMB_X25_Y19_N22
\inst2|nios2_qsys_0|E_st_data[27]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(3),
	datab => \inst2|nios2_qsys_0|E_iw\(4),
	datac => \inst2|nios2_qsys_0|E_src2_prelim\(11),
	datad => \inst2|nios2_qsys_0|E_iw\(3),
	combout => \inst2|nios2_qsys_0|E_st_data[27]~31_combout\);

-- Location: LCCOMB_X25_Y19_N24
\inst2|nios2_qsys_0|E_st_data[27]~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_st_data[27]~31_combout\,
	datab => \inst2|nios2_qsys_0|E_st_data[27]~45_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_st_data[27]~32_combout\);

-- Location: LCCOMB_X25_Y19_N18
\inst2|nios2_qsys_0|E_st_data[27]~33\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(4),
	datac => \inst2|nios2_qsys_0|E_src2_prelim\(27),
	datad => \inst2|nios2_qsys_0|E_st_data[27]~32_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[27]~33_combout\);

-- Location: LCCOMB_X34_Y15_N22
\inst2|pio_keyboard_sw6_sw1|read_mux_out[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1|read_mux_out\(2) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\in_pio_keyboard[2]~input_o\ & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \in_pio_keyboard[2]~input_o\,
	datad => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(2));

-- Location: LCCOMB_X34_Y13_N4
\inst2|pio_sdo_adc|read_mux_out[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(2) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(2),
	combout => \inst2|pio_sdo_adc|read_mux_out\(2));

-- Location: FF_X31_Y23_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X30_Y16_N6
\inst2|jtag_uart_0|ac~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|ac~0_combout\ = (\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\) # (\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \inst2|jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X30_Y16_N22
\inst2|jtag_uart_0|ac~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|ac~1_combout\ = (\inst2|jtag_uart_0|ac~0_combout\) # ((\inst2|jtag_uart_0|ac~q\ & ((!\inst2|jtag_uart_0|ien_AE~0_combout\) # (!\inst2|nios2_qsys_0|M_st_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|ac~0_combout\,
	datab => \inst2|nios2_qsys_0|M_st_data\(10),
	datac => \inst2|jtag_uart_0|ac~q\,
	datad => \inst2|jtag_uart_0|ien_AE~0_combout\,
	combout => \inst2|jtag_uart_0|ac~1_combout\);

-- Location: LCCOMB_X35_Y11_N18
\inst2|pio_angle|read_mux_out[10]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[10]~13_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_angle|data_dir\(10)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_angle[10]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bidir_angle[10]~input_o\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|pio_angle|data_dir\(10),
	combout => \inst2|pio_angle|read_mux_out[10]~13_combout\);

-- Location: LCCOMB_X31_Y14_N26
\inst2|pio_sdo_adc|read_mux_out[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(10) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (\inst1|DATA_OUT_ADC\(10) & !\inst2|nios2_qsys_0|M_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datab => \inst1|DATA_OUT_ADC\(10),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	combout => \inst2|pio_sdo_adc|read_mux_out\(10));

-- Location: LCCOMB_X23_Y19_N10
\inst2|nios2_qsys_0|E_st_data[26]~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(10),
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(2),
	combout => \inst2|nios2_qsys_0|E_st_data[26]~34_combout\);

-- Location: LCCOMB_X35_Y11_N20
\inst2|pio_angle|read_mux_out[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[1]~14_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(1))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle|data_dir\(1),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \bidir_angle[1]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[1]~14_combout\);

-- Location: LCCOMB_X32_Y14_N4
\inst2|pio_lcd_data|read_mux_out[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|read_mux_out[1]~7_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_lcd_data|data_dir\(1)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_port_lcd_data[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bidir_port_lcd_data[1]~input_o\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_lcd_data|data_dir\(1),
	combout => \inst2|pio_lcd_data|read_mux_out[1]~7_combout\);

-- Location: LCCOMB_X37_Y20_N30
\inst2|pio_keyboard_sw6_sw1|read_mux_out[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1|read_mux_out\(1) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \in_pio_keyboard[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \in_pio_keyboard[1]~input_o\,
	combout => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(1));

-- Location: LCCOMB_X35_Y15_N30
\inst2|pio_sdo_adc|read_mux_out[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(1) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(1),
	combout => \inst2|pio_sdo_adc|read_mux_out\(1));

-- Location: LCCOMB_X31_Y20_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~27_combout\);

-- Location: LCCOMB_X37_Y15_N28
\inst2|pio_angle|read_mux_out[9]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[9]~15_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_angle|data_dir\(9)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_angle[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bidir_angle[9]~input_o\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_angle|data_dir\(9),
	combout => \inst2|pio_angle|read_mux_out[9]~15_combout\);

-- Location: LCCOMB_X34_Y13_N22
\inst2|pio_sdo_adc|read_mux_out[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(9) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst1|DATA_OUT_ADC\(9),
	combout => \inst2|pio_sdo_adc|read_mux_out\(9));

-- Location: LCCOMB_X29_Y19_N14
\inst2|nios2_qsys_0|E_st_data[25]~37\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(9),
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|E_src2_prelim\(1),
	datad => \inst2|nios2_qsys_0|E_iw\(4),
	combout => \inst2|nios2_qsys_0|E_st_data[25]~37_combout\);

-- Location: LCCOMB_X29_Y19_N16
\inst2|nios2_qsys_0|E_st_data[25]~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_st_data[25]~37_combout\,
	datac => \inst2|nios2_qsys_0|E_st_data[25]~47_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_st_data[25]~38_combout\);

-- Location: LCCOMB_X31_Y21_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~30_combout\);

-- Location: LCCOMB_X27_Y16_N2
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(12),
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30_combout\);

-- Location: LCCOMB_X24_Y16_N12
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[14]~8_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~30_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~31_combout\);

-- Location: FF_X23_Y17_N11
\inst2|nios2_qsys_0|E_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(17),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(17));

-- Location: LCCOMB_X27_Y16_N4
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~33\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(11),
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~33_combout\);

-- Location: LCCOMB_X23_Y17_N10
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_jmp_indirect~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_jmp_direct~q\,
	datac => \inst2|nios2_qsys_0|E_iw\(17),
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~33_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~34_combout\);

-- Location: LCCOMB_X23_Y17_N2
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~35\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_jmp_indirect~q\,
	datab => \inst2|nios2_qsys_0|E_src1[13]~9_combout\,
	datac => \inst2|nios2_qsys_0|E_hbreak_req~combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~34_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~35_combout\);

-- Location: FF_X23_Y17_N29
\inst2|nios2_qsys_0|E_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_pc[11]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(11));

-- Location: LCCOMB_X23_Y17_N6
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~35_combout\,
	datac => \inst2|nios2_qsys_0|E_hbreak_req~combout\,
	datad => \inst2|nios2_qsys_0|E_pc\(11),
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~36_combout\);

-- Location: LCCOMB_X27_Y16_N6
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~37\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(10),
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~37_combout\);

-- Location: LCCOMB_X26_Y16_N18
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(16),
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~37_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~38_combout\);

-- Location: FF_X26_Y16_N21
\inst2|nios2_qsys_0|E_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_pc[10]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(10));

-- Location: LCCOMB_X26_Y16_N26
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~39\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[12]~10_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~38_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_pc\(10),
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~39_combout\);

-- Location: LCCOMB_X28_Y22_N12
\inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5_combout\,
	datac => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~1_combout\,
	datad => \inst2|nios2_qsys_0|M_alu_result\(5),
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: LCCOMB_X28_Y22_N6
\inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~0_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(11),
	datad => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5_combout\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4_combout\);

-- Location: LCCOMB_X20_Y22_N8
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X20_Y22_N2
\inst2|nios2_qsys_0|Equal159~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|nios2_qsys_0|Equal159~0_combout\);

-- Location: LCCOMB_X20_Y22_N0
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X20_Y22_N26
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X20_Y22_N12
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X20_Y22_N14
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: FF_X35_Y23_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(18));

-- Location: FF_X35_Y23_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X35_Y23_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCCOMB_X34_Y25_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCCOMB_X31_Y20_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(1),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X35_Y23_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X35_Y25_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~46\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(26),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X21_Y24_N7
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X21_Y24_N16
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst2|jtag_uart_0|t_dav~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: FF_X23_Y24_N1
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~q\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X23_Y24_N19
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X23_Y24_N0
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|always2~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X21_Y23_N12
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: FF_X19_Y23_N7
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X19_Y23_N28
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: LCCOMB_X21_Y24_N6
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|t_dav~q\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: FF_X34_Y22_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(16));

-- Location: FF_X32_Y23_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(24));

-- Location: FF_X34_Y25_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X35_Y24_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X34_Y25_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(31));

-- Location: FF_X32_Y24_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X35_Y25_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~53\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(31),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\);

-- Location: FF_X35_Y23_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(30));

-- Location: FF_X35_Y23_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X34_Y24_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~55\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(29),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\);

-- Location: FF_X34_Y25_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X34_Y25_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~57\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(28),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\);

-- Location: FF_X32_Y24_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(7));

-- Location: FF_X32_Y24_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(23));

-- Location: FF_X32_Y19_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(6));

-- Location: FF_X34_Y22_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(21));

-- Location: FF_X34_Y21_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(19));

-- Location: FF_X32_Y23_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(11));

-- Location: LCCOMB_X31_Y23_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCCOMB_X35_Y23_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCCOMB_X31_Y24_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X35_Y23_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X37_Y24_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X35_Y23_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X21_Y25_N9
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: FF_X19_Y23_N1
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X19_Y23_N6
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: LCCOMB_X34_Y22_N10
\inst2|cmd_xbar_mux|src_payload~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~5_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(16),
	combout => \inst2|cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X32_Y23_N22
\inst2|cmd_xbar_mux|src_payload~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~7_combout\ = (\inst2|nios2_qsys_0|M_st_data\(24) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(24),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X34_Y25_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCCOMB_X34_Y25_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCCOMB_X32_Y24_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~24_combout\);

-- Location: LCCOMB_X35_Y23_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCCOMB_X35_Y23_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCCOMB_X34_Y25_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X37_Y24_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X32_Y24_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCCOMB_X32_Y24_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCCOMB_X32_Y19_N26
\inst2|cmd_xbar_mux|src_payload~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~12_combout\ = (\inst2|nios2_qsys_0|M_st_data\(6) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(6),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X31_Y24_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X34_Y22_N22
\inst2|cmd_xbar_mux|src_payload~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~17_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(21),
	combout => \inst2|cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCCOMB_X34_Y21_N12
\inst2|cmd_xbar_mux|src_payload~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~24_combout\ = (\inst2|nios2_qsys_0|M_st_data\(19) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(19),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCCOMB_X32_Y23_N12
\inst2|cmd_xbar_mux|src_payload~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~25_combout\ = (\inst2|nios2_qsys_0|M_st_data\(11) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(11),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X21_Y23_N22
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X35_Y23_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(6));

-- Location: FF_X19_Y23_N3
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X19_Y23_N0
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: LCCOMB_X35_Y23_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X35_Y23_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X36_Y24_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~65\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(7),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\);

-- Location: FF_X19_Y23_N13
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X19_Y23_N2
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X35_Y24_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X36_Y24_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~67\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(10),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\);

-- Location: FF_X35_Y24_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X36_Y24_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~79\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(11),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X35_Y23_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCCOMB_X19_Y23_N12
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X35_Y24_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(10),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCCOMB_X35_Y24_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCCOMB_X36_Y14_N2
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)) # 
-- (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))) # 
-- (!\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datab => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\);

-- Location: LCCOMB_X38_Y18_N10
\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ = (\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))) # (!\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # (!\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\);

-- Location: LCCOMB_X34_Y17_N26
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ = (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))) # (!\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # 
-- (!\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\);

-- Location: LCCOMB_X30_Y22_N26
\inst2|rsp_xbar_mux_001|src_payload~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~126_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~57_combout\) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|rsp_xbar_mux_001|src_payload~57_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~126_combout\);

-- Location: LCCOMB_X32_Y15_N22
\inst2|rsp_xbar_mux_001|src_payload~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~135_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~96_combout\) # ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \inst2|rsp_xbar_mux_001|src_payload~96_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~135_combout\);

-- Location: LCCOMB_X34_Y19_N18
\inst2|rsp_xbar_mux_001|src_payload~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~136_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~99_combout\) # ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \inst2|rsp_xbar_mux_001|src_payload~99_combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~136_combout\);

-- Location: LCCOMB_X31_Y17_N14
\inst2|rsp_xbar_mux_001|src_data[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[1]~20_combout\ = (\inst2|rsp_xbar_mux_001|src_data[1]~19_combout\) # ((\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) & 
-- !\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[1]~19_combout\,
	datab => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	datad => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \inst2|rsp_xbar_mux_001|src_data[1]~20_combout\);

-- Location: LCCOMB_X28_Y22_N18
\inst2|nios2_qsys_0|ic_fill_prevent_refill_nxt\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_ctrl_invalidate_i~q\,
	datab => \inst2|nios2_qsys_0|M_valid_from_E~q\,
	datac => \inst2|nios2_qsys_0|ic_fill_prevent_refill~q\,
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_prevent_refill_nxt~combout\);

-- Location: LCCOMB_X24_Y19_N12
\inst2|nios2_qsys_0|E_st_data[30]~42\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\,
	datad => \inst2|nios2_qsys_0|E_iw\(4),
	combout => \inst2|nios2_qsys_0|E_st_data[30]~42_combout\);

-- Location: LCCOMB_X24_Y22_N28
\inst2|nios2_qsys_0|E_st_data[27]~45\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\,
	datad => \inst2|nios2_qsys_0|E_iw\(4),
	combout => \inst2|nios2_qsys_0|E_st_data[27]~45_combout\);

-- Location: LCCOMB_X29_Y19_N6
\inst2|nios2_qsys_0|E_st_data[25]~47\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\,
	datad => \inst2|nios2_qsys_0|E_iw\(4),
	combout => \inst2|nios2_qsys_0|E_st_data[25]~47_combout\);

-- Location: LCCOMB_X23_Y24_N20
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: LCCOMB_X28_Y17_N6
\inst2|nios2_qsys_0|D_ctrl_jmp_indirect~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(16),
	datab => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|Equal4~5_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(11),
	combout => \inst2|nios2_qsys_0|D_ctrl_jmp_indirect~3_combout\);

-- Location: LCCOMB_X25_Y15_N30
\inst2|nios2_qsys_0|D_wr_dst_reg~37\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|D_wr_dst_reg~37_combout\);

-- Location: LCCOMB_X28_Y15_N10
\inst2|nios2_qsys_0|D_wr_dst_reg~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(1),
	combout => \inst2|nios2_qsys_0|D_wr_dst_reg~38_combout\);

-- Location: LCCOMB_X28_Y15_N4
\inst2|nios2_qsys_0|D_ctrl_cmp~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(4),
	datac => \inst2|nios2_qsys_0|D_iw\(3),
	datad => \inst2|nios2_qsys_0|D_iw\(5),
	combout => \inst2|nios2_qsys_0|D_ctrl_cmp~6_combout\);

-- Location: LCCOMB_X24_Y14_N0
\inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_iw\(15),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	datad => \inst2|nios2_qsys_0|D_iw\(11),
	combout => \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~4_combout\);

-- Location: LCCOMB_X24_Y14_N2
\inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(11),
	datab => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~4_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~5_combout\);

-- Location: LCCOMB_X24_Y15_N26
\inst2|nios2_qsys_0|M_pipe_flush_nxt~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_br_result~0_combout\,
	datab => \inst2|nios2_qsys_0|E_hbreak_req~combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(21),
	datad => \inst2|nios2_qsys_0|E_ctrl_br_cond~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_nxt~2_combout\);

-- Location: LCCOMB_X28_Y15_N30
\inst2|nios2_qsys_0|D_ctrl_cmp~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(1),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_ctrl_cmp~6_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(0),
	combout => \inst2|nios2_qsys_0|D_ctrl_cmp~11_combout\);

-- Location: LCCOMB_X24_Y14_N28
\inst2|nios2_qsys_0|D_ctrl_retaddr~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_iw\(15),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	datad => \inst2|nios2_qsys_0|D_iw\(11),
	combout => \inst2|nios2_qsys_0|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X24_Y14_N30
\inst2|nios2_qsys_0|D_ctrl_retaddr~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(11),
	datab => \inst2|nios2_qsys_0|D_iw\(16),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	datad => \inst2|nios2_qsys_0|D_ctrl_retaddr~5_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_retaddr~6_combout\);

-- Location: LCCOMB_X35_Y19_N22
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & 
-- (\inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\ & \inst2|addr_router_001|Equal5~1_combout\))) # (!\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datab => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst2|addr_router_001|Equal5~1_combout\,
	combout => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X36_Y14_N6
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\ & (\inst2|addr_router_001|Equal3~3_combout\ & 
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\))) # (!\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst2|addr_router_001|Equal3~3_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X37_Y19_N6
\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\inst2|addr_router_001|Equal7~1_combout\ & (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & 
-- \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\))) # (!\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal7~1_combout\,
	datab => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X38_Y18_N14
\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\inst2|addr_router_001|Equal10~0_combout\ & (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & 
-- \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\))) # (!\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal10~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datac => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X38_Y18_N20
\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\)))) # (!\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X35_Y20_N10
\inst2|addr_router_001|src_channel[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|src_channel[1]~2_combout\ = (!\inst2|addr_router_001|Equal4~0_combout\ & (!\inst2|addr_router_001|Equal6~1_combout\ & (\inst2|addr_router_001|src_channel[1]~1_combout\ & \inst2|addr_router_001|src_channel[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal4~0_combout\,
	datab => \inst2|addr_router_001|Equal6~1_combout\,
	datac => \inst2|addr_router_001|src_channel[1]~1_combout\,
	datad => \inst2|addr_router_001|src_channel[1]~0_combout\,
	combout => \inst2|addr_router_001|src_channel[1]~2_combout\);

-- Location: LCCOMB_X34_Y16_N10
\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4]~0_combout\ = !\inst2|nios2_qsys_0|M_alu_result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	combout => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[4]~0_combout\);

-- Location: LCCOMB_X21_Y25_N8
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneiii_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X17_Y22_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: FF_X16_Y22_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: FF_X14_Y22_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: FF_X14_Y22_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: FF_X14_Y22_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: FF_X14_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: FF_X14_Y22_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X16_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: FF_X16_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X19_Y22_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: FF_X19_Y22_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: FF_X19_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: FF_X19_Y22_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: FF_X19_Y22_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: FF_X18_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X14_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X14_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\);

-- Location: LCCOMB_X14_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\);

-- Location: LCCOMB_X14_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\);

-- Location: LCCOMB_X14_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\);

-- Location: LCCOMB_X16_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: FF_X16_Y22_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCCOMB_X19_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X19_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X19_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X19_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X19_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: LCCOMB_X16_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: FF_X16_Y22_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCCOMB_X16_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: FF_X17_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X17_Y23_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X17_Y23_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X15_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X15_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X15_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X15_Y23_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X17_Y22_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: FF_X15_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: FF_X17_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X16_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: FF_X18_Y22_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X16_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: FF_X14_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X16_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X16_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: FF_X18_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X17_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X18_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X17_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X18_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X17_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X15_Y23_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X15_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X15_Y23_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X15_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X15_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X15_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X15_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X15_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: FF_X16_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: FF_X16_Y21_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X17_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCCOMB_X17_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCCOMB_X15_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X16_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: FF_X15_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X15_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X16_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X23_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X23_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X17_Y21_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X17_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X18_Y22_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X18_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X18_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X18_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X18_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X23_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X18_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X18_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X14_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCCOMB_X17_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X18_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X18_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X18_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X18_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X15_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X15_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X15_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X15_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X16_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\);

-- Location: LCCOMB_X17_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout\);

-- Location: FF_X15_Y22_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X16_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X15_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X15_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCCOMB_X16_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: FF_X15_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X15_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LCCOMB_X16_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: FF_X17_Y21_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X17_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X17_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X18_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X18_Y22_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X18_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X18_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout\);

-- Location: LCCOMB_X18_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X15_Y22_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X15_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X15_Y22_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X16_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\);

-- Location: LCCOMB_X16_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\);

-- Location: FF_X17_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X17_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X18_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X18_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X18_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X18_Y22_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X18_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X15_Y22_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X16_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X16_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: FF_X15_Y22_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X15_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X17_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X18_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X18_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: FF_X15_Y22_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X23_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\);

-- Location: LCCOMB_X16_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X16_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\);

-- Location: LCCOMB_X18_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: LCCOMB_X23_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: LCCOMB_X16_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X16_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X16_Y21_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: IOIBUF_X53_Y11_N1
\bidir_angle[15]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(15),
	o => \bidir_angle[15]~input_o\);

-- Location: IOIBUF_X53_Y9_N8
\bidir_angle[14]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(14),
	o => \bidir_angle[14]~input_o\);

-- Location: IOIBUF_X53_Y6_N15
\bidir_angle[12]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(12),
	o => \bidir_angle[12]~input_o\);

-- Location: IOIBUF_X53_Y6_N22
\bidir_angle[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(11),
	o => \bidir_angle[11]~input_o\);

-- Location: IOIBUF_X49_Y0_N1
\bidir_angle[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(10),
	o => \bidir_angle[10]~input_o\);

-- Location: IOIBUF_X49_Y0_N8
\bidir_angle[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(9),
	o => \bidir_angle[9]~input_o\);

-- Location: IOIBUF_X47_Y0_N22
\bidir_angle[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(8),
	o => \bidir_angle[8]~input_o\);

-- Location: IOIBUF_X43_Y0_N22
\bidir_angle[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(5),
	o => \bidir_angle[5]~input_o\);

-- Location: IOIBUF_X36_Y0_N22
\bidir_angle[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(2),
	o => \bidir_angle[2]~input_o\);

-- Location: IOIBUF_X34_Y0_N1
\bidir_angle[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(1),
	o => \bidir_angle[1]~input_o\);

-- Location: IOIBUF_X34_Y0_N22
\bidir_angle[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(0),
	o => \bidir_angle[0]~input_o\);

-- Location: IOIBUF_X20_Y0_N1
\bidir_port_lcd_data[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_port_lcd_data(7),
	o => \bidir_port_lcd_data[7]~input_o\);

-- Location: IOIBUF_X11_Y0_N22
\bidir_port_lcd_data[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_port_lcd_data(4),
	o => \bidir_port_lcd_data[4]~input_o\);

-- Location: IOIBUF_X5_Y0_N15
\bidir_port_lcd_data[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_port_lcd_data(3),
	o => \bidir_port_lcd_data[3]~input_o\);

-- Location: IOIBUF_X5_Y0_N22
\bidir_port_lcd_data[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_port_lcd_data(2),
	o => \bidir_port_lcd_data[2]~input_o\);

-- Location: IOIBUF_X3_Y0_N1
\bidir_port_lcd_data[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_port_lcd_data(1),
	o => \bidir_port_lcd_data[1]~input_o\);

-- Location: IOIBUF_X1_Y0_N8
\bidir_port_lcd_data[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_port_lcd_data(0),
	o => \bidir_port_lcd_data[0]~input_o\);

-- Location: IOIBUF_X47_Y34_N22
\in_pio_keyboard[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_pio_keyboard(0),
	o => \in_pio_keyboard[0]~input_o\);

-- Location: IOIBUF_X38_Y34_N1
\in_pio_keyboard[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_pio_keyboard(4),
	o => \in_pio_keyboard[4]~input_o\);

-- Location: IOIBUF_X45_Y34_N15
\in_pio_keyboard[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_pio_keyboard(3),
	o => \in_pio_keyboard[3]~input_o\);

-- Location: IOIBUF_X45_Y34_N8
\in_pio_keyboard[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_pio_keyboard(2),
	o => \in_pio_keyboard[2]~input_o\);

-- Location: IOIBUF_X45_Y34_N1
\in_pio_keyboard[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_pio_keyboard(1),
	o => \in_pio_keyboard[1]~input_o\);

-- Location: CLKCTRL_G2
\inst1|wireCLK~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|wireCLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|wireCLK~clkctrl_outclk\);

-- Location: CLKCTRL_G3
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X37_Y23_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N20
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator|av_readdata_pre[0]~feeder_combout\ = \inst2|pio_lcd_data|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_lcd_data|readdata\(0),
	combout => \inst2|pio_lcd_data_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N22
\inst2|pio_angle_s1_translator|av_readdata_pre[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|av_readdata_pre[8]~feeder_combout\ = \inst2|pio_angle|readdata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_angle|readdata\(8),
	combout => \inst2|pio_angle_s1_translator|av_readdata_pre[8]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N14
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator|av_readdata_pre[7]~feeder_combout\ = \inst2|pio_lcd_data|readdata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_lcd_data|readdata\(7),
	combout => \inst2|pio_lcd_data_s1_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N2
\inst2|pio_angle_s1_translator|av_readdata_pre[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|av_readdata_pre[14]~feeder_combout\ = \inst2|pio_angle|readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_angle|readdata\(14),
	combout => \inst2|pio_angle_s1_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: LCCOMB_X37_Y11_N20
\inst2|pio_angle_s1_translator|av_readdata_pre[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|av_readdata_pre[12]~feeder_combout\ = \inst2|pio_angle|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_angle|readdata\(12),
	combout => \inst2|pio_angle_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N26
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator|av_readdata_pre[3]~feeder_combout\ = \inst2|pio_lcd_data|readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_lcd_data|readdata\(3),
	combout => \inst2|pio_lcd_data_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N10
\inst2|pio_angle_s1_translator|av_readdata_pre[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|av_readdata_pre[11]~feeder_combout\ = \inst2|pio_angle|readdata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_angle|readdata\(11),
	combout => \inst2|pio_angle_s1_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N30
\inst2|pio_angle_s1_translator|av_readdata_pre[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|av_readdata_pre[9]~feeder_combout\ = \inst2|pio_angle|readdata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_angle|readdata\(9),
	combout => \inst2|pio_angle_s1_translator|av_readdata_pre[9]~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N16
\inst2|pio_pwm_in|data_out[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|data_out[0]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(0),
	combout => \inst2|pio_pwm_in|data_out[0]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N6
\inst2|pio_pwm_in|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|data_out[1]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|pio_pwm_in|data_out[1]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N26
\inst2|pio_i_max|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|data_out[1]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|pio_i_max|data_out[1]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N8
\inst2|nios2_qsys_0|M_iw[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|E_iw\(0),
	combout => \inst2|nios2_qsys_0|M_iw[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N6
\inst2|nios2_qsys_0|M_iw[12]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|E_iw\(12),
	combout => \inst2|nios2_qsys_0|M_iw[12]~feeder_combout\);

-- Location: LCCOMB_X28_Y17_N30
\inst2|nios2_qsys_0|M_iw[16]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|E_iw\(16),
	combout => \inst2|nios2_qsys_0|M_iw[16]~feeder_combout\);

-- Location: LCCOMB_X35_Y14_N18
\inst2|pio_i_max|data_out[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|data_out[6]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(6),
	combout => \inst2|pio_i_max|data_out[6]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N20
\inst1|DATA_OUT_ADC[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[11]~feeder_combout\ = \inst1|SHIFT_REG_REC\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(11),
	combout => \inst1|DATA_OUT_ADC[11]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N30
\inst1|DATA_OUT_ADC[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[10]~feeder_combout\ = \inst1|SHIFT_REG_REC\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(10),
	combout => \inst1|DATA_OUT_ADC[10]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N18
\inst1|DATA_OUT_ADC[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[0]~feeder_combout\ = \inst1|SHIFT_REG_REC\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(0),
	combout => \inst1|DATA_OUT_ADC[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N28
\inst2|nios2_qsys_0|E_pc[11]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(11),
	combout => \inst2|nios2_qsys_0|E_pc[11]~feeder_combout\);

-- Location: LCCOMB_X26_Y16_N20
\inst2|nios2_qsys_0|E_pc[10]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(10),
	combout => \inst2|nios2_qsys_0|E_pc[10]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N30
\inst2|nios2_qsys_0|E_pc[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(1),
	combout => \inst2|nios2_qsys_0|E_pc[1]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N20
\inst2|nios2_qsys_0|E_pc[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(2),
	combout => \inst2|nios2_qsys_0|E_pc[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N20
\inst2|nios2_qsys_0|E_pc[4]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(4),
	combout => \inst2|nios2_qsys_0|E_pc[4]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N18
\inst2|nios2_qsys_0|E_pc[5]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(5),
	combout => \inst2|nios2_qsys_0|E_pc[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N10
\inst2|nios2_qsys_0|E_pc[7]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(7),
	combout => \inst2|nios2_qsys_0|E_pc[7]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N30
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(31),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\);

-- Location: LCCOMB_X30_Y22_N6
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(22),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\);

-- Location: LCCOMB_X30_Y22_N10
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(21),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N16
\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[4]~feeder_combout\ = \inst2|pio_keyboard_sw6_sw1|readdata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_keyboard_sw6_sw1|readdata\(4),
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: LCCOMB_X37_Y20_N24
\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[3]~feeder_combout\ = \inst2|pio_keyboard_sw6_sw1|readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_keyboard_sw6_sw1|readdata\(3),
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N30
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(25),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\);

-- Location: LCCOMB_X35_Y25_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N18
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write2~feeder_combout\);

-- Location: LCCOMB_X37_Y24_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: LCCOMB_X38_Y23_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: IOOBUF_X18_Y34_N2
\out_pio_res_nSOE~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_res_nsoe|data_out~q\,
	oe => \inst2|pio_res_nsoe|data_dir~q\,
	devoe => ww_devoe,
	o => ww_out_pio_res_nSOE);

-- Location: IOOBUF_X20_Y34_N16
\n_Reset~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|n_RESET~q\,
	devoe => ww_devoe,
	o => ww_n_Reset);

-- Location: IOOBUF_X53_Y13_N9
\out_pio_res_nWR~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_res_nwr|data_out~q\,
	devoe => ww_devoe,
	o => ww_out_pio_res_nWR);

-- Location: IOOBUF_X53_Y14_N9
\out_pio_res_nRD~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_res_nrd|data_out~q\,
	devoe => ww_devoe,
	o => ww_out_pio_res_nRD);

-- Location: IOOBUF_X20_Y34_N9
\out_pio_res_nSample~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_res_nsample|data_out~q\,
	devoe => ww_devoe,
	o => ww_out_pio_res_nSample);

-- Location: IOOBUF_X53_Y14_N2
\out_pio_res_nCS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_res_ncs|data_out~q\,
	devoe => ww_devoe,
	o => ww_out_pio_res_nCS);

-- Location: IOOBUF_X0_Y14_N2
\ADC_CNV~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|CNV~q\,
	devoe => ww_devoe,
	o => ww_ADC_CNV);

-- Location: IOOBUF_X0_Y11_N2
\ADC_CLK~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|ALT_INV_wireCLK~combout\,
	devoe => ww_devoe,
	o => ww_ADC_CLK);

-- Location: IOOBUF_X3_Y34_N2
\Drv_PWM~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|PWM~q\,
	devoe => ww_devoe,
	o => ww_Drv_PWM);

-- Location: IOOBUF_X1_Y34_N2
\Drv_DIR~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|DIR~q\,
	devoe => ww_devoe,
	o => ww_Drv_DIR);

-- Location: IOOBUF_X1_Y34_N9
\Drv_DIS~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|OFF~q\,
	devoe => ww_devoe,
	o => ww_Drv_DIS);

-- Location: IOOBUF_X16_Y34_N16
\out_clk_resolver~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|HOLD_1CLK~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_out_clk_resolver);

-- Location: IOOBUF_X53_Y21_N23
\out_lcd_E_RNOTW_RS[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_control|data_out\(2),
	devoe => ww_devoe,
	o => ww_out_lcd_E_RNOTW_RS(2));

-- Location: IOOBUF_X53_Y20_N16
\out_lcd_E_RNOTW_RS[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_control|data_out\(1),
	devoe => ww_devoe,
	o => ww_out_lcd_E_RNOTW_RS(1));

-- Location: IOOBUF_X53_Y20_N23
\out_lcd_E_RNOTW_RS[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_control|data_out\(0),
	devoe => ww_devoe,
	o => ww_out_lcd_E_RNOTW_RS(0));

-- Location: IOOBUF_X29_Y34_N16
\out_LED2_LED1[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_led2_led1|data_out\(1),
	devoe => ww_devoe,
	o => ww_out_LED2_LED1(1));

-- Location: IOOBUF_X34_Y34_N2
\out_LED2_LED1[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_led2_led1|data_out\(0),
	devoe => ww_devoe,
	o => ww_out_LED2_LED1(0));

-- Location: IOOBUF_X0_Y26_N16
\out_pio_res_A1_A0[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_a1_a0|data_out\(1),
	devoe => ww_devoe,
	o => ww_out_pio_res_A1_A0(1));

-- Location: IOOBUF_X0_Y28_N9
\out_pio_res_A1_A0[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_a1_a0|data_out\(0),
	devoe => ww_devoe,
	o => ww_out_pio_res_A1_A0(0));

-- Location: IOOBUF_X53_Y11_N2
\bidir_angle[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(15),
	oe => \inst2|pio_angle|data_dir\(15),
	devoe => ww_devoe,
	o => bidir_angle(15));

-- Location: IOOBUF_X53_Y9_N9
\bidir_angle[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(14),
	oe => \inst2|pio_angle|data_dir\(14),
	devoe => ww_devoe,
	o => bidir_angle(14));

-- Location: IOOBUF_X53_Y9_N23
\bidir_angle[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(13),
	oe => \inst2|pio_angle|data_dir\(13),
	devoe => ww_devoe,
	o => bidir_angle(13));

-- Location: IOOBUF_X53_Y6_N16
\bidir_angle[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(12),
	oe => \inst2|pio_angle|data_dir\(12),
	devoe => ww_devoe,
	o => bidir_angle(12));

-- Location: IOOBUF_X53_Y6_N23
\bidir_angle[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(11),
	oe => \inst2|pio_angle|data_dir\(11),
	devoe => ww_devoe,
	o => bidir_angle(11));

-- Location: IOOBUF_X49_Y0_N2
\bidir_angle[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(10),
	oe => \inst2|pio_angle|data_dir\(10),
	devoe => ww_devoe,
	o => bidir_angle(10));

-- Location: IOOBUF_X49_Y0_N9
\bidir_angle[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(9),
	oe => \inst2|pio_angle|data_dir\(9),
	devoe => ww_devoe,
	o => bidir_angle(9));

-- Location: IOOBUF_X47_Y0_N23
\bidir_angle[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(8),
	oe => \inst2|pio_angle|data_dir\(8),
	devoe => ww_devoe,
	o => bidir_angle(8));

-- Location: IOOBUF_X45_Y0_N16
\bidir_angle[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(7),
	oe => \inst2|pio_angle|data_dir\(7),
	devoe => ww_devoe,
	o => bidir_angle(7));

-- Location: IOOBUF_X43_Y0_N16
\bidir_angle[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(6),
	oe => \inst2|pio_angle|data_dir\(6),
	devoe => ww_devoe,
	o => bidir_angle(6));

-- Location: IOOBUF_X43_Y0_N23
\bidir_angle[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(5),
	oe => \inst2|pio_angle|data_dir\(5),
	devoe => ww_devoe,
	o => bidir_angle(5));

-- Location: IOOBUF_X38_Y0_N2
\bidir_angle[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(4),
	oe => \inst2|pio_angle|data_dir\(4),
	devoe => ww_devoe,
	o => bidir_angle(4));

-- Location: IOOBUF_X38_Y0_N9
\bidir_angle[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(3),
	oe => \inst2|pio_angle|data_dir\(3),
	devoe => ww_devoe,
	o => bidir_angle(3));

-- Location: IOOBUF_X36_Y0_N23
\bidir_angle[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(2),
	oe => \inst2|pio_angle|data_dir\(2),
	devoe => ww_devoe,
	o => bidir_angle(2));

-- Location: IOOBUF_X34_Y0_N2
\bidir_angle[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(1),
	oe => \inst2|pio_angle|data_dir\(1),
	devoe => ww_devoe,
	o => bidir_angle(1));

-- Location: IOOBUF_X34_Y0_N23
\bidir_angle[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_angle|data_out\(0),
	oe => \inst2|pio_angle|data_dir\(0),
	devoe => ww_devoe,
	o => bidir_angle(0));

-- Location: IOOBUF_X20_Y0_N2
\bidir_port_lcd_data[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_data|data_out\(7),
	oe => \inst2|pio_lcd_data|data_dir\(7),
	devoe => ww_devoe,
	o => bidir_port_lcd_data(7));

-- Location: IOOBUF_X20_Y0_N9
\bidir_port_lcd_data[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_data|data_out\(6),
	oe => \inst2|pio_lcd_data|data_dir\(6),
	devoe => ww_devoe,
	o => bidir_port_lcd_data(6));

-- Location: IOOBUF_X18_Y0_N9
\bidir_port_lcd_data[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_data|data_out\(5),
	oe => \inst2|pio_lcd_data|data_dir\(5),
	devoe => ww_devoe,
	o => bidir_port_lcd_data(5));

-- Location: IOOBUF_X11_Y0_N23
\bidir_port_lcd_data[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_data|data_out\(4),
	oe => \inst2|pio_lcd_data|data_dir\(4),
	devoe => ww_devoe,
	o => bidir_port_lcd_data(4));

-- Location: IOOBUF_X5_Y0_N16
\bidir_port_lcd_data[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_data|data_out\(3),
	oe => \inst2|pio_lcd_data|data_dir\(3),
	devoe => ww_devoe,
	o => bidir_port_lcd_data(3));

-- Location: IOOBUF_X5_Y0_N23
\bidir_port_lcd_data[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_data|data_out\(2),
	oe => \inst2|pio_lcd_data|data_dir\(2),
	devoe => ww_devoe,
	o => bidir_port_lcd_data(2));

-- Location: IOOBUF_X3_Y0_N2
\bidir_port_lcd_data[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_data|data_out\(1),
	oe => \inst2|pio_lcd_data|data_dir\(1),
	devoe => ww_devoe,
	o => bidir_port_lcd_data(1));

-- Location: IOOBUF_X1_Y0_N9
\bidir_port_lcd_data[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|pio_lcd_data|data_out\(0),
	oe => \inst2|pio_lcd_data|data_dir\(0),
	devoe => ww_devoe,
	o => bidir_port_lcd_data(0));

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X27_Y0_N15
\in_clk_10MHz~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_clk_10MHz,
	o => \in_clk_10MHz~input_o\);

-- Location: PLL_4
\inst|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 3,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 15,
	c1_initial => 1,
	c1_low => 15,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 3,
	c2_initial => 1,
	c2_low => 2,
	c2_mode => "odd",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 5,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "c2",
	clk2_divide_by => 1,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 6,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 100000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 24,
	m => 30,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5243,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 416,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \inst|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \inst|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: FF_X29_Y15_N21
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X35_Y21_N0
\inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\ = \inst2|cmd_xbar_mux|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux|arb|grant[0]~1_combout\,
	combout => \inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N2
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X36_Y23_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X36_Y23_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X36_Y23_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X36_Y23_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X29_Y16_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder_combout\);

-- Location: LCCOMB_X29_Y16_N18
\inst2|cmd_xbar_mux|src_payload~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~1_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	combout => \inst2|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X29_Y16_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X29_Y16_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|debugaccess~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X29_Y16_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21));

-- Location: LCCOMB_X23_Y16_N6
\inst2|nios2_qsys_0|F_pc_plus_one[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_pc\(0),
	datad => VCC,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X23_Y16_N8
\inst2|nios2_qsys_0|F_pc_plus_one[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_pc\(1),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[0]~1\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X20_Y16_N8
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => VCC,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X20_Y16_N10
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst2|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]~12\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]~14\);

-- Location: FF_X20_Y16_N11
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(1));

-- Location: FF_X20_Y17_N29
\inst2|nios2_qsys_0|D_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(1));

-- Location: LCCOMB_X20_Y17_N28
\inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(1),
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(1),
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout\);

-- Location: LCCOMB_X20_Y17_N14
\inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[1]~2_combout\,
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(1),
	datac => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datad => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X20_Y17_N15
\inst2|nios2_qsys_0|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(1));

-- Location: LCCOMB_X23_Y16_N10
\inst2|nios2_qsys_0|F_pc_plus_one[2]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc\(2),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[1]~3\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[2]~5\);

-- Location: FF_X21_Y16_N9
\inst2|nios2_qsys_0|D_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(2));

-- Location: LCCOMB_X21_Y16_N8
\inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(2),
	datad => \inst2|nios2_qsys_0|F_kill~2_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4_combout\);

-- Location: LCCOMB_X20_Y22_N18
\inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_dp_offset\(1),
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset\(2),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: LCCOMB_X20_Y22_N24
\inst2|nios2_qsys_0|ic_fill_initial_offset[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(2),
	combout => \inst2|nios2_qsys_0|ic_fill_initial_offset[2]~feeder_combout\);

-- Location: FF_X20_Y22_N25
\inst2|nios2_qsys_0|ic_fill_initial_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_initial_offset[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X20_Y22_N4
\inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~1_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_initial_offset\(2),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCCOMB_X20_Y22_N22
\inst2|nios2_qsys_0|ic_fill_dp_offset_en~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\);

-- Location: FF_X20_Y22_N5
\inst2|nios2_qsys_0|ic_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X28_Y18_N26
\inst2|nios2_qsys_0|F_iw[3]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[3]~9_combout\);

-- Location: FF_X28_Y18_N27
\inst2|nios2_qsys_0|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[3]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(3));

-- Location: LCCOMB_X23_Y17_N30
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(5),
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(5),
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~5_combout\);

-- Location: LCCOMB_X23_Y16_N12
\inst2|nios2_qsys_0|F_pc_plus_one[3]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_pc\(3),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[2]~5\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X23_Y16_N16
\inst2|nios2_qsys_0|F_pc_plus_one[5]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_pc\(5),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[4]~9\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X23_Y17_N26
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(5),
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~5_combout\,
	datad => \inst2|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6_combout\);

-- Location: FF_X23_Y17_N27
\inst2|nios2_qsys_0|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(5));

-- Location: FF_X23_Y17_N31
\inst2|nios2_qsys_0|D_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(5));

-- Location: LCCOMB_X29_Y18_N30
\inst2|nios2_qsys_0|ic_tag_wraddress[2]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_line\(2),
	datad => \inst2|nios2_qsys_0|D_pc\(5),
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~1_combout\);

-- Location: FF_X29_Y18_N31
\inst2|nios2_qsys_0|ic_fill_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_line\(2));

-- Location: LCCOMB_X23_Y16_N18
\inst2|nios2_qsys_0|F_pc_plus_one[6]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc\(6),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[5]~11\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X23_Y16_N20
\inst2|nios2_qsys_0|F_pc_plus_one[7]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_pc\(7),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[6]~13\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X20_Y16_N20
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst2|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]~22\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]~24\);

-- Location: LCCOMB_X20_Y16_N22
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst2|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]~24\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]~26\);

-- Location: FF_X20_Y16_N23
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(7));

-- Location: LCCOMB_X24_Y16_N4
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~9_combout\,
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(7),
	datac => \inst2|nios2_qsys_0|F_pc_plus_one[7]~14_combout\,
	datad => \inst2|nios2_qsys_0|F_kill~2_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10_combout\);

-- Location: FF_X24_Y16_N5
\inst2|nios2_qsys_0|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(7));

-- Location: FF_X24_Y16_N21
\inst2|nios2_qsys_0|D_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(7));

-- Location: LCCOMB_X29_Y18_N18
\inst2|nios2_qsys_0|ic_tag_wraddress[4]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datab => \inst2|nios2_qsys_0|D_pc\(7),
	datac => \inst2|nios2_qsys_0|ic_fill_line\(4),
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[4]~3_combout\);

-- Location: FF_X29_Y18_N19
\inst2|nios2_qsys_0|ic_fill_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[4]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_line\(4));

-- Location: LCCOMB_X25_Y15_N28
\inst2|nios2_qsys_0|D_ctrl_logic~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X26_Y15_N18
\inst2|nios2_qsys_0|D_ctrl_logic~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Equal4~3_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(0),
	datac => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_logic~9_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_logic~8_combout\);

-- Location: FF_X26_Y15_N19
\inst2|nios2_qsys_0|E_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_logic~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_logic~q\);

-- Location: LCCOMB_X23_Y16_N22
\inst2|nios2_qsys_0|F_pc_plus_one[8]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_pc\(8),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[7]~15\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[8]~17\);

-- Location: FF_X23_Y16_N23
\inst2|nios2_qsys_0|D_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(8));

-- Location: LCCOMB_X25_Y15_N24
\inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(1),
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	combout => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\);

-- Location: LCCOMB_X20_Y16_N4
\inst2|nios2_qsys_0|D_extra_pc[8]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(8),
	datab => \inst2|nios2_qsys_0|D_pc_plus_one\(8),
	datac => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(21),
	combout => \inst2|nios2_qsys_0|D_extra_pc[8]~6_combout\);

-- Location: FF_X20_Y16_N5
\inst2|nios2_qsys_0|E_extra_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[8]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(8));

-- Location: LCCOMB_X27_Y15_N30
\inst2|nios2_qsys_0|F_iw[15]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datac => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[15]~17_combout\);

-- Location: FF_X27_Y15_N31
\inst2|nios2_qsys_0|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[15]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(15));

-- Location: LCCOMB_X28_Y22_N8
\inst2|nios2_qsys_0|ic_tag_wraddress_nxt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_pc\(9),
	datac => \inst2|nios2_qsys_0|ic_fill_line\(6),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~0_combout\);

-- Location: FF_X28_Y22_N9
\inst2|nios2_qsys_0|ic_fill_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_line\(6));

-- Location: LCCOMB_X23_Y16_N24
\inst2|nios2_qsys_0|F_pc_plus_one[9]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc\(9),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[8]~17\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[9]~19\);

-- Location: FF_X20_Y17_N5
\inst2|nios2_qsys_0|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(9));

-- Location: FF_X20_Y17_N3
\inst2|nios2_qsys_0|D_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(9));

-- Location: FF_X28_Y17_N23
\inst2|nios2_qsys_0|E_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(15));

-- Location: LCCOMB_X28_Y15_N8
\inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Equal4~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(13),
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(5),
	combout => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\);

-- Location: LCCOMB_X27_Y15_N20
\inst2|nios2_qsys_0|D_ctrl_shift_rot_right~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(14),
	combout => \inst2|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X27_Y15_N21
\inst2|nios2_qsys_0|E_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_shift_rot_right~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X28_Y23_N24
\inst2|nios2_qsys_0|Add12~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst2|nios2_qsys_0|Add12~0_combout\);

-- Location: LCCOMB_X28_Y23_N0
\inst2|nios2_qsys_0|Add12~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datab => \inst2|nios2_qsys_0|Add12~0_combout\,
	datad => VCC,
	combout => \inst2|nios2_qsys_0|Add12~1_combout\,
	cout => \inst2|nios2_qsys_0|Add12~2\);

-- Location: LCCOMB_X25_Y15_N0
\inst2|nios2_qsys_0|Equal4~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|Equal4~2_combout\);

-- Location: LCCOMB_X25_Y15_N2
\inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~3_combout\);

-- Location: LCCOMB_X25_Y15_N26
\inst2|nios2_qsys_0|D_ctrl_alu_subtract~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Equal4~2_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_ctrl_alu_signed_comparison~3_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_alu_subtract~16_combout\);

-- Location: LCCOMB_X27_Y15_N6
\inst2|nios2_qsys_0|D_ctrl_alu_subtract~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(15),
	datab => \inst2|nios2_qsys_0|D_iw\(11),
	datac => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(14),
	combout => \inst2|nios2_qsys_0|D_ctrl_alu_subtract~17_combout\);

-- Location: LCCOMB_X27_Y15_N24
\inst2|nios2_qsys_0|D_ctrl_alu_subtract~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_ctrl_alu_subtract~16_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_alu_subtract~17_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_alu_subtract~18_combout\);

-- Location: FF_X27_Y15_N25
\inst2|nios2_qsys_0|E_ctrl_alu_subtract\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_alu_subtract~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\);

-- Location: LCCOMB_X27_Y15_N4
\inst2|nios2_qsys_0|F_iw[12]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst2|nios2_qsys_0|F_iw[12]~16_combout\);

-- Location: FF_X27_Y15_N5
\inst2|nios2_qsys_0|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[12]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(12));

-- Location: LCCOMB_X28_Y15_N16
\inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_iw\(11),
	combout => \inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~3_combout\);

-- Location: LCCOMB_X28_Y15_N26
\inst2|nios2_qsys_0|D_ctrl_b_not_src~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_b_is_dst~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(1),
	combout => \inst2|nios2_qsys_0|D_ctrl_b_not_src~0_combout\);

-- Location: LCCOMB_X28_Y15_N20
\inst2|nios2_qsys_0|D_ctrl_b_not_src~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Equal4~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(0),
	datac => \inst2|nios2_qsys_0|D_ctrl_b_not_src~0_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(5),
	combout => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\);

-- Location: LCCOMB_X28_Y15_N0
\inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_wr_dst_reg~38_combout\,
	datab => \inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~3_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~2_combout\);

-- Location: FF_X28_Y15_N1
\inst2|nios2_qsys_0|E_ctrl_src2_choose_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_src2_choose_imm~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\);

-- Location: LCCOMB_X25_Y15_N20
\inst2|nios2_qsys_0|D_ctrl_hi_imm16~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(1),
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X24_Y17_N30
\inst2|nios2_qsys_0|D_ctrl_hi_imm16~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(2),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\);

-- Location: LCCOMB_X28_Y15_N14
\inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~0_combout\,
	datab => \inst2|nios2_qsys_0|D_ctrl_logic~9_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(5),
	combout => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCCOMB_X26_Y17_N6
\inst2|nios2_qsys_0|D_src2_imm[15]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(5),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(21),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\);

-- Location: LCCOMB_X26_Y17_N28
\inst2|nios2_qsys_0|D_src2_imm[16]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(6),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[16]~31_combout\);

-- Location: FF_X26_Y17_N29
\inst2|nios2_qsys_0|E_src2_imm[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[16]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(16));

-- Location: LCCOMB_X25_Y20_N6
\inst2|nios2_qsys_0|Add8|auto_generated|_~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data[16]~8_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(16),
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~30_combout\);

-- Location: LCCOMB_X26_Y15_N24
\inst2|nios2_qsys_0|D_ctrl_shift_rot~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_iw\(14),
	datad => \inst2|nios2_qsys_0|D_iw\(11),
	combout => \inst2|nios2_qsys_0|D_ctrl_shift_rot~6_combout\);

-- Location: LCCOMB_X26_Y15_N0
\inst2|nios2_qsys_0|Equal107~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datab => \inst2|nios2_qsys_0|D_iw\(14),
	datac => \inst2|nios2_qsys_0|D_iw\(16),
	datad => \inst2|nios2_qsys_0|D_iw\(11),
	combout => \inst2|nios2_qsys_0|Equal107~1_combout\);

-- Location: LCCOMB_X26_Y15_N14
\inst2|nios2_qsys_0|D_ctrl_shift_rot~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Equal107~5_combout\,
	datab => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_shift_rot~6_combout\,
	datad => \inst2|nios2_qsys_0|Equal107~1_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_shift_rot~5_combout\);

-- Location: FF_X26_Y15_N15
\inst2|nios2_qsys_0|E_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_shift_rot~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_shift_rot~q\);

-- Location: FF_X26_Y15_N17
\inst2|nios2_qsys_0|M_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_ctrl_shift_rot~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_ctrl_shift_rot~q\);

-- Location: LCCOMB_X26_Y15_N16
\inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|av_ld_or_div_done~q\,
	datac => \inst2|nios2_qsys_0|M_ctrl_shift_rot~q\,
	datad => \inst2|nios2_qsys_0|M_ctrl_mul_lsw~q\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\);

-- Location: LCCOMB_X32_Y21_N30
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ = \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X1_Y16_N12
\inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCCOMB_X34_Y11_N4
\inst3|ST_REST[0]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|ST_REST[0]~21_combout\ = !\inst3|ST_REST\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|ST_REST\(0),
	combout => \inst3|ST_REST[0]~21_combout\);

-- Location: FF_X34_Y11_N5
\inst3|ST_REST[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst3|ST_REST[0]~21_combout\,
	clrn => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ST_REST\(0));

-- Location: LCCOMB_X34_Y11_N14
\inst3|ST_REST[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|ST_REST[3]~11_combout\ = (\inst3|ST_REST\(3) & (\inst3|ST_REST[2]~10\ $ (GND))) # (!\inst3|ST_REST\(3) & (!\inst3|ST_REST[2]~10\ & VCC))
-- \inst3|ST_REST[3]~12\ = CARRY((\inst3|ST_REST\(3) & !\inst3|ST_REST[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ST_REST\(3),
	datad => VCC,
	cin => \inst3|ST_REST[2]~10\,
	combout => \inst3|ST_REST[3]~11_combout\,
	cout => \inst3|ST_REST[3]~12\);

-- Location: FF_X34_Y11_N15
\inst3|ST_REST[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst3|ST_REST[3]~11_combout\,
	clrn => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ST_REST\(3));

-- Location: LCCOMB_X34_Y11_N16
\inst3|ST_REST[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|ST_REST[4]~13_combout\ = (\inst3|ST_REST\(4) & (!\inst3|ST_REST[3]~12\)) # (!\inst3|ST_REST\(4) & ((\inst3|ST_REST[3]~12\) # (GND)))
-- \inst3|ST_REST[4]~14\ = CARRY((!\inst3|ST_REST[3]~12\) # (!\inst3|ST_REST\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ST_REST\(4),
	datad => VCC,
	cin => \inst3|ST_REST[3]~12\,
	combout => \inst3|ST_REST[4]~13_combout\,
	cout => \inst3|ST_REST[4]~14\);

-- Location: FF_X34_Y11_N17
\inst3|ST_REST[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst3|ST_REST[4]~13_combout\,
	clrn => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ST_REST\(4));

-- Location: LCCOMB_X34_Y11_N18
\inst3|ST_REST[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|ST_REST[5]~15_combout\ = (\inst3|ST_REST\(5) & (\inst3|ST_REST[4]~14\ $ (GND))) # (!\inst3|ST_REST\(5) & (!\inst3|ST_REST[4]~14\ & VCC))
-- \inst3|ST_REST[5]~16\ = CARRY((\inst3|ST_REST\(5) & !\inst3|ST_REST[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ST_REST\(5),
	datad => VCC,
	cin => \inst3|ST_REST[4]~14\,
	combout => \inst3|ST_REST[5]~15_combout\,
	cout => \inst3|ST_REST[5]~16\);

-- Location: FF_X34_Y11_N19
\inst3|ST_REST[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst3|ST_REST[5]~15_combout\,
	clrn => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ST_REST\(5));

-- Location: LCCOMB_X34_Y11_N20
\inst3|ST_REST[6]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|ST_REST[6]~17_combout\ = (\inst3|ST_REST\(6) & (!\inst3|ST_REST[5]~16\)) # (!\inst3|ST_REST\(6) & ((\inst3|ST_REST[5]~16\) # (GND)))
-- \inst3|ST_REST[6]~18\ = CARRY((!\inst3|ST_REST[5]~16\) # (!\inst3|ST_REST\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ST_REST\(6),
	datad => VCC,
	cin => \inst3|ST_REST[5]~16\,
	combout => \inst3|ST_REST[6]~17_combout\,
	cout => \inst3|ST_REST[6]~18\);

-- Location: FF_X34_Y11_N21
\inst3|ST_REST[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst3|ST_REST[6]~17_combout\,
	clrn => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ST_REST\(6));

-- Location: LCCOMB_X34_Y11_N22
\inst3|ST_REST[7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|ST_REST[7]~19_combout\ = \inst3|ST_REST\(7) $ (!\inst3|ST_REST[6]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ST_REST\(7),
	cin => \inst3|ST_REST[6]~18\,
	combout => \inst3|ST_REST[7]~19_combout\);

-- Location: FF_X34_Y11_N23
\inst3|ST_REST[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst3|ST_REST[7]~19_combout\,
	clrn => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|ST_REST\(7));

-- Location: LCCOMB_X34_Y11_N2
\inst3|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~0_combout\ = (\inst3|ST_REST\(5) & (\inst3|ST_REST\(7) & \inst3|ST_REST\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|ST_REST\(5),
	datac => \inst3|ST_REST\(7),
	datad => \inst3|ST_REST\(6),
	combout => \inst3|LessThan0~0_combout\);

-- Location: LCCOMB_X34_Y11_N0
\inst3|LessThan0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst3|LessThan0~2_combout\ = (\inst3|LessThan0~0_combout\ & ((\inst3|LessThan0~1_combout\) # (\inst3|ST_REST\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|LessThan0~1_combout\,
	datab => \inst3|LessThan0~0_combout\,
	datad => \inst3|ST_REST\(4),
	combout => \inst3|LessThan0~2_combout\);

-- Location: FF_X34_Y11_N1
\inst3|n_RESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst3|LessThan0~2_combout\,
	clrn => \inst|altpll_component|auto_generated|wire_pll1_locked\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|n_RESET~q\);

-- Location: CLKCTRL_G13
\inst3|n_RESET~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|n_RESET~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|n_RESET~clkctrl_outclk\);

-- Location: FF_X1_Y16_N13
\inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X1_Y16_N2
\inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X1_Y16_N3
\inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X1_Y16_N16
\inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X1_Y16_N17
\inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G0
\inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCCOMB_X32_Y18_N0
\inst2|limiter|last_dest_id[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|limiter|last_dest_id[1]~0_combout\ = !\inst2|addr_router|Equal1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|addr_router|Equal1~0_combout\,
	combout => \inst2|limiter|last_dest_id[1]~0_combout\);

-- Location: LCCOMB_X25_Y15_N6
\inst2|nios2_qsys_0|Equal4~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|Equal4~4_combout\);

-- Location: LCCOMB_X24_Y15_N8
\inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~5_combout\,
	datab => \inst2|nios2_qsys_0|Equal4~5_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(5),
	datad => \inst2|nios2_qsys_0|Equal4~4_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~6_combout\);

-- Location: FF_X24_Y15_N9
\inst2|nios2_qsys_0|E_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_flush_pipe_always~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_flush_pipe_always~q\);

-- Location: LCCOMB_X24_Y15_N16
\inst2|nios2_qsys_0|D_valid\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst2|nios2_qsys_0|D_issue~q\,
	combout => \inst2|nios2_qsys_0|D_valid~combout\);

-- Location: FF_X24_Y15_N17
\inst2|nios2_qsys_0|E_valid_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_valid~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_valid_from_D~q\);

-- Location: LCCOMB_X24_Y15_N10
\inst2|nios2_qsys_0|M_pipe_flush_nxt~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_nxt~2_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_flush_pipe_always~q\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst2|nios2_qsys_0|E_valid_from_D~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_nxt~3_combout\);

-- Location: FF_X24_Y15_N11
\inst2|nios2_qsys_0|M_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_nxt~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush~q\);

-- Location: LCCOMB_X20_Y22_N20
\inst2|nios2_qsys_0|ic_fill_active_nxt~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_active_nxt~2_combout\,
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_initial_offset\(0),
	datad => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_active_nxt~3_combout\);

-- Location: LCCOMB_X31_Y18_N20
\inst2|nios2_qsys_0|ic_fill_active_nxt~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ic_fill_starting~0_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datac => \inst2|nios2_qsys_0|ic_fill_active~q\,
	datad => \inst2|nios2_qsys_0|ic_fill_active_nxt~3_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_active_nxt~4_combout\);

-- Location: FF_X31_Y18_N21
\inst2|nios2_qsys_0|ic_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_active_nxt~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_active~q\);

-- Location: LCCOMB_X31_Y18_N16
\inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: FF_X31_Y18_N17
\inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\);

-- Location: FF_X32_Y18_N5
\inst2|limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|addr_router|Equal1~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|limiter|last_dest_id\(0));

-- Location: LCCOMB_X32_Y18_N24
\inst2|limiter|suppress~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|limiter|suppress~0_combout\ = (\inst2|limiter|has_pending_responses~q\ & ((\inst2|limiter|last_dest_id\(1) & ((\inst2|addr_router|Equal1~0_combout\) # (\inst2|limiter|last_dest_id\(0)))) # (!\inst2|limiter|last_dest_id\(1) & 
-- ((!\inst2|limiter|last_dest_id\(0)) # (!\inst2|addr_router|Equal1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|limiter|has_pending_responses~q\,
	datab => \inst2|limiter|last_dest_id\(1),
	datac => \inst2|addr_router|Equal1~0_combout\,
	datad => \inst2|limiter|last_dest_id\(0),
	combout => \inst2|limiter|suppress~0_combout\);

-- Location: LCCOMB_X31_Y18_N4
\inst2|nios2_qsys_0|ic_fill_req_accepted~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux|WideOr0~1_combout\,
	datab => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datac => \inst2|nios2_qsys_0|i_read~q\,
	datad => \inst2|limiter|suppress~0_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\);

-- Location: LCCOMB_X31_Y18_N24
\inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(0),
	combout => \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X31_Y18_N14
\inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datab => \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datac => \inst2|nios2_qsys_0|D_ic_fill_starting~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_active~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2_combout\);

-- Location: FF_X31_Y18_N25
\inst2|nios2_qsys_0|ic_fill_ap_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X31_Y18_N12
\inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(1),
	datab => \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(2),
	datad => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(0),
	combout => \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: FF_X31_Y18_N13
\inst2|nios2_qsys_0|ic_fill_ap_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X31_Y18_N2
\inst2|nios2_qsys_0|Add6~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(1),
	datab => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(3),
	datad => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(2),
	combout => \inst2|nios2_qsys_0|Add6~0_combout\);

-- Location: LCCOMB_X31_Y18_N8
\inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	datad => \inst2|nios2_qsys_0|Add6~0_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: FF_X31_Y18_N9
\inst2|nios2_qsys_0|ic_fill_ap_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X31_Y18_N18
\inst2|nios2_qsys_0|i_read_nxt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \inst2|nios2_qsys_0|ic_fill_active~q\,
	datac => \inst2|nios2_qsys_0|ic_fill_ap_cnt\(3),
	datad => \inst2|limiter|suppress~0_combout\,
	combout => \inst2|nios2_qsys_0|i_read_nxt~0_combout\);

-- Location: LCCOMB_X34_Y17_N30
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X32_Y18_N6
\inst2|cmd_xbar_demux|WideOr0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux|WideOr0~1_combout\ = (\inst2|addr_router|Equal1~0_combout\ & (((\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & \inst2|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\inst2|addr_router|Equal1~0_combout\ & (\inst2|cmd_xbar_demux|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux|WideOr0~0_combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst2|addr_router|Equal1~0_combout\,
	datad => \inst2|cmd_xbar_mux|saved_grant\(0),
	combout => \inst2|cmd_xbar_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X31_Y18_N26
\inst2|nios2_qsys_0|i_read_nxt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datab => \inst2|nios2_qsys_0|i_read_nxt~0_combout\,
	datac => \inst2|nios2_qsys_0|i_read~q\,
	datad => \inst2|cmd_xbar_demux|WideOr0~1_combout\,
	combout => \inst2|nios2_qsys_0|i_read_nxt~1_combout\);

-- Location: FF_X31_Y18_N27
\inst2|nios2_qsys_0|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|i_read_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_read~q\);

-- Location: LCCOMB_X32_Y18_N26
\inst2|limiter|save_dest_id~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|limiter|save_dest_id~0_combout\ = (\inst2|nios2_qsys_0|i_read~q\ & !\inst2|limiter|suppress~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|i_read~q\,
	datad => \inst2|limiter|suppress~0_combout\,
	combout => \inst2|limiter|save_dest_id~0_combout\);

-- Location: FF_X32_Y18_N1
\inst2|limiter|last_dest_id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|limiter|last_dest_id[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|limiter|last_dest_id\(1));

-- Location: LCCOMB_X36_Y19_N24
\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: FF_X36_Y19_N25
\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X32_Y17_N8
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X32_Y17_N9
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X32_Y17_N28
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X32_Y17_N2
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X32_Y17_N26
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & 
-- !\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datab => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datad => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X32_Y17_N27
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X32_Y17_N24
\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & 
-- !\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X32_Y17_N25
\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y17_N6
\inst2|rsp_xbar_demux_001|src0_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\ = (\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: FF_X32_Y17_N5
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]~q\);

-- Location: LCCOMB_X35_Y21_N18
\inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\inst2|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X34_Y20_N4
\inst2|cmd_xbar_mux|packet_in_progress~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|packet_in_progress~0_combout\ = !\inst2|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst2|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X34_Y20_N5
\inst2|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X34_Y20_N6
\inst2|cmd_xbar_mux|update_grant~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|update_grant~1_combout\ = (\inst2|cmd_xbar_mux|WideOr1~combout\ & (\inst2|cmd_xbar_mux|update_grant~0_combout\)) # (!\inst2|cmd_xbar_mux|WideOr1~combout\ & ((!\inst2|cmd_xbar_mux|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|update_grant~0_combout\,
	datab => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datac => \inst2|cmd_xbar_mux|packet_in_progress~q\,
	combout => \inst2|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X34_Y20_N0
\inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\inst2|cmd_xbar_mux|update_grant~1_combout\ & ((\inst2|cmd_xbar_demux_001|src0_valid~0_combout\) # (\inst2|cmd_xbar_demux|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst2|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \inst2|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X35_Y21_N19
\inst2|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X34_Y20_N24
\inst2|cmd_xbar_mux|arb|grant[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\inst2|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\inst2|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\inst2|cmd_xbar_demux|src0_valid~0_combout\ & !\inst2|cmd_xbar_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst2|cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \inst2|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \inst2|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \inst2|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X34_Y20_N25
\inst2|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X29_Y20_N24
\inst2|nios2_qsys_0|M_st_data[8]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data[8]~7_combout\,
	combout => \inst2|nios2_qsys_0|M_st_data[8]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N14
\inst2|cmd_xbar_mux_001|src_payload~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~0_combout\ = (\inst2|nios2_qsys_0|M_st_data\(0) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X31_Y22_N18
\inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_pc\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_ap_offset\(0),
	datad => \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0_combout\);

-- Location: FF_X31_Y22_N19
\inst2|nios2_qsys_0|ic_fill_ap_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X31_Y22_N28
\inst2|cmd_xbar_mux_001|src_data[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(38) = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_ap_offset\(0))))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) 
-- & (((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_ap_offset\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|nios2_qsys_0|ic_fill_ap_offset\(0),
	combout => \inst2|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X31_Y22_N14
\inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_pc\(1),
	datab => \inst2|nios2_qsys_0|ic_fill_ap_offset\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_ap_offset\(1),
	datad => \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~1_combout\);

-- Location: FF_X31_Y22_N15
\inst2|nios2_qsys_0|ic_fill_ap_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[1]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X31_Y22_N16
\inst2|cmd_xbar_mux_001|src_data[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(39) = (\inst2|nios2_qsys_0|M_alu_result\(3) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_ap_offset\(1))))) # (!\inst2|nios2_qsys_0|M_alu_result\(3) 
-- & (\inst2|cmd_xbar_mux_001|saved_grant\(0) & (\inst2|nios2_qsys_0|ic_fill_ap_offset\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_ap_offset\(1),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X31_Y22_N30
\inst2|nios2_qsys_0|Add5~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_ap_offset\(2),
	datab => \inst2|nios2_qsys_0|ic_fill_ap_offset\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_ap_offset\(1),
	combout => \inst2|nios2_qsys_0|Add5~0_combout\);

-- Location: LCCOMB_X31_Y22_N10
\inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_pc\(2),
	datac => \inst2|nios2_qsys_0|Add5~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_req_accepted~0_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~2_combout\);

-- Location: FF_X31_Y22_N11
\inst2|nios2_qsys_0|ic_fill_ap_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_ap_offset_nxt[2]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_ap_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_ap_offset\(2));

-- Location: LCCOMB_X31_Y22_N20
\inst2|cmd_xbar_mux_001|src_data[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(40) = (\inst2|nios2_qsys_0|M_alu_result\(4) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_ap_offset\(2))))) # (!\inst2|nios2_qsys_0|M_alu_result\(4) 
-- & (((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_ap_offset\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(4),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|nios2_qsys_0|ic_fill_ap_offset\(2),
	combout => \inst2|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X23_Y18_N14
\inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(0),
	datac => \inst2|nios2_qsys_0|D_iw\(5),
	combout => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\);

-- Location: LCCOMB_X23_Y18_N20
\inst2|nios2_qsys_0|D_ctrl_retaddr~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_retaddr~6_combout\,
	datab => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\,
	datac => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_retaddr~4_combout\);

-- Location: FF_X23_Y18_N21
\inst2|nios2_qsys_0|E_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_retaddr~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X18_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X18_Y21_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X18_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X18_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X15_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X15_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X15_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X15_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X15_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X15_Y21_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X15_Y21_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X15_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X15_Y21_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X15_Y21_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X18_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X18_Y21_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X17_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X17_Y22_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X17_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X17_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X17_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X17_Y22_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X17_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X17_Y22_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X18_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X18_Y21_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X18_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X18_Y21_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X16_Y21_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X16_Y21_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X16_Y21_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: FF_X16_Y21_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X16_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y21_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X16_Y21_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X16_Y21_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X16_Y21_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X16_Y21_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: FF_X16_Y21_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X16_Y21_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X16_Y21_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X16_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X16_Y21_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X16_Y21_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X16_Y21_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X17_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X17_Y22_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X17_Y21_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X17_Y21_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\);

-- Location: LCCOMB_X16_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X16_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X16_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X16_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X17_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X17_Y22_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X17_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X17_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X17_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X17_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X17_Y21_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X17_Y21_N16
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X17_Y21_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X17_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X17_Y21_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X17_Y21_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: FF_X17_Y21_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X16_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X16_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X20_Y23_N20
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X17_Y21_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X17_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X17_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X17_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: LCCOMB_X17_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X17_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X17_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X20_Y23_N2
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X20_Y23_N18
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X20_Y23_N19
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X15_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X17_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X17_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X15_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X15_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCCOMB_X16_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X16_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X17_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X17_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X15_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X20_Y23_N8
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X21_Y23_N0
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCCOMB_X20_Y23_N28
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X21_Y23_N1
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X29_Y23_N18
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # (!\inst2|jtag_uart_0|fifo_wr~q\)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart_0|fifo_wr~q\ $ 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|fifo_wr~q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: FF_X21_Y17_N13
\inst2|nios2_qsys_0|W_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_dst_regnum\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_dst_regnum\(0));

-- Location: FF_X21_Y17_N29
\inst2|nios2_qsys_0|W_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_dst_regnum\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_dst_regnum\(1));

-- Location: LCCOMB_X21_Y17_N12
\inst2|nios2_qsys_0|D_src1_hazard_W~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(27),
	datab => \inst2|nios2_qsys_0|D_iw\(28),
	datac => \inst2|nios2_qsys_0|W_dst_regnum\(0),
	datad => \inst2|nios2_qsys_0|W_dst_regnum\(1),
	combout => \inst2|nios2_qsys_0|D_src1_hazard_W~1_combout\);

-- Location: LCCOMB_X31_Y25_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X18_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X17_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X18_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X17_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCCOMB_X17_Y21_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X17_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X17_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X38_Y23_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux37~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X17_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X17_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: FF_X17_Y22_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X23_Y23_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X38_Y23_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X37_Y23_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X23_Y23_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X36_Y23_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X37_Y23_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCCOMB_X23_Y23_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: FF_X37_Y23_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout\,
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X23_Y23_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X23_Y23_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X23_Y23_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X23_Y23_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X23_Y23_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X23_Y23_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X23_Y23_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X32_Y25_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35));

-- Location: FF_X32_Y25_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: FF_X23_Y23_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X26_Y25_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X26_Y25_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X26_Y25_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X26_Y25_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X26_Y25_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X26_Y25_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X30_Y25_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X32_Y25_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X36_Y23_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X30_Y25_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X30_Y25_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X23_Y23_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X37_Y23_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37]~30_combout\);

-- Location: FF_X23_Y23_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X37_Y23_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X37_Y23_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X35_Y23_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X35_Y23_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X36_Y25_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~61\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(23),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X36_Y25_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~62\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~61_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X37_Y23_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\);

-- Location: FF_X36_Y25_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~62_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X37_Y23_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X37_Y23_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X34_Y25_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X34_Y25_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~14_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X36_Y25_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~48\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(24),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCCOMB_X36_Y25_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~49\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\);

-- Location: FF_X36_Y25_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(25));

-- Location: FF_X32_Y25_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X34_Y25_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X34_Y25_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X32_Y25_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X32_Y25_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X32_Y25_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X31_Y24_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X31_Y20_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~27_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N2
\inst2|nios2_qsys_0|D_compare_op[1]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(15),
	datab => \inst2|nios2_qsys_0|Equal4~5_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|D_compare_op[1]~0_combout\);

-- Location: FF_X28_Y18_N3
\inst2|nios2_qsys_0|E_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_compare_op[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_compare_op\(1));

-- Location: LCCOMB_X20_Y18_N4
\inst2|nios2_qsys_0|F_iw[24]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datac => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[24]~3_combout\);

-- Location: FF_X20_Y18_N5
\inst2|nios2_qsys_0|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[24]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(24));

-- Location: LCCOMB_X24_Y14_N20
\inst2|nios2_qsys_0|D_ctrl_crst~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_iw\(15),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	combout => \inst2|nios2_qsys_0|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X24_Y14_N14
\inst2|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(11),
	datab => \inst2|nios2_qsys_0|D_iw\(15),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X24_Y14_N18
\inst2|nios2_qsys_0|D_ctrl_jmp_indirect~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|D_iw\(11),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|D_ctrl_jmp_indirect~2_combout\);

-- Location: LCCOMB_X24_Y14_N8
\inst2|nios2_qsys_0|D_dst_regnum[0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_ctrl_crst~0_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_jmp_indirect~2_combout\,
	combout => \inst2|nios2_qsys_0|D_dst_regnum[0]~2_combout\);

-- Location: LCCOMB_X23_Y18_N8
\inst2|nios2_qsys_0|D_dst_regnum[0]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\,
	datab => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\,
	datac => \inst2|nios2_qsys_0|D_dst_regnum[0]~2_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst2|nios2_qsys_0|D_dst_regnum[0]~3_combout\);

-- Location: LCCOMB_X20_Y18_N8
\inst2|nios2_qsys_0|D_dst_regnum[2]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(19),
	datab => \inst2|nios2_qsys_0|D_iw\(24),
	datac => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datad => \inst2|nios2_qsys_0|D_dst_regnum[0]~3_combout\,
	combout => \inst2|nios2_qsys_0|D_dst_regnum[2]~7_combout\);

-- Location: FF_X20_Y18_N9
\inst2|nios2_qsys_0|E_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_dst_regnum[2]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_dst_regnum\(2));

-- Location: FF_X20_Y18_N27
\inst2|nios2_qsys_0|M_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_dst_regnum\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_dst_regnum\(2));

-- Location: LCCOMB_X31_Y25_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X35_Y25_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(35),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\);

-- Location: FF_X35_Y25_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(34));

-- Location: FF_X32_Y25_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X30_Y25_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\);

-- Location: LCCOMB_X30_Y25_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(1),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|ir\(0),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: FF_X30_Y25_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~8_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X31_Y22_N2
\inst2|cmd_xbar_mux|src_data[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(41) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(5)) # ((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_line\(0))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_line\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|nios2_qsys_0|M_alu_result\(5),
	datac => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|nios2_qsys_0|ic_fill_line\(0),
	combout => \inst2|cmd_xbar_mux|src_data\(41));

-- Location: FF_X31_Y22_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(3));

-- Location: LCCOMB_X30_Y25_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(5),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(3),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X31_Y25_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X31_Y23_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\);

-- Location: FF_X31_Y23_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X31_Y23_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X31_Y23_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X32_Y25_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X31_Y23_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X31_Y23_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X35_Y25_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~52\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetlatch~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(34),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X35_Y25_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~52_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X35_Y25_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X35_Y25_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X34_Y23_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\);

-- Location: LCCOMB_X32_Y25_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X32_Y25_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X32_Y25_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X32_Y25_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\);

-- Location: FF_X34_Y23_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~25_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X34_Y23_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(30),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X37_Y24_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X37_Y24_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux6~1_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X35_Y25_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~54\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(33),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X35_Y25_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(32));

-- Location: FF_X37_Y24_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X35_Y25_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~56\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X35_Y25_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~56_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(30));

-- Location: FF_X35_Y25_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X31_Y25_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X31_Y25_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~7_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X31_Y22_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(4),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(6),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X20_Y16_N18
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[5]~10_combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]~20\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]~22\);

-- Location: FF_X20_Y16_N19
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[5]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(5));

-- Location: LCCOMB_X20_Y16_N0
\inst2|nios2_qsys_0|D_extra_pc[5]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_pc_plus_one\(5),
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(5),
	datac => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(21),
	combout => \inst2|nios2_qsys_0|D_extra_pc[5]~0_combout\);

-- Location: FF_X20_Y16_N1
\inst2|nios2_qsys_0|E_extra_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[5]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(5));

-- Location: LCCOMB_X29_Y21_N0
\inst2|nios2_qsys_0|E_alu_result[7]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[8]~16_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(5),
	datad => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[7]~1_combout\);

-- Location: LCCOMB_X29_Y21_N8
\inst2|nios2_qsys_0|E_alu_result[7]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[7]~2_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[7]~1_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[7]~3_combout\);

-- Location: FF_X29_Y21_N9
\inst2|nios2_qsys_0|M_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[7]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(7));

-- Location: LCCOMB_X32_Y22_N30
\inst2|cmd_xbar_mux|src_data[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(43) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(7)) # ((\inst2|nios2_qsys_0|ic_fill_line\(2) & \inst2|cmd_xbar_mux|saved_grant\(0))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst2|nios2_qsys_0|ic_fill_line\(2) & (\inst2|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|nios2_qsys_0|ic_fill_line\(2),
	datac => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|cmd_xbar_mux|src_data\(43));

-- Location: FF_X32_Y22_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(5));

-- Location: LCCOMB_X31_Y25_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X30_Y25_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X30_Y25_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~6_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X30_Y25_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(5),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(7),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X32_Y22_N12
\inst2|cmd_xbar_mux|src_data[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(44) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(8)) # ((\inst2|nios2_qsys_0|ic_fill_line\(3) & \inst2|cmd_xbar_mux|saved_grant\(0))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst2|nios2_qsys_0|ic_fill_line\(3) & (\inst2|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|nios2_qsys_0|ic_fill_line\(3),
	datac => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|nios2_qsys_0|M_alu_result\(8),
	combout => \inst2|cmd_xbar_mux|src_data\(44));

-- Location: FF_X32_Y22_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(6));

-- Location: LCCOMB_X32_Y22_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(6),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X27_Y15_N22
\inst2|nios2_qsys_0|D_ctrl_shift_rot_left~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(14),
	combout => \inst2|nios2_qsys_0|D_ctrl_shift_rot_left~0_combout\);

-- Location: FF_X27_Y15_N23
\inst2|nios2_qsys_0|E_ctrl_shift_rot_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_shift_rot_left~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_shift_rot_left~q\);

-- Location: LCCOMB_X24_Y20_N22
\inst2|nios2_qsys_0|E_rot_sel_fill1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	combout => \inst2|nios2_qsys_0|E_rot_sel_fill1~0_combout\);

-- Location: FF_X24_Y20_N23
\inst2|nios2_qsys_0|M_rot_sel_fill1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_sel_fill1~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_sel_fill1~q\);

-- Location: LCCOMB_X27_Y15_N8
\inst2|nios2_qsys_0|D_ctrl_rot~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(15),
	datab => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_rot~0_combout\);

-- Location: FF_X27_Y15_N9
\inst2|nios2_qsys_0|E_ctrl_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_rot~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_rot~q\);

-- Location: LCCOMB_X24_Y20_N8
\inst2|nios2_qsys_0|E_rot_pass1~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_rot_pass1~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_rot~q\,
	combout => \inst2|nios2_qsys_0|E_rot_pass1~1_combout\);

-- Location: FF_X24_Y20_N9
\inst2|nios2_qsys_0|M_rot_pass1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_pass1~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_pass1~q\);

-- Location: LCCOMB_X25_Y22_N26
\inst2|nios2_qsys_0|M_shift_rot_result~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_mask\(1),
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill1~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass1~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~26_combout\);

-- Location: LCCOMB_X28_Y23_N2
\inst2|nios2_qsys_0|Add12~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add12~2\,
	combout => \inst2|nios2_qsys_0|Add12~3_combout\,
	cout => \inst2|nios2_qsys_0|Add12~4\);

-- Location: LCCOMB_X28_Y23_N4
\inst2|nios2_qsys_0|Add12~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add12~4\,
	combout => \inst2|nios2_qsys_0|Add12~5_combout\,
	cout => \inst2|nios2_qsys_0|Add12~6\);

-- Location: FF_X28_Y23_N5
\inst2|nios2_qsys_0|M_rot_rn[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Add12~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_rn\(2));

-- Location: LCCOMB_X21_Y19_N24
\inst2|nios2_qsys_0|M_mul_cnt_nxt[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_cnt\(0),
	datac => \inst2|nios2_qsys_0|M_mul_cnt\(1),
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_cnt_nxt[1]~1_combout\);

-- Location: FF_X21_Y19_N25
\inst2|nios2_qsys_0|M_mul_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_cnt_nxt[1]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_cnt\(1));

-- Location: LCCOMB_X21_Y19_N26
\inst2|nios2_qsys_0|M_mul_cnt_nxt[0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_mul_cnt\(0),
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_cnt_nxt[0]~2_combout\);

-- Location: FF_X21_Y19_N27
\inst2|nios2_qsys_0|M_mul_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_cnt_nxt[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_cnt\(0));

-- Location: LCCOMB_X21_Y19_N20
\inst2|nios2_qsys_0|M_mul_stall_nxt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_cnt\(2),
	datab => \inst2|nios2_qsys_0|M_mul_cnt\(1),
	datac => \inst2|nios2_qsys_0|M_mul_cnt\(0),
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_stall_nxt~0_combout\);

-- Location: LCCOMB_X21_Y19_N28
\inst2|nios2_qsys_0|M_mul_stall_nxt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_status_reg_pie~0_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_stall_nxt~0_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_mul_lsw~q\,
	combout => \inst2|nios2_qsys_0|M_mul_stall_nxt~1_combout\);

-- Location: FF_X21_Y19_N29
\inst2|nios2_qsys_0|M_mul_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_stall_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_stall~q\);

-- Location: LCCOMB_X20_Y21_N26
\inst2|nios2_qsys_0|M_mul_src1_nxt[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(0),
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[0]~0_combout\);

-- Location: LCCOMB_X21_Y18_N8
\inst2|nios2_qsys_0|D_dst_regnum[4]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_dst_regnum[0]~3_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(26),
	datac => \inst2|nios2_qsys_0|D_iw\(21),
	datad => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	combout => \inst2|nios2_qsys_0|D_dst_regnum[4]~6_combout\);

-- Location: FF_X21_Y18_N9
\inst2|nios2_qsys_0|E_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_dst_regnum[4]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_dst_regnum\(4));

-- Location: FF_X21_Y18_N5
\inst2|nios2_qsys_0|M_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_dst_regnum\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_dst_regnum\(4));

-- Location: LCCOMB_X35_Y22_N12
\inst2|cmd_xbar_mux_001|src_payload~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~2_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(8),
	combout => \inst2|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: FF_X28_Y15_N23
\inst2|nios2_qsys_0|E_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(3));

-- Location: LCCOMB_X35_Y24_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1_combout\);

-- Location: LCCOMB_X35_Y23_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X35_Y23_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X34_Y23_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~59\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(5),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X28_Y16_N14
\inst2|nios2_qsys_0|E_mem_byte_en[1]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	combout => \inst2|nios2_qsys_0|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X28_Y16_N15
\inst2|nios2_qsys_0|M_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_mem_byte_en[1]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mem_byte_en\(1));

-- Location: LCCOMB_X32_Y22_N24
\inst2|cmd_xbar_mux|src_data[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(33) = (\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_mem_byte_en\(1),
	combout => \inst2|cmd_xbar_mux|src_data\(33));

-- Location: FF_X32_Y22_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X32_Y22_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable\(1),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~2_combout\);

-- Location: LCCOMB_X31_Y24_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X36_Y20_N8
\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & ((\inst2|nios2_qsys_0|d_write~q\) # ((\inst2|nios2_qsys_0|d_read~q\ & 
-- !\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datab => \inst2|nios2_qsys_0|d_read~q\,
	datac => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	combout => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X37_Y14_N6
\inst2|pio_res_ncs_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator|wait_latency_counter~1_combout\ = (\inst2|pio_res_ncs|always0~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0) & 
-- !\inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_ncs|always0~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_res_ncs_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X37_Y14_N7
\inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_ncs_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X37_Y14_N18
\inst2|pio_res_ncs_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator|Add0~0_combout\ = \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(1) $ (\inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_res_ncs_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X37_Y14_N8
\inst2|pio_res_ncs_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator|wait_latency_counter~2_combout\ = (\inst2|pio_res_ncs|always0~0_combout\ & (\inst2|pio_res_ncs_s1_translator|Add0~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- !\inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_ncs|always0~0_combout\,
	datab => \inst2|pio_res_ncs_s1_translator|Add0~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_res_ncs_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X37_Y14_N9
\inst2|pio_res_ncs_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_ncs_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X37_Y14_N16
\inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst2|pio_res_ncs_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0) $ (((\inst2|pio_res_ncs|always0~0_combout\ & 
-- \inst2|nios2_qsys_0|d_write~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_ncs|always0~0_combout\,
	datab => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(1),
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X32_Y14_N14
\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~1_combout\) # 
-- ((\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~1_combout\,
	datab => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X32_Y14_N15
\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X32_Y14_N16
\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # (\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X32_Y14_N17
\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X32_Y14_N18
\inst2|pio_res_ncs|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs|always0~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(7) & (\inst2|addr_router_001|Equal8~0_combout\ & !\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(7),
	datab => \inst2|addr_router_001|Equal8~0_combout\,
	datad => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_ncs|always0~0_combout\);

-- Location: LCCOMB_X32_Y14_N12
\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~1_combout\ = (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & (\inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- \inst2|pio_res_ncs|always0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datac => \inst2|pio_res_ncs_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst2|pio_res_ncs|always0~0_combout\,
	combout => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X32_Y14_N13
\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X36_Y19_N0
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~3_combout\) # 
-- ((\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~3_combout\,
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X36_Y19_N1
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X36_Y19_N26
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- (\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X36_Y19_N27
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X35_Y20_N30
\inst2|addr_router_001|Equal2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal2~2_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(10) & (!\inst2|nios2_qsys_0|M_alu_result\(8) & !\inst2|nios2_qsys_0|M_alu_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(10),
	datac => \inst2|nios2_qsys_0|M_alu_result\(8),
	datad => \inst2|nios2_qsys_0|M_alu_result\(9),
	combout => \inst2|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X35_Y20_N28
\inst2|addr_router_001|Equal6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal6~1_combout\ = (\inst2|addr_router_001|Equal6~0_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(4) & (\inst2|addr_router_001|Equal2~2_combout\ & \inst2|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal6~0_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(4),
	datac => \inst2|addr_router_001|Equal2~2_combout\,
	datad => \inst2|addr_router_001|Equal2~0_combout\,
	combout => \inst2|addr_router_001|Equal6~1_combout\);

-- Location: LCCOMB_X36_Y19_N12
\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(7) & (!\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst2|addr_router_001|Equal6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(7),
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|addr_router_001|Equal6~1_combout\,
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X36_Y19_N22
\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~1_combout\ = (!\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (!\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(0) & \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X36_Y19_N23
\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X36_Y19_N30
\inst2|pio_keyboard_sw6_sw1_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|Add0~0_combout\ = \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(0) $ (\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X36_Y19_N16
\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~2_combout\ = (!\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (\inst2|pio_keyboard_sw6_sw1_s1_translator|Add0~0_combout\ & \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|Add0~0_combout\,
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X36_Y19_N17
\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X36_Y19_N18
\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (!\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(1) & 
-- (\inst2|nios2_qsys_0|d_write~q\ $ (\inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X36_Y19_N28
\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~3_combout\ = (!\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & (\inst2|nios2_qsys_0|d_read~q\ & 
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X36_Y19_N29
\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X37_Y19_N14
\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~1_combout\) # ((\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: FF_X37_Y19_N15
\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X37_Y19_N26
\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & 
-- (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X37_Y19_N27
\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X37_Y19_N20
\inst2|pio_a1_a0|always0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0|always0~3_combout\ = (\inst2|addr_router_001|Equal7~0_combout\ & (\inst2|nios2_qsys_0|M_alu_result\(4) & (!\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\inst2|nios2_qsys_0|M_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal7~0_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(4),
	datac => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|pio_a1_a0|always0~3_combout\);

-- Location: LCCOMB_X37_Y19_N28
\inst2|pio_a1_a0_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator|wait_latency_counter~1_combout\ = (!\inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (!\inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0) & \inst2|pio_a1_a0|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_a1_a0|always0~3_combout\,
	combout => \inst2|pio_a1_a0_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X37_Y19_N29
\inst2|pio_a1_a0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X37_Y19_N12
\inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst2|pio_a1_a0_s1_translator|wait_latency_counter\(1) & (\inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0) $ (((\inst2|pio_a1_a0|always0~3_combout\ & 
-- \inst2|nios2_qsys_0|d_write~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(1),
	datab => \inst2|pio_a1_a0|always0~3_combout\,
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X37_Y19_N2
\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~1_combout\ = (\inst2|pio_a1_a0|always0~3_combout\ & (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & 
-- \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_a1_a0|always0~3_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|pio_a1_a0_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X37_Y19_N3
\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X37_Y19_N0
\inst2|rsp_xbar_mux_001|WideOr1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|WideOr1~4_combout\ = (!\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0) & (!\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0) & (!\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0) & 
-- !\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|WideOr1~4_combout\);

-- Location: LCCOMB_X36_Y18_N16
\inst2|pio_lcd_data_s1_translator|wait_latency_counter~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator|wait_latency_counter~0_combout\ = (!\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ 
-- & (!\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0) & \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst2|pio_lcd_data_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X36_Y18_N17
\inst2|pio_lcd_data_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator|wait_latency_counter~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X36_Y18_N10
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1) & (\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst2|nios2_qsys_0|d_write~q\ & \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1),
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X36_Y18_N28
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|addr_router_001|Equal6~1_combout\ & (\inst2|nios2_qsys_0|M_alu_result\(7) & 
-- (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal6~1_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(7),
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X36_Y18_N12
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\)))) # 
-- (!\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X36_Y18_N13
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X36_Y18_N14
\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(7) & (\inst2|addr_router_001|Equal6~1_combout\ & 
-- !\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(7),
	datac => \inst2|addr_router_001|Equal6~1_combout\,
	datad => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X36_Y18_N4
\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2_combout\ = (!\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1) & (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (\inst2|nios2_qsys_0|d_write~q\ $ 
-- (\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1),
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X36_Y19_N2
\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~3_combout\ = (!\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2_combout\ & (\inst2|nios2_qsys_0|d_read~q\ & 
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	combout => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X36_Y19_N3
\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X34_Y18_N12
\inst2|nios2_qsys_0_data_master_translator|uav_read~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\ = (\inst2|nios2_qsys_0|d_read~q\ & !\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X34_Y18_N8
\inst2|jtag_uart_0|av_waitrequest~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_waitrequest~3_combout\ = (\inst2|jtag_uart_0|av_waitrequest~2_combout\ & ((\inst2|nios2_qsys_0|d_write~q\) # ((\inst2|nios2_qsys_0|d_read~q\ & !\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|av_waitrequest~2_combout\,
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \inst2|jtag_uart_0|av_waitrequest~3_combout\);

-- Location: FF_X34_Y18_N9
\inst2|jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_waitrequest~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X35_Y18_N0
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(7) & (\inst2|nios2_qsys_0|M_alu_result\(3) & (\inst2|addr_router_001|Equal8~0_combout\ & 
-- \inst2|jtag_uart_0|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(7),
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|addr_router_001|Equal8~0_combout\,
	datad => \inst2|jtag_uart_0|av_waitrequest~q\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X35_Y18_N24
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X35_Y18_N20
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X35_Y18_N21
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X35_Y18_N16
\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X35_Y18_N17
\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y16_N16
\inst2|rsp_xbar_mux_001|WideOr1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|WideOr1~2_combout\ = (!\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & (!\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & 
-- !\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|WideOr1~2_combout\);

-- Location: LCCOMB_X35_Y20_N12
\inst2|addr_router_001|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal4~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(4) & (\inst2|addr_router_001|Equal2~1_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(6) & \inst2|nios2_qsys_0|M_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(4),
	datab => \inst2|addr_router_001|Equal2~1_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(6),
	datad => \inst2|nios2_qsys_0|M_alu_result\(5),
	combout => \inst2|addr_router_001|Equal4~0_combout\);

-- Location: LCCOMB_X38_Y16_N16
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(7) & (\inst2|addr_router_001|Equal4~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(7),
	datab => \inst2|addr_router_001|Equal4~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	combout => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X38_Y16_N12
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X38_Y16_N13
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X38_Y16_N0
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X38_Y16_N1
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X38_Y16_N2
\inst2|pio_res_nwr|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr|always0~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(7) & (\inst2|addr_router_001|Equal4~0_combout\ & !\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(7),
	datac => \inst2|addr_router_001|Equal4~0_combout\,
	datad => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nwr|always0~0_combout\);

-- Location: LCCOMB_X38_Y16_N28
\inst2|pio_res_nwr_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator|wait_latency_counter~2_combout\ = (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (!\inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0) & \inst2|pio_res_nwr|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_nwr|always0~0_combout\,
	combout => \inst2|pio_res_nwr_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X38_Y16_N29
\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nwr_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X38_Y16_N26
\inst2|pio_res_nwr_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator|Add0~0_combout\ = \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(1) $ (\inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_res_nwr_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X38_Y16_N30
\inst2|pio_res_nwr_s1_translator|wait_latency_counter~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator|wait_latency_counter~3_combout\ = (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (\inst2|pio_res_nwr_s1_translator|Add0~0_combout\ & \inst2|pio_res_nwr|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|Add0~0_combout\,
	datad => \inst2|pio_res_nwr|always0~0_combout\,
	combout => \inst2|pio_res_nwr_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X38_Y16_N31
\inst2|pio_res_nwr_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nwr_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X38_Y16_N14
\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst2|pio_res_nwr_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0) $ (((\inst2|nios2_qsys_0|d_write~q\ & 
-- \inst2|pio_res_nwr|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_res_nwr|always0~0_combout\,
	combout => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X38_Y16_N10
\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg~0_combout\ = (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- \inst2|pio_res_nwr|always0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst2|pio_res_nwr|always0~0_combout\,
	combout => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X38_Y16_N11
\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X37_Y14_N24
\inst2|pio_res_nsample_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator|wait_latency_counter~1_combout\ = (\inst2|pio_res_nsample|always0~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0) & 
-- !\inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample|always0~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_res_nsample_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X37_Y14_N25
\inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsample_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X37_Y14_N14
\inst2|pio_res_nsample_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator|Add0~0_combout\ = \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(1) $ (\inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_res_nsample_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X37_Y14_N10
\inst2|pio_res_nsample_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator|wait_latency_counter~2_combout\ = (\inst2|pio_res_nsample|always0~0_combout\ & (\inst2|pio_res_nsample_s1_translator|Add0~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- !\inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample|always0~0_combout\,
	datab => \inst2|pio_res_nsample_s1_translator|Add0~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_res_nsample_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X37_Y14_N11
\inst2|pio_res_nsample_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsample_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X37_Y14_N4
\inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst2|pio_res_nsample_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0) $ (((\inst2|pio_res_nsample|always0~0_combout\ & 
-- \inst2|nios2_qsys_0|d_write~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample|always0~0_combout\,
	datab => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0),
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X38_Y18_N8
\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~1_combout\ = (\inst2|pio_res_nsample|always0~0_combout\ & (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & 
-- \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample|always0~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|pio_res_nsample_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X38_Y18_N9
\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X35_Y20_N16
\inst2|addr_router_001|Equal2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal2~3_combout\ = (\inst2|addr_router_001|Equal2~2_combout\ & (\inst2|addr_router_001|Equal2~0_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(6) & !\inst2|nios2_qsys_0|M_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~2_combout\,
	datab => \inst2|addr_router_001|Equal2~0_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(6),
	datad => \inst2|nios2_qsys_0|M_alu_result\(5),
	combout => \inst2|addr_router_001|Equal2~3_combout\);

-- Location: LCCOMB_X38_Y18_N18
\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X38_Y18_N19
\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X38_Y18_N16
\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # (\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X38_Y18_N17
\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X38_Y18_N2
\inst2|pio_res_nrd|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd|always0~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(4) & (\inst2|nios2_qsys_0|M_alu_result\(7) & (\inst2|addr_router_001|Equal2~3_combout\ & !\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(4),
	datab => \inst2|nios2_qsys_0|M_alu_result\(7),
	datac => \inst2|addr_router_001|Equal2~3_combout\,
	datad => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nrd|always0~0_combout\);

-- Location: LCCOMB_X37_Y18_N24
\inst2|pio_res_nrd_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator|wait_latency_counter~1_combout\ = (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & (\inst2|pio_res_nrd|always0~0_combout\ & (!\inst2|pio_res_nrd_s1_translator|wait_latency_counter\(0) & 
-- !\inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst2|pio_res_nrd|always0~0_combout\,
	datac => \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_res_nrd_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X37_Y18_N25
\inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nrd_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X37_Y18_N18
\inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst2|pio_res_nrd_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nrd_s1_translator|wait_latency_counter\(0) $ (((\inst2|pio_res_nrd|always0~0_combout\ & 
-- \inst2|nios2_qsys_0|d_write~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(1),
	datab => \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_res_nrd|always0~0_combout\,
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X38_Y18_N6
\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg~0_combout\ = (\inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & 
-- \inst2|pio_res_nrd|always0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|pio_res_nrd|always0~0_combout\,
	combout => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X38_Y18_N7
\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X38_Y18_N0
\inst2|rsp_xbar_mux_001|WideOr1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|WideOr1~3_combout\ = (!\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & (!\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0) & (!\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0) & 
-- !\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|WideOr1~3_combout\);

-- Location: LCCOMB_X31_Y17_N28
\inst2|rsp_xbar_mux_001|WideOr1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|WideOr1~5_combout\ = (\inst2|rsp_xbar_mux_001|WideOr1~1_combout\ & (\inst2|rsp_xbar_mux_001|WideOr1~4_combout\ & (\inst2|rsp_xbar_mux_001|WideOr1~2_combout\ & \inst2|rsp_xbar_mux_001|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|WideOr1~1_combout\,
	datab => \inst2|rsp_xbar_mux_001|WideOr1~4_combout\,
	datac => \inst2|rsp_xbar_mux_001|WideOr1~2_combout\,
	datad => \inst2|rsp_xbar_mux_001|WideOr1~3_combout\,
	combout => \inst2|rsp_xbar_mux_001|WideOr1~5_combout\);

-- Location: LCCOMB_X36_Y14_N4
\inst2|addr_router_001|Equal3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal3~3_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(7) & (\inst2|nios2_qsys_0|M_alu_result\(4) & \inst2|addr_router_001|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(7),
	datac => \inst2|nios2_qsys_0|M_alu_result\(4),
	datad => \inst2|addr_router_001|Equal2~3_combout\,
	combout => \inst2|addr_router_001|Equal3~3_combout\);

-- Location: LCCOMB_X36_Y14_N0
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg~0_combout\) # ((\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: FF_X36_Y14_N1
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X36_Y14_N14
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # (\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & 
-- ((\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X36_Y14_N15
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X36_Y14_N24
\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst2|nios2_qsys_0|d_write~q\ & !\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X36_Y14_N20
\inst2|pio_pwm_in_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator|wait_latency_counter~2_combout\ = (\inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1_combout\ & !\inst2|pio_pwm_in_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst2|pio_pwm_in_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_pwm_in_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X36_Y14_N21
\inst2|pio_pwm_in_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X36_Y14_N18
\inst2|pio_pwm_in_s1_translator|wait_latency_counter~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator|wait_latency_counter~3_combout\ = (\inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst2|pio_pwm_in_s1_translator|wait_latency_counter\(0) $ 
-- (\inst2|pio_pwm_in_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \inst2|pio_pwm_in_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_pwm_in_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_pwm_in_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X36_Y14_N19
\inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X36_Y14_N28
\inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst2|pio_pwm_in_s1_translator|wait_latency_counter\(1) & (\inst2|pio_pwm_in_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \inst2|addr_router_001|Equal3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|wait_latency_counter\(0),
	datab => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|addr_router_001|Equal3~3_combout\,
	datad => \inst2|pio_pwm_in_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X36_Y14_N8
\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg~0_combout\ = (!\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|addr_router_001|Equal3~3_combout\ & 
-- (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|addr_router_001|Equal3~3_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|pio_pwm_in_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X36_Y14_N9
\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X37_Y17_N12
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~1_combout\) # 
-- ((\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: FF_X37_Y17_N13
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X37_Y17_N6
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\inst2|addr_router_001|Equal2~4_combout\ & (\inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\))) # (!\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~4_combout\,
	datab => \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X37_Y17_N26
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0) 
-- & ((\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # (\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & 
-- \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X37_Y17_N27
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X37_Y17_N18
\inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1_combout\ = (\inst2|addr_router_001|Equal2~4_combout\ & (!\inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~4_combout\,
	datab => \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X37_Y17_N16
\inst2|pio_led2_led1_s1_translator|wait_latency_counter~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator|wait_latency_counter~3_combout\ = (!\inst2|pio_led2_led1_s1_translator|wait_latency_counter\(0) & \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_led2_led1_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst2|pio_led2_led1_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X37_Y17_N17
\inst2|pio_led2_led1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X37_Y14_N0
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst2|nios2_qsys_0|d_write~q\ & !\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X37_Y17_N10
\inst2|addr_router_001|Equal2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal2~4_combout\ = (\inst2|addr_router_001|Equal2~3_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(4) & !\inst2|nios2_qsys_0|M_alu_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~3_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(4),
	datac => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|addr_router_001|Equal2~4_combout\);

-- Location: LCCOMB_X37_Y17_N4
\inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst2|pio_led2_led1_s1_translator|wait_latency_counter\(1) & (\inst2|pio_led2_led1_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \inst2|addr_router_001|Equal2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_led2_led1_s1_translator|wait_latency_counter\(1),
	datab => \inst2|pio_led2_led1_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst2|addr_router_001|Equal2~4_combout\,
	combout => \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X37_Y17_N8
\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~1_combout\ = (!\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & \inst2|addr_router_001|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|pio_led2_led1_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|addr_router_001|Equal2~4_combout\,
	combout => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X37_Y17_N9
\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y17_N8
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ = (\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)) # (!\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))) # (!\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datab => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\);

-- Location: FF_X31_Y17_N9
\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X31_Y17_N18
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & ((\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0)) 
-- # ((\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # (!\inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- (((\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: FF_X32_Y17_N31
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X32_Y17_N30
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\ & 
-- ((\inst2|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X31_Y17_N5
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X31_Y17_N4
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = (\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\) # 
-- ((\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & (\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- !\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: LCCOMB_X32_Y21_N16
\inst2|addr_router_001|Equal13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal13~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(6) & (\inst2|nios2_qsys_0|M_alu_result\(5) & (\inst2|nios2_qsys_0|M_alu_result\(4) & \inst2|nios2_qsys_0|M_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(6),
	datab => \inst2|nios2_qsys_0|M_alu_result\(5),
	datac => \inst2|nios2_qsys_0|M_alu_result\(4),
	datad => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|addr_router_001|Equal13~0_combout\);

-- Location: LCCOMB_X35_Y20_N20
\inst2|pio_lcd_control|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control|always0~0_combout\ = (!\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|addr_router_001|Equal13~0_combout\ & (\inst2|addr_router_001|Equal2~2_combout\ & 
-- \inst2|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|addr_router_001|Equal13~0_combout\,
	datac => \inst2|addr_router_001|Equal2~2_combout\,
	datad => \inst2|addr_router_001|Equal2~0_combout\,
	combout => \inst2|pio_lcd_control|always0~0_combout\);

-- Location: LCCOMB_X36_Y20_N20
\inst2|pio_lcd_control_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator|wait_latency_counter~1_combout\ = (!\inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (!\inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0) & \inst2|pio_lcd_control|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_lcd_control|always0~0_combout\,
	combout => \inst2|pio_lcd_control_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X36_Y20_N21
\inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X36_Y20_N12
\inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst2|pio_lcd_control_s1_translator|wait_latency_counter\(1) & (\inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0) $ (((\inst2|nios2_qsys_0|d_write~q\ & 
-- \inst2|pio_lcd_control|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datab => \inst2|pio_lcd_control|always0~0_combout\,
	datac => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X36_Y20_N14
\inst2|pio_lcd_control_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator|wait_latency_counter~2_combout\ = (\inst2|pio_lcd_control_s1_translator|Add0~0_combout\ & (\inst2|pio_lcd_control|always0~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- !\inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator|Add0~0_combout\,
	datab => \inst2|pio_lcd_control|always0~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_lcd_control_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X36_Y20_N15
\inst2|pio_lcd_control_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X36_Y20_N28
\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2_combout\ = (\inst2|pio_lcd_control|always0~0_combout\ & (!\inst2|pio_lcd_control_s1_translator|wait_latency_counter\(1) & (\inst2|nios2_qsys_0|d_write~q\ $ 
-- (\inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datab => \inst2|pio_lcd_control|always0~0_combout\,
	datac => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X36_Y20_N26
\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~3_combout\ = (!\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & (\inst2|nios2_qsys_0|d_read~q\ & 
-- \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X36_Y20_N27
\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X38_Y16_N21
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X38_Y16_N20
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X38_Y16_N4
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # 
-- (!\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))) # 
-- (!\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X38_Y16_N5
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X35_Y20_N8
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & (\inst2|addr_router_001|Equal13~0_combout\ & 
-- (\inst2|addr_router_001|Equal2~2_combout\ & \inst2|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datab => \inst2|addr_router_001|Equal13~0_combout\,
	datac => \inst2|addr_router_001|Equal2~2_combout\,
	datad => \inst2|addr_router_001|Equal2~0_combout\,
	combout => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X36_Y20_N18
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = ((\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (!\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0_combout\))) # (!\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_lcd_control_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X36_Y20_N2
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\) # 
-- (\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ & \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	datac => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X36_Y20_N3
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X36_Y20_N10
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~3_combout\) # 
-- ((\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg~3_combout\,
	datac => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X36_Y20_N11
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X38_Y16_N6
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ = (\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)) # (!\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))) # 
-- (!\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datab => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\);

-- Location: FF_X38_Y16_N7
\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X38_Y16_N8
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4_combout\ = (\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\) # ((\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) 
-- # (!\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_lcd_control_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4_combout\);

-- Location: FF_X37_Y18_N9
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X37_Y18_N8
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X37_Y18_N10
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\,
	datac => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: FF_X37_Y18_N11
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X35_Y18_N26
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)) # (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))) # 
-- (!\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datac => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\);

-- Location: FF_X35_Y18_N27
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X35_Y18_N3
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X35_Y18_N2
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X35_Y18_N28
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))) # 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # 
-- (!\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X35_Y18_N29
\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X35_Y18_N14
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\) # ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\);

-- Location: LCCOMB_X38_Y18_N28
\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))) # 
-- (!\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: FF_X38_Y18_N29
\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X38_Y18_N22
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5_combout\ = (\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- ((\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & (\inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & ((\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \inst2|pio_res_nrd_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datac => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5_combout\);

-- Location: LCCOMB_X35_Y18_N8
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6_combout\ = (\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\) # 
-- ((\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4_combout\) # ((\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\) # 
-- (\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\,
	datab => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4_combout\,
	datac => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	datad => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~5_combout\,
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6_combout\);

-- Location: LCCOMB_X37_Y19_N4
\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ = (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)) # (!\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\))))) # 
-- (!\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datab => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\);

-- Location: FF_X37_Y19_N5
\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X37_Y19_N30
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~8_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- ((\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & (\inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & ((\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \inst2|pio_a1_a0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~8_combout\);

-- Location: LCCOMB_X38_Y17_N22
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & (\inst2|addr_router_001|Equal9~1_combout\ & 
-- \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\))) # (!\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datab => \inst2|addr_router_001|Equal9~1_combout\,
	datac => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X38_Y17_N24
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\)))) # 
-- (!\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	combout => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X38_Y17_N25
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X38_Y17_N2
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst2|addr_router_001|Equal9~1_combout\ & !\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|addr_router_001|Equal9~1_combout\,
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X38_Y17_N0
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst2|nios2_qsys_0|d_write~q\ & \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(1),
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X38_Y17_N4
\inst2|pio_res_nsoe_s1_translator|wait_latency_counter~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~0_combout\ = (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (!\inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0) & \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X38_Y17_N5
\inst2|pio_res_nsoe_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X38_Y17_N16
\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2_combout\ = (!\inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (\inst2|nios2_qsys_0|d_write~q\ $ 
-- (\inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(1),
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X38_Y17_N8
\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~3_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & (!\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\ & (\inst2|nios2_qsys_0|d_read~q\ & 
-- \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datab => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X38_Y17_N14
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~3_combout\) # 
-- ((\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~3_combout\,
	datac => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X38_Y17_N15
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X38_Y17_N21
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X38_Y17_N20
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\))) # (!\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X38_Y17_N28
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\ = (\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0) & 
-- (((\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)))) # (!\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)) # (!\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\);

-- Location: FF_X38_Y17_N29
\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: FF_X38_Y17_N9
\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X38_Y17_N6
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7_combout\ = (\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- ((\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & (\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & (\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_ncs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datac => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7_combout\);

-- Location: LCCOMB_X31_Y17_N16
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~11_combout\ = (\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~10_combout\) # 
-- ((\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6_combout\) # ((\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~8_combout\) # 
-- (\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~10_combout\,
	datab => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~6_combout\,
	datac => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~8_combout\,
	datad => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~7_combout\,
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~11_combout\);

-- Location: LCCOMB_X31_Y17_N22
\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12_combout\ = (\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\) # 
-- ((\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~11_combout\) # ((\inst2|rsp_xbar_mux_001|WideOr1~0_combout\ & \inst2|rsp_xbar_mux_001|WideOr1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|WideOr1~0_combout\,
	datab => \inst2|rsp_xbar_mux_001|WideOr1~5_combout\,
	datac => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	datad => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~11_combout\,
	combout => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12_combout\);

-- Location: LCCOMB_X36_Y20_N22
\inst2|nios2_qsys_0_data_master_translator|read_accepted~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator|read_accepted~1_combout\ = (\inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12_combout\ & ((\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\) # 
-- ((\inst2|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ & \inst2|nios2_qsys_0|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_data_master_translator|read_accepted~0_combout\,
	datab => \inst2|nios2_qsys_0|d_read~q\,
	datac => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datad => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12_combout\,
	combout => \inst2|nios2_qsys_0_data_master_translator|read_accepted~1_combout\);

-- Location: FF_X36_Y20_N23
\inst2|nios2_qsys_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_data_master_translator|read_accepted~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X36_Y19_N20
\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ = (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & (\inst2|nios2_qsys_0|d_read~q\ & 
-- !\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\);

-- Location: LCCOMB_X34_Y16_N6
\inst2|addr_router_001|Equal16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal16~0_combout\ = (\inst2|addr_router_001|Equal8~0_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|nios2_qsys_0|M_alu_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal8~0_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|addr_router_001|Equal16~0_combout\);

-- Location: LCCOMB_X37_Y18_N6
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & (\inst2|addr_router_001|Equal16~0_combout\ & 
-- \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\))) # (!\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datac => \inst2|addr_router_001|Equal16~0_combout\,
	datad => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X37_Y18_N16
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & ((\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- (\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X37_Y18_N17
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X37_Y18_N2
\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(7) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & (\inst2|addr_router_001|Equal8~0_combout\ & 
-- !\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(7),
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|addr_router_001|Equal8~0_combout\,
	datad => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X37_Y18_N28
\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\ = (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) & \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0),
	datad => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\);

-- Location: FF_X37_Y18_N29
\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X37_Y18_N0
\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ = (!\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1) & (\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0) $ 
-- (((\inst2|nios2_qsys_0|d_write~q\ & \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(1),
	datab => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter\(0),
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X37_Y18_N14
\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ & (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ 
-- & \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datad => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X37_Y18_N15
\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X32_Y21_N8
\inst2|cmd_xbar_mux_001|src_data[43]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(43) = (\inst2|nios2_qsys_0|ic_fill_line\(2) & ((\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_alu_result\(7))))) # (!\inst2|nios2_qsys_0|ic_fill_line\(2) & 
-- (((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_line\(2),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X32_Y22_N14
\inst2|cmd_xbar_mux_001|src_data[44]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(44) = (\inst2|nios2_qsys_0|M_alu_result\(8) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|nios2_qsys_0|ic_fill_line\(3) & \inst2|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst2|nios2_qsys_0|M_alu_result\(8) & 
-- (((\inst2|nios2_qsys_0|ic_fill_line\(3) & \inst2|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(8),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|ic_fill_line\(3),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X32_Y22_N16
\inst2|cmd_xbar_mux_001|src_data[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(45) = (\inst2|nios2_qsys_0|ic_fill_line\(4) & ((\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_alu_result\(9))))) # (!\inst2|nios2_qsys_0|ic_fill_line\(4) & 
-- (\inst2|cmd_xbar_mux_001|saved_grant\(1) & (\inst2|nios2_qsys_0|M_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_line\(4),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_alu_result\(9),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X32_Y22_N26
\inst2|cmd_xbar_mux_001|src_data[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(46) = (\inst2|cmd_xbar_mux_001|saved_grant\(0) & ((\inst2|nios2_qsys_0|ic_fill_line\(5)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_alu_result\(10))))) # (!\inst2|cmd_xbar_mux_001|saved_grant\(0) 
-- & (\inst2|cmd_xbar_mux_001|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|ic_fill_line\(5),
	datad => \inst2|nios2_qsys_0|M_alu_result\(10),
	combout => \inst2|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X32_Y21_N18
\inst2|cmd_xbar_mux_001|src_data[47]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(47) = (\inst2|nios2_qsys_0|M_alu_result\(11) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_line\(6))))) # (!\inst2|nios2_qsys_0|M_alu_result\(11) & 
-- (\inst2|cmd_xbar_mux_001|saved_grant\(0) & (\inst2|nios2_qsys_0|ic_fill_line\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(11),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_line\(6),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X20_Y16_N24
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst2|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[7]~26\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]~28\);

-- Location: LCCOMB_X20_Y16_N26
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]~28\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]~30\);

-- Location: LCCOMB_X20_Y16_N28
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[10]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]~30\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: FF_X20_Y16_N29
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[10]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X26_Y16_N0
\inst2|nios2_qsys_0|Add1~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \inst2|nios2_qsys_0|Add1~1_cout\);

-- Location: LCCOMB_X26_Y16_N2
\inst2|nios2_qsys_0|Add1~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_pc_plus_one\(10),
	datab => \inst2|nios2_qsys_0|D_iw\(18),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add1~1_cout\,
	combout => \inst2|nios2_qsys_0|Add1~2_combout\,
	cout => \inst2|nios2_qsys_0|Add1~3\);

-- Location: LCCOMB_X23_Y16_N26
\inst2|nios2_qsys_0|F_pc_plus_one[10]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_pc\(10),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[9]~19\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X26_Y16_N8
\inst2|nios2_qsys_0|F_pc_nxt[10]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(10),
	datad => \inst2|nios2_qsys_0|F_pc_plus_one[10]~20_combout\,
	combout => \inst2|nios2_qsys_0|F_pc_nxt[10]~4_combout\);

-- Location: LCCOMB_X26_Y16_N14
\inst2|nios2_qsys_0|F_pc_nxt[10]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(10),
	datab => \inst2|nios2_qsys_0|Add1~2_combout\,
	datac => \inst2|nios2_qsys_0|F_pc_nxt[10]~4_combout\,
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_pc_nxt[10]~5_combout\);

-- Location: FF_X26_Y16_N15
\inst2|nios2_qsys_0|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_nxt[10]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(10));

-- Location: FF_X26_Y16_N9
\inst2|nios2_qsys_0|D_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(10));

-- Location: FF_X26_Y16_N13
\inst2|nios2_qsys_0|ic_fill_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_pc\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_tag\(0));

-- Location: LCCOMB_X26_Y16_N12
\inst2|cmd_xbar_mux_001|src_data[48]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(48) = (\inst2|nios2_qsys_0|M_alu_result\(12) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst2|nios2_qsys_0|ic_fill_tag\(0) & \inst2|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst2|nios2_qsys_0|M_alu_result\(12) & 
-- (((\inst2|nios2_qsys_0|ic_fill_tag\(0) & \inst2|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(12),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|ic_fill_tag\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X32_Y21_N4
\inst2|cmd_xbar_mux_001|src_data[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(32) = (\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|nios2_qsys_0|M_mem_byte_en\(0) & \inst2|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mem_byte_en\(0),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(32));

-- Location: FF_X23_Y19_N19
\inst2|nios2_qsys_0|M_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[10]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(2));

-- Location: LCCOMB_X29_Y14_N0
\inst2|cmd_xbar_mux_001|src_payload~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~24_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(2),
	combout => \inst2|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X20_Y21_N4
\inst2|nios2_qsys_0|M_mul_src1_nxt[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|E_src1_prelim\(2),
	datad => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[2]~2_combout\);

-- Location: LCCOMB_X24_Y22_N24
\inst2|nios2_qsys_0|M_mul_src1_nxt[3]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(3),
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[3]~3_combout\);

-- Location: FF_X30_Y19_N27
\inst2|nios2_qsys_0|W_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(4));

-- Location: LCCOMB_X21_Y21_N26
\inst2|nios2_qsys_0|E_src1_prelim[4]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \inst2|nios2_qsys_0|W_wr_data\(4),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[4]~5_combout\);

-- Location: LCCOMB_X21_Y17_N30
\inst2|nios2_qsys_0|D_src1_hazard_M~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(27),
	datab => \inst2|nios2_qsys_0|M_dst_regnum\(1),
	datac => \inst2|nios2_qsys_0|M_dst_regnum\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(28),
	combout => \inst2|nios2_qsys_0|D_src1_hazard_M~1_combout\);

-- Location: LCCOMB_X20_Y18_N6
\inst2|nios2_qsys_0|F_iw[30]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[30]~21_combout\);

-- Location: FF_X20_Y18_N7
\inst2|nios2_qsys_0|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[30]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(30));

-- Location: LCCOMB_X20_Y18_N26
\inst2|nios2_qsys_0|D_src1_hazard_M~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_dst_regnum\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(29),
	datac => \inst2|nios2_qsys_0|M_dst_regnum\(2),
	datad => \inst2|nios2_qsys_0|D_iw\(30),
	combout => \inst2|nios2_qsys_0|D_src1_hazard_M~2_combout\);

-- Location: LCCOMB_X24_Y15_N20
\inst2|nios2_qsys_0|E_valid~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datad => \inst2|nios2_qsys_0|E_valid_from_D~q\,
	combout => \inst2|nios2_qsys_0|E_valid~0_combout\);

-- Location: FF_X28_Y17_N1
\inst2|nios2_qsys_0|E_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(11));

-- Location: FF_X29_Y17_N21
\inst2|nios2_qsys_0|E_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(0));

-- Location: FF_X29_Y17_N5
\inst2|nios2_qsys_0|E_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(1));

-- Location: FF_X29_Y17_N17
\inst2|nios2_qsys_0|E_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(5));

-- Location: LCCOMB_X28_Y15_N24
\inst2|nios2_qsys_0|E_iw[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_iw\(2),
	combout => \inst2|nios2_qsys_0|E_iw[2]~feeder_combout\);

-- Location: FF_X28_Y15_N25
\inst2|nios2_qsys_0|E_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_iw[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(2));

-- Location: LCCOMB_X29_Y17_N16
\inst2|nios2_qsys_0|Equal132~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|E_iw\(5),
	datad => \inst2|nios2_qsys_0|E_iw\(2),
	combout => \inst2|nios2_qsys_0|Equal132~0_combout\);

-- Location: LCCOMB_X29_Y17_N4
\inst2|nios2_qsys_0|Equal132~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_iw\(0),
	datac => \inst2|nios2_qsys_0|E_iw\(1),
	datad => \inst2|nios2_qsys_0|Equal132~0_combout\,
	combout => \inst2|nios2_qsys_0|Equal132~1_combout\);

-- Location: LCCOMB_X28_Y17_N0
\inst2|nios2_qsys_0|E_op_eret~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(12),
	datac => \inst2|nios2_qsys_0|E_iw\(11),
	datad => \inst2|nios2_qsys_0|Equal132~1_combout\,
	combout => \inst2|nios2_qsys_0|E_op_eret~0_combout\);

-- Location: LCCOMB_X29_Y15_N10
\inst2|nios2_qsys_0|E_hbreak_req\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|hbreak_req~0_combout\,
	datab => \inst2|nios2_qsys_0|E_hbreak_req~0_combout\,
	datac => \inst2|nios2_qsys_0|E_valid~0_combout\,
	datad => \inst2|nios2_qsys_0|E_op_eret~0_combout\,
	combout => \inst2|nios2_qsys_0|E_hbreak_req~combout\);

-- Location: LCCOMB_X24_Y15_N22
\inst2|nios2_qsys_0|D_wr_dst_reg~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(1),
	combout => \inst2|nios2_qsys_0|D_wr_dst_reg~20_combout\);

-- Location: LCCOMB_X24_Y15_N12
\inst2|nios2_qsys_0|D_wr_dst_reg~39\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datac => \inst2|nios2_qsys_0|D_wr_dst_reg~20_combout\,
	datad => \inst2|nios2_qsys_0|D_issue~q\,
	combout => \inst2|nios2_qsys_0|D_wr_dst_reg~39_combout\);

-- Location: LCCOMB_X21_Y17_N2
\inst2|nios2_qsys_0|D_wr_dst_reg~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_wr_dst_reg~35_combout\,
	datab => \inst2|nios2_qsys_0|D_dst_regnum[0]~5_combout\,
	datac => \inst2|nios2_qsys_0|D_dst_regnum[1]~9_combout\,
	datad => \inst2|nios2_qsys_0|D_wr_dst_reg~39_combout\,
	combout => \inst2|nios2_qsys_0|D_wr_dst_reg~36_combout\);

-- Location: FF_X21_Y17_N3
\inst2|nios2_qsys_0|E_wr_dst_reg_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_wr_dst_reg~36_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_wr_dst_reg_from_D~q\);

-- Location: LCCOMB_X21_Y18_N14
\inst2|nios2_qsys_0|E_wr_dst_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datac => \inst2|nios2_qsys_0|E_hbreak_req~combout\,
	datad => \inst2|nios2_qsys_0|E_wr_dst_reg_from_D~q\,
	combout => \inst2|nios2_qsys_0|E_wr_dst_reg~0_combout\);

-- Location: FF_X21_Y18_N15
\inst2|nios2_qsys_0|M_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_wr_dst_reg~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_wr_dst_reg~q\);

-- Location: LCCOMB_X35_Y15_N0
\inst2|cmd_xbar_mux|src_payload~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~4_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(2),
	combout => \inst2|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X35_Y15_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(2));

-- Location: FF_X32_Y19_N31
\inst2|nios2_qsys_0|M_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data[12]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(4));

-- Location: LCCOMB_X32_Y19_N24
\inst2|cmd_xbar_mux|src_payload~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~20_combout\ = (\inst2|nios2_qsys_0|M_st_data\(4) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(4),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X32_Y19_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(4));

-- Location: LCCOMB_X36_Y23_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~18_combout\);

-- Location: LCCOMB_X21_Y21_N8
\inst2|nios2_qsys_0|M_mul_src1_nxt[5]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(5),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[5]~5_combout\);

-- Location: FF_X24_Y19_N15
\inst2|nios2_qsys_0|W_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(6));

-- Location: LCCOMB_X32_Y23_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[11]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[11]~8_combout\);

-- Location: LCCOMB_X35_Y25_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~47\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\);

-- Location: FF_X35_Y25_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(27));

-- Location: FF_X35_Y25_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X31_Y25_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X31_Y25_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X31_Y25_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~2_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X31_Y24_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCCOMB_X32_Y19_N30
\inst2|cmd_xbar_mux_001|src_payload~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~16_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(4),
	combout => \inst2|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: M9K_X33_Y15_N0
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y23_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(6),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~10_combout\);

-- Location: LCCOMB_X30_Y15_N22
\inst2|cmd_xbar_mux|src_payload~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~8_combout\ = (\inst2|nios2_qsys_0|M_st_data\(7) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(7),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X30_Y15_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(7));

-- Location: LCCOMB_X36_Y24_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(7),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(7),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~6_combout\);

-- Location: LCCOMB_X35_Y24_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~1_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4_combout\);

-- Location: LCCOMB_X36_Y25_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\);

-- Location: FF_X36_Y25_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(21));

-- Location: FF_X32_Y25_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X35_Y24_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[18]~4_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X34_Y21_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(18),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCCOMB_X36_Y25_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(21),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\);

-- Location: FF_X36_Y25_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(20));

-- Location: LCCOMB_X36_Y25_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~37\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\);

-- Location: FF_X36_Y25_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X32_Y25_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X32_Y25_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X34_Y25_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(19),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X34_Y25_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X34_Y22_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(16),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~3_combout\);

-- Location: LCCOMB_X34_Y21_N20
\inst2|cmd_xbar_mux|src_payload~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~30_combout\ = (\inst2|nios2_qsys_0|M_st_data\(17) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(17),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X34_Y21_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(17));

-- Location: LCCOMB_X32_Y25_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(20),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\);

-- Location: FF_X32_Y25_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X34_Y24_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X34_Y24_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~17_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X34_Y21_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(17),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~29_combout\);

-- Location: LCCOMB_X26_Y18_N30
\inst2|nios2_qsys_0|D_ctrl_b_is_dst~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(1),
	combout => \inst2|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\);

-- Location: FF_X26_Y18_N31
\inst2|nios2_qsys_0|E_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_b_is_dst~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_ld_signed~q\);

-- Location: FF_X26_Y18_N21
\inst2|nios2_qsys_0|M_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_ctrl_ld_signed~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\);

-- Location: LCCOMB_X30_Y21_N2
\inst2|rsp_xbar_mux_001|src_payload~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~107_combout\ = (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~107_combout\);

-- Location: LCCOMB_X34_Y21_N6
\inst2|cmd_xbar_mux_001|src_payload~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~29_combout\ = (\inst2|nios2_qsys_0|M_st_data\(17) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(17),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X28_Y16_N4
\inst2|nios2_qsys_0|E_mem_byte_en[2]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	combout => \inst2|nios2_qsys_0|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X28_Y16_N5
\inst2|nios2_qsys_0|M_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_mem_byte_en[2]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mem_byte_en\(2));

-- Location: LCCOMB_X34_Y22_N26
\inst2|cmd_xbar_mux_001|src_data[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(34) = (\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|nios2_qsys_0|M_mem_byte_en\(2) & \inst2|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mem_byte_en\(2),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X34_Y21_N4
\inst2|cmd_xbar_mux_001|src_payload~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~25_combout\ = (\inst2|nios2_qsys_0|M_st_data\(18) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(18),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X34_Y17_N10
\inst2|rsp_xbar_demux|src1_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_demux|src1_valid~combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & !\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \inst2|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X18_Y18_N16
\inst2|nios2_qsys_0|M_mul_result[24]~80\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(24),
	datab => \inst2|nios2_qsys_0|M_mul_result\(24),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[23]~79\,
	combout => \inst2|nios2_qsys_0|M_mul_result[24]~80_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[24]~81\);

-- Location: LCCOMB_X18_Y18_N18
\inst2|nios2_qsys_0|M_mul_result[25]~82\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(25),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(25),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[24]~81\,
	combout => \inst2|nios2_qsys_0|M_mul_result[25]~82_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[25]~83\);

-- Location: LCCOMB_X24_Y18_N10
\inst2|nios2_qsys_0|M_mul_stall_d1~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_stall_d1~feeder_combout\);

-- Location: FF_X24_Y18_N11
\inst2|nios2_qsys_0|M_mul_stall_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_stall_d1~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_stall_d1~q\);

-- Location: LCCOMB_X24_Y18_N0
\inst2|nios2_qsys_0|M_mul_stall_d2~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_mul_stall_d1~q\,
	combout => \inst2|nios2_qsys_0|M_mul_stall_d2~feeder_combout\);

-- Location: FF_X24_Y18_N1
\inst2|nios2_qsys_0|M_mul_stall_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_stall_d2~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_stall_d2~q\);

-- Location: LCCOMB_X24_Y18_N22
\inst2|nios2_qsys_0|M_mul_stall_d3~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_mul_stall_d2~q\,
	combout => \inst2|nios2_qsys_0|M_mul_stall_d3~feeder_combout\);

-- Location: FF_X24_Y18_N23
\inst2|nios2_qsys_0|M_mul_stall_d3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_stall_d3~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_stall_d3~q\);

-- Location: FF_X18_Y18_N19
\inst2|nios2_qsys_0|M_mul_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[25]~82_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(25),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(25));

-- Location: FF_X28_Y15_N29
\inst2|nios2_qsys_0|E_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(4));

-- Location: FF_X30_Y20_N9
\inst2|nios2_qsys_0|M_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_iw\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(4));

-- Location: LCCOMB_X25_Y19_N6
\inst2|nios2_qsys_0|E_st_data[24]~40\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[24]~40_combout\);

-- Location: LCCOMB_X25_Y19_N28
\inst2|nios2_qsys_0|E_st_data[24]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_st_data[24]~16_combout\,
	datab => \inst2|nios2_qsys_0|E_st_data[24]~40_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_st_data[24]~17_combout\);

-- Location: LCCOMB_X32_Y19_N28
\inst2|cmd_xbar_mux_001|src_payload~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~12_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(5),
	combout => \inst2|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: FF_X26_Y18_N7
\inst2|nios2_qsys_0|W_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(16));

-- Location: LCCOMB_X23_Y18_N2
\inst2|nios2_qsys_0|E_src2_prelim[16]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(16),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[16]~16_combout\);

-- Location: LCCOMB_X21_Y17_N26
\inst2|nios2_qsys_0|D_src2_hazard_M~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(23),
	datab => \inst2|nios2_qsys_0|M_dst_regnum\(0),
	datac => \inst2|nios2_qsys_0|M_dst_regnum\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(22),
	combout => \inst2|nios2_qsys_0|D_src2_hazard_M~1_combout\);

-- Location: LCCOMB_X20_Y18_N16
\inst2|nios2_qsys_0|F_iw[25]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(25),
	datac => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[25]~4_combout\);

-- Location: FF_X20_Y18_N17
\inst2|nios2_qsys_0|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[25]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(25));

-- Location: LCCOMB_X20_Y18_N30
\inst2|nios2_qsys_0|D_src2_hazard_M~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_dst_regnum\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(24),
	datac => \inst2|nios2_qsys_0|M_dst_regnum\(3),
	datad => \inst2|nios2_qsys_0|D_iw\(25),
	combout => \inst2|nios2_qsys_0|D_src2_hazard_M~2_combout\);

-- Location: LCCOMB_X20_Y18_N18
\inst2|nios2_qsys_0|D_src2_hazard_M\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_M~0_combout\,
	datab => \inst2|nios2_qsys_0|D_src2_hazard_M~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_hazard_M~2_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\);

-- Location: FF_X23_Y18_N3
\inst2|nios2_qsys_0|E_src2_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[16]~16_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(16));

-- Location: LCCOMB_X25_Y20_N30
\inst2|nios2_qsys_0|M_st_data[16]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(16),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63_combout\,
	combout => \inst2|nios2_qsys_0|M_st_data[16]~8_combout\);

-- Location: FF_X25_Y20_N31
\inst2|nios2_qsys_0|M_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[16]~8_combout\,
	asdata => \inst2|nios2_qsys_0|M_st_data[8]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(16));

-- Location: LCCOMB_X34_Y22_N8
\inst2|cmd_xbar_mux_001|src_payload~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~1_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(16),
	combout => \inst2|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X24_Y20_N24
\inst2|nios2_qsys_0|E_rot_pass2~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_rot_pass2~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_rot~q\,
	combout => \inst2|nios2_qsys_0|E_rot_pass2~1_combout\);

-- Location: FF_X24_Y20_N25
\inst2|nios2_qsys_0|M_rot_pass2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_pass2~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_pass2~q\);

-- Location: LCCOMB_X24_Y20_N14
\inst2|nios2_qsys_0|E_rot_sel_fill2~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	combout => \inst2|nios2_qsys_0|E_rot_sel_fill2~0_combout\);

-- Location: FF_X24_Y20_N15
\inst2|nios2_qsys_0|M_rot_sel_fill2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_sel_fill2~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_sel_fill2~q\);

-- Location: LCCOMB_X28_Y16_N0
\inst2|nios2_qsys_0|E_mem_byte_en[3]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	combout => \inst2|nios2_qsys_0|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X28_Y16_N1
\inst2|nios2_qsys_0|M_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_mem_byte_en[3]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mem_byte_en\(3));

-- Location: LCCOMB_X32_Y22_N6
\inst2|cmd_xbar_mux_001|src_data[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(35) = (\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|nios2_qsys_0|M_mem_byte_en\(3) & \inst2|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst2|nios2_qsys_0|M_mem_byte_en\(3),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(35));

-- Location: LCCOMB_X24_Y20_N26
\inst2|nios2_qsys_0|E_rot_sel_fill3~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	combout => \inst2|nios2_qsys_0|E_rot_sel_fill3~0_combout\);

-- Location: FF_X24_Y20_N27
\inst2|nios2_qsys_0|M_rot_sel_fill3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_sel_fill3~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_sel_fill3~q\);

-- Location: LCCOMB_X24_Y20_N4
\inst2|nios2_qsys_0|E_rot_pass3~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_rot~q\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	combout => \inst2|nios2_qsys_0|E_rot_pass3~0_combout\);

-- Location: FF_X24_Y20_N5
\inst2|nios2_qsys_0|M_rot_pass3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_pass3~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_pass3~q\);

-- Location: LCCOMB_X24_Y23_N22
\inst2|nios2_qsys_0|M_shift_rot_result~40\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_mask\(2),
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill3~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass3~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~40_combout\);

-- Location: LCCOMB_X20_Y21_N0
\inst2|nios2_qsys_0|M_mul_src1[21]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(21),
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src1[21]~5_combout\);

-- Location: LCCOMB_X27_Y21_N24
\inst2|nios2_qsys_0|M_rot_step1[22]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	datab => \inst2|nios2_qsys_0|Add12~1_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[22]~14_combout\);

-- Location: FF_X25_Y21_N15
\inst2|nios2_qsys_0|W_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(19));

-- Location: LCCOMB_X34_Y25_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X34_Y25_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X34_Y21_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(19),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(19),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~23_combout\);

-- Location: LCCOMB_X32_Y23_N20
\inst2|cmd_xbar_mux_001|src_payload~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~9_combout\ = (\inst2|nios2_qsys_0|M_st_data\(22) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(22),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X34_Y22_N28
\inst2|cmd_xbar_mux_001|src_payload~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~5_combout\ = (\inst2|nios2_qsys_0|M_st_data\(23) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(23),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X26_Y17_N0
\inst2|nios2_qsys_0|D_src2_imm[22]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[22]~25_combout\);

-- Location: FF_X26_Y17_N1
\inst2|nios2_qsys_0|E_src2_imm[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[22]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(22));

-- Location: LCCOMB_X27_Y18_N16
\inst2|nios2_qsys_0|E_src2[22]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(22),
	datad => \inst2|nios2_qsys_0|M_st_data[22]~15_combout\,
	combout => \inst2|nios2_qsys_0|E_src2[22]~17_combout\);

-- Location: LCCOMB_X27_Y21_N6
\inst2|nios2_qsys_0|E_alu_result[22]~60\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	datab => \inst2|nios2_qsys_0|E_src2[22]~17_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[22]~60_combout\);

-- Location: LCCOMB_X27_Y18_N8
\inst2|nios2_qsys_0|Add8|auto_generated|_~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(22),
	datad => \inst2|nios2_qsys_0|M_st_data[22]~15_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~24_combout\);

-- Location: LCCOMB_X27_Y18_N18
\inst2|nios2_qsys_0|Add8|auto_generated|_~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(21),
	datab => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst2|nios2_qsys_0|M_st_data[21]~14_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~25_combout\);

-- Location: LCCOMB_X26_Y17_N20
\inst2|nios2_qsys_0|D_src2_imm[20]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(10),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[20]~27_combout\);

-- Location: FF_X26_Y17_N21
\inst2|nios2_qsys_0|E_src2_imm[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[20]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(20));

-- Location: LCCOMB_X27_Y18_N28
\inst2|nios2_qsys_0|Add8|auto_generated|_~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data[20]~13_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(20),
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~26_combout\);

-- Location: LCCOMB_X27_Y18_N30
\inst2|nios2_qsys_0|Add8|auto_generated|_~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(19),
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|M_st_data[19]~12_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~27_combout\);

-- Location: LCCOMB_X20_Y21_N8
\inst2|nios2_qsys_0|M_mul_src1[18]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(18),
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src1[18]~2_combout\);

-- Location: LCCOMB_X26_Y18_N12
\inst2|nios2_qsys_0|av_ld_byte2_data[1]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst2|nios2_qsys_0|d_readdata_d1\(17),
	datad => \inst2|nios2_qsys_0|M_iw\(4),
	combout => \inst2|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\);

-- Location: FF_X26_Y18_N13
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte2_data[1]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(17));

-- Location: LCCOMB_X26_Y20_N24
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[21]~42\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~26_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[20]~41\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[21]~42_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X27_Y17_N20
\inst2|nios2_qsys_0|E_alu_result[20]~65\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[20]~64_combout\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[21]~42_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[20]~65_combout\);

-- Location: FF_X27_Y17_N21
\inst2|nios2_qsys_0|M_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[20]~65_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(20));

-- Location: LCCOMB_X24_Y21_N18
\inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~54\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(20),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_alu_result\(20),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~54_combout\);

-- Location: FF_X26_Y18_N15
\inst2|nios2_qsys_0|W_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(17));

-- Location: LCCOMB_X28_Y18_N0
\inst2|nios2_qsys_0|E_src1_prelim[17]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(17),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[17]~17_combout\);

-- Location: FF_X28_Y18_N1
\inst2|nios2_qsys_0|E_src1_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[17]~17_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(17));

-- Location: LCCOMB_X20_Y21_N24
\inst2|nios2_qsys_0|M_mul_src1[17]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61_combout\,
	datab => \inst2|nios2_qsys_0|E_src1_prelim\(17),
	datad => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src1[17]~1_combout\);

-- Location: LCCOMB_X27_Y21_N10
\inst2|nios2_qsys_0|M_rot_step1[18]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add12~1_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[18]~15_combout\);

-- Location: FF_X27_Y21_N27
\inst2|nios2_qsys_0|M_rot_step1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[20]~3_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[18]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(20));

-- Location: LCCOMB_X27_Y22_N24
\inst2|nios2_qsys_0|M_rot_step1[16]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[15]~15_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[16]~4_combout\);

-- Location: FF_X27_Y22_N25
\inst2|nios2_qsys_0|M_rot_step1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[16]~4_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[14]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(16));

-- Location: LCCOMB_X26_Y24_N20
\inst2|nios2_qsys_0|Mn_rot_step2[20]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(20),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(16),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[20]~11_combout\);

-- Location: LCCOMB_X27_Y22_N26
\inst2|nios2_qsys_0|M_rot_step1[12]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[12]~10_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[11]~11_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[12]~5_combout\);

-- Location: LCCOMB_X27_Y22_N18
\inst2|nios2_qsys_0|M_rot_step1[10]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add12~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[9]~13_combout\,
	datad => \inst2|nios2_qsys_0|E_src1[10]~12_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[10]~9_combout\);

-- Location: FF_X27_Y22_N27
\inst2|nios2_qsys_0|M_rot_step1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[12]~5_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[10]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(12));

-- Location: LCCOMB_X30_Y20_N10
\inst2|rsp_xbar_mux_001|src_payload~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~45_combout\ = (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & ((\inst2|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23))))) # (!\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) & (\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst2|rsp_xbar_mux_001|src_payload~45_combout\);

-- Location: FF_X30_Y20_N11
\inst2|nios2_qsys_0|d_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~45_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(23));

-- Location: LCCOMB_X27_Y19_N6
\inst2|nios2_qsys_0|av_ld_byte2_data[7]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datab => \inst2|nios2_qsys_0|M_iw\(4),
	datac => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(23),
	combout => \inst2|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\);

-- Location: FF_X27_Y19_N7
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte2_data[7]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(23));

-- Location: LCCOMB_X27_Y19_N14
\inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~48_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_result\(23),
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(23),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49_combout\);

-- Location: LCCOMB_X28_Y23_N18
\inst2|nios2_qsys_0|M_rot_step1[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[0]~7_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[0]~0_combout\);

-- Location: FF_X27_Y19_N5
\inst2|nios2_qsys_0|W_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(25));

-- Location: LCCOMB_X27_Y19_N8
\inst2|nios2_qsys_0|E_src1_prelim[25]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(25),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[25]~25_combout\);

-- Location: FF_X27_Y19_N9
\inst2|nios2_qsys_0|E_src1_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[25]~25_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(25));

-- Location: LCCOMB_X24_Y18_N20
\inst2|nios2_qsys_0|M_mul_src1[25]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(25),
	combout => \inst2|nios2_qsys_0|M_mul_src1[25]~9_combout\);

-- Location: LCCOMB_X28_Y23_N20
\inst2|nios2_qsys_0|M_rot_step1[26]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[26]~13_combout\);

-- Location: LCCOMB_X27_Y21_N16
\inst2|nios2_qsys_0|M_rot_step1[24]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[24]~2_combout\);

-- Location: FF_X28_Y23_N21
\inst2|nios2_qsys_0|M_rot_step1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[26]~13_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[24]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(26));

-- Location: LCCOMB_X28_Y23_N28
\inst2|nios2_qsys_0|M_rot_step1[28]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	datab => \inst2|nios2_qsys_0|Add12~1_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[28]~1_combout\);

-- Location: FF_X28_Y23_N27
\inst2|nios2_qsys_0|M_rot_step1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[30]~12_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[28]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(30));

-- Location: LCCOMB_X27_Y23_N8
\inst2|nios2_qsys_0|Mn_rot_step2[30]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(26),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(30),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[30]~3_combout\);

-- Location: FF_X27_Y21_N11
\inst2|nios2_qsys_0|M_rot_step1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[18]~15_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[16]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(18));

-- Location: LCCOMB_X27_Y23_N0
\inst2|nios2_qsys_0|Mn_rot_step2[22]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(22),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(18),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[22]~15_combout\);

-- Location: LCCOMB_X28_Y23_N6
\inst2|nios2_qsys_0|Add12~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add12~6\,
	combout => \inst2|nios2_qsys_0|Add12~7_combout\,
	cout => \inst2|nios2_qsys_0|Add12~8\);

-- Location: FF_X28_Y23_N7
\inst2|nios2_qsys_0|M_rot_rn[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Add12~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_rn\(3));

-- Location: FF_X27_Y23_N9
\inst2|nios2_qsys_0|Mn_rot_step2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[30]~3_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[22]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(30));

-- Location: LCCOMB_X24_Y23_N20
\inst2|nios2_qsys_0|M2_rot~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(14),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(30),
	combout => \inst2|nios2_qsys_0|M2_rot~16_combout\);

-- Location: FF_X24_Y23_N21
\inst2|nios2_qsys_0|M2_rot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(30));

-- Location: LCCOMB_X25_Y23_N4
\inst2|nios2_qsys_0|E_rot_mask[6]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst2|nios2_qsys_0|E_rot_mask[6]~2_combout\);

-- Location: FF_X25_Y23_N5
\inst2|nios2_qsys_0|M_rot_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_mask[6]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_mask\(6));

-- Location: LCCOMB_X24_Y23_N14
\inst2|nios2_qsys_0|M_shift_rot_result~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill3~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass3~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(6),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~32_combout\);

-- Location: LCCOMB_X24_Y21_N2
\inst2|nios2_qsys_0|M_shift_rot_result~33\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M2_rot\(30),
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~32_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~33_combout\);

-- Location: FF_X24_Y21_N3
\inst2|nios2_qsys_0|M_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(30));

-- Location: LCCOMB_X32_Y23_N24
\inst2|cmd_xbar_mux|src_payload~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~14_combout\ = (\inst2|nios2_qsys_0|M_st_data\(14) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(14),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X32_Y23_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(14));

-- Location: LCCOMB_X35_Y23_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X35_Y23_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~7_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X36_Y25_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(16),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(16),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCCOMB_X34_Y21_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(17),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCCOMB_X36_Y25_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~39\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(19),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\);

-- Location: FF_X36_Y25_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X36_Y25_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~35\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\);

-- Location: FF_X36_Y25_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(17));

-- Location: FF_X32_Y25_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X32_Y23_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X32_Y23_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X32_Y23_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(14),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~12_combout\);

-- Location: FF_X23_Y22_N9
\inst2|nios2_qsys_0|W_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(7));

-- Location: LCCOMB_X18_Y18_N22
\inst2|nios2_qsys_0|M_mul_result[27]~86\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(27),
	datab => \inst2|nios2_qsys_0|M_mul_result\(27),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[26]~85\,
	combout => \inst2|nios2_qsys_0|M_mul_result[27]~86_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[27]~87\);

-- Location: LCCOMB_X18_Y18_N24
\inst2|nios2_qsys_0|M_mul_result[28]~88\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(28),
	datab => \inst2|nios2_qsys_0|M_mul_result\(28),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[27]~87\,
	combout => \inst2|nios2_qsys_0|M_mul_result[28]~88_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[28]~89\);

-- Location: FF_X29_Y19_N27
\inst2|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[1]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1_q\);

-- Location: FF_X20_Y21_N25
\inst2|nios2_qsys_0|M_mul_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[1]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(17));

-- Location: FF_X20_Y21_N5
\inst2|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[2]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1_q\);

-- Location: FF_X20_Y21_N9
\inst2|nios2_qsys_0|M_mul_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[2]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(18));

-- Location: FF_X24_Y22_N25
\inst2|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[3]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1_q\);

-- Location: FF_X20_Y21_N19
\inst2|nios2_qsys_0|M_mul_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[3]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(19));

-- Location: LCCOMB_X21_Y21_N22
\inst2|nios2_qsys_0|E_src1_prelim[20]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(20),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[20]~20_combout\);

-- Location: FF_X21_Y21_N23
\inst2|nios2_qsys_0|E_src1_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[20]~20_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(20));

-- Location: LCCOMB_X20_Y21_N10
\inst2|nios2_qsys_0|M_mul_src1[20]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55_combout\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(20),
	combout => \inst2|nios2_qsys_0|M_mul_src1[20]~4_combout\);

-- Location: FF_X21_Y21_N31
\inst2|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[4]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1_q\);

-- Location: FF_X20_Y21_N11
\inst2|nios2_qsys_0|M_mul_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[4]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(20));

-- Location: FF_X21_Y21_N9
\inst2|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[5]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1_q\);

-- Location: FF_X20_Y21_N1
\inst2|nios2_qsys_0|M_mul_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[5]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(21));

-- Location: LCCOMB_X19_Y21_N20
\inst2|nios2_qsys_0|E_src1_prelim[22]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(22),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[22]~22_combout\);

-- Location: FF_X19_Y21_N21
\inst2|nios2_qsys_0|E_src1_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[22]~22_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(22));

-- Location: LCCOMB_X20_Y21_N12
\inst2|nios2_qsys_0|M_mul_src1[22]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51_combout\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(22),
	combout => \inst2|nios2_qsys_0|M_mul_src1[22]~6_combout\);

-- Location: FF_X24_Y19_N25
\inst2|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[6]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1_q\);

-- Location: FF_X20_Y21_N13
\inst2|nios2_qsys_0|M_mul_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[6]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(22));

-- Location: FF_X27_Y19_N15
\inst2|nios2_qsys_0|W_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(23));

-- Location: LCCOMB_X27_Y19_N10
\inst2|nios2_qsys_0|E_src1_prelim[23]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \inst2|nios2_qsys_0|W_wr_data\(23),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[23]~23_combout\);

-- Location: FF_X27_Y19_N11
\inst2|nios2_qsys_0|E_src1_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[23]~23_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(23));

-- Location: LCCOMB_X21_Y19_N2
\inst2|nios2_qsys_0|M_mul_src1[23]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(23),
	combout => \inst2|nios2_qsys_0|M_mul_src1[23]~7_combout\);

-- Location: FF_X23_Y22_N25
\inst2|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[7]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1_q\);

-- Location: FF_X21_Y19_N3
\inst2|nios2_qsys_0|M_mul_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[7]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(23));

-- Location: FF_X26_Y19_N23
\inst2|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[8]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1_q\);

-- Location: FF_X26_Y19_N25
\inst2|nios2_qsys_0|M_mul_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[8]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(24));

-- Location: FF_X29_Y19_N5
\inst2|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[9]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1_q\);

-- Location: FF_X24_Y18_N21
\inst2|nios2_qsys_0|M_mul_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[9]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(25));

-- Location: LCCOMB_X21_Y21_N2
\inst2|nios2_qsys_0|E_src1_prelim[26]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(26),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[26]~26_combout\);

-- Location: FF_X21_Y21_N3
\inst2|nios2_qsys_0|E_src1_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[26]~26_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(26));

-- Location: LCCOMB_X20_Y21_N22
\inst2|nios2_qsys_0|M_mul_src1[26]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(26),
	combout => \inst2|nios2_qsys_0|M_mul_src1[26]~10_combout\);

-- Location: FF_X23_Y19_N29
\inst2|nios2_qsys_0|W_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(10));

-- Location: LCCOMB_X21_Y21_N6
\inst2|nios2_qsys_0|E_src1_prelim[10]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(10),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[10]~11_combout\);

-- Location: FF_X21_Y21_N7
\inst2|nios2_qsys_0|E_src1_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[10]~11_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(10));

-- Location: LCCOMB_X20_Y21_N30
\inst2|nios2_qsys_0|M_mul_src1_nxt[10]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(10),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[10]~10_combout\);

-- Location: FF_X20_Y21_N31
\inst2|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[10]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1_q\);

-- Location: FF_X20_Y21_N23
\inst2|nios2_qsys_0|M_mul_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[10]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(26));

-- Location: FF_X24_Y22_N1
\inst2|nios2_qsys_0|W_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(11));

-- Location: LCCOMB_X24_Y22_N2
\inst2|nios2_qsys_0|E_src1_prelim[11]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(11),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[11]~12_combout\);

-- Location: FF_X24_Y22_N3
\inst2|nios2_qsys_0|E_src1_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[11]~12_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(11));

-- Location: LCCOMB_X24_Y22_N10
\inst2|nios2_qsys_0|M_mul_src1_nxt[11]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(11),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[11]~11_combout\);

-- Location: FF_X24_Y22_N11
\inst2|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[11]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1_q\);

-- Location: FF_X21_Y19_N9
\inst2|nios2_qsys_0|M_mul_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[11]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(27));

-- Location: LCCOMB_X26_Y19_N18
\inst2|nios2_qsys_0|M_mul_src1[28]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(28),
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src1[28]~12_combout\);

-- Location: LCCOMB_X26_Y19_N26
\inst2|nios2_qsys_0|M_mul_src1_nxt[12]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(12),
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[12]~12_combout\);

-- Location: FF_X26_Y19_N27
\inst2|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[12]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1_q\);

-- Location: FF_X26_Y19_N19
\inst2|nios2_qsys_0|M_mul_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[12]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(28));

-- Location: LCCOMB_X19_Y21_N24
\inst2|nios2_qsys_0|E_src1_prelim[29]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(29),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[29]~29_combout\);

-- Location: FF_X19_Y21_N25
\inst2|nios2_qsys_0|E_src1_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[29]~29_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(29));

-- Location: LCCOMB_X20_Y21_N20
\inst2|nios2_qsys_0|M_mul_src1[29]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(29),
	combout => \inst2|nios2_qsys_0|M_mul_src1[29]~13_combout\);

-- Location: LCCOMB_X21_Y21_N20
\inst2|nios2_qsys_0|E_src1_prelim[13]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(13),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[13]~14_combout\);

-- Location: FF_X21_Y21_N21
\inst2|nios2_qsys_0|E_src1_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[13]~14_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(13));

-- Location: LCCOMB_X23_Y21_N10
\inst2|nios2_qsys_0|M_mul_src1_nxt[13]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\,
	datab => \inst2|nios2_qsys_0|E_src1_prelim\(13),
	datac => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[13]~13_combout\);

-- Location: FF_X23_Y21_N11
\inst2|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[13]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1_q\);

-- Location: FF_X20_Y21_N21
\inst2|nios2_qsys_0|M_mul_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[13]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(29));

-- Location: LCCOMB_X24_Y19_N10
\inst2|nios2_qsys_0|M_mul_src1_nxt[14]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(14),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[14]~14_combout\);

-- Location: FF_X24_Y19_N11
\inst2|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[14]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1_q\);

-- Location: FF_X26_Y19_N29
\inst2|nios2_qsys_0|M_mul_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[14]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(30));

-- Location: LCCOMB_X23_Y22_N18
\inst2|nios2_qsys_0|M_mul_src1_nxt[15]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(15),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[15]~15_combout\);

-- Location: FF_X23_Y22_N19
\inst2|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[15]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1_q\);

-- Location: FF_X24_Y18_N19
\inst2|nios2_qsys_0|M_mul_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[15]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(31));

-- Location: LCCOMB_X25_Y20_N0
\inst2|nios2_qsys_0|M_mul_src2_nxt[16]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data[16]~8_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(16),
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[16]~2_combout\);

-- Location: FF_X25_Y20_N1
\inst2|nios2_qsys_0|M_mul_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[16]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(16));

-- Location: FF_X24_Y20_N1
\inst2|nios2_qsys_0|M_mul_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(16),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(0));

-- Location: LCCOMB_X25_Y20_N10
\inst2|nios2_qsys_0|M_mul_src2_nxt[17]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(17),
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|M_st_data[17]~10_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[17]~3_combout\);

-- Location: FF_X25_Y20_N11
\inst2|nios2_qsys_0|M_mul_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[17]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(17));

-- Location: FF_X24_Y20_N31
\inst2|nios2_qsys_0|M_mul_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(17),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(1));

-- Location: LCCOMB_X26_Y15_N8
\inst2|nios2_qsys_0|F_iw[8]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst2|nios2_qsys_0|F_iw[8]~25_combout\);

-- Location: FF_X26_Y15_N9
\inst2|nios2_qsys_0|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[8]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(8));

-- Location: LCCOMB_X24_Y17_N10
\inst2|nios2_qsys_0|D_src2_imm[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(2),
	datad => \inst2|nios2_qsys_0|D_iw\(8),
	combout => \inst2|nios2_qsys_0|D_src2_imm[2]~5_combout\);

-- Location: FF_X24_Y17_N11
\inst2|nios2_qsys_0|E_src2_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[2]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(2));

-- Location: LCCOMB_X24_Y20_N20
\inst2|nios2_qsys_0|M_mul_src2[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_st_data[10]~5_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(2),
	combout => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\);

-- Location: LCCOMB_X26_Y17_N16
\inst2|nios2_qsys_0|D_src2_imm[18]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(8),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[18]~29_combout\);

-- Location: FF_X26_Y17_N17
\inst2|nios2_qsys_0|E_src2_imm[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[18]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(18));

-- Location: LCCOMB_X25_Y20_N12
\inst2|nios2_qsys_0|M_mul_src2_nxt[18]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst2|nios2_qsys_0|M_st_data[18]~11_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(18),
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[18]~4_combout\);

-- Location: FF_X25_Y20_N13
\inst2|nios2_qsys_0|M_mul_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[18]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(18));

-- Location: FF_X24_Y20_N21
\inst2|nios2_qsys_0|M_mul_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(18),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(2));

-- Location: LCCOMB_X27_Y18_N24
\inst2|nios2_qsys_0|M_mul_src2_nxt[19]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(19),
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|M_st_data[19]~12_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[19]~5_combout\);

-- Location: FF_X27_Y18_N25
\inst2|nios2_qsys_0|M_mul_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[19]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(19));

-- Location: FF_X24_Y20_N19
\inst2|nios2_qsys_0|M_mul_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(19),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(3));

-- Location: LCCOMB_X27_Y18_N2
\inst2|nios2_qsys_0|M_mul_src2_nxt[20]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data[20]~13_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(20),
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[20]~6_combout\);

-- Location: FF_X27_Y18_N3
\inst2|nios2_qsys_0|M_mul_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[20]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(20));

-- Location: FF_X24_Y20_N17
\inst2|nios2_qsys_0|M_mul_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(20),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(4));

-- Location: LCCOMB_X24_Y18_N28
\inst2|nios2_qsys_0|M_mul_src2[5]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(5),
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|M_st_data[13]~2_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src2[5]~5_combout\);

-- Location: LCCOMB_X27_Y18_N4
\inst2|nios2_qsys_0|M_mul_src2_nxt[21]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(21),
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|M_st_data[21]~14_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[21]~7_combout\);

-- Location: FF_X27_Y18_N5
\inst2|nios2_qsys_0|M_mul_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[21]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(21));

-- Location: FF_X24_Y18_N29
\inst2|nios2_qsys_0|M_mul_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[5]~5_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(21),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(5));

-- Location: LCCOMB_X24_Y17_N26
\inst2|nios2_qsys_0|D_src2_imm[6]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[6]~1_combout\);

-- Location: FF_X24_Y17_N27
\inst2|nios2_qsys_0|E_src2_imm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[6]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(6));

-- Location: LCCOMB_X24_Y18_N2
\inst2|nios2_qsys_0|M_mul_src2[6]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data[14]~1_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(6),
	combout => \inst2|nios2_qsys_0|M_mul_src2[6]~6_combout\);

-- Location: LCCOMB_X27_Y18_N6
\inst2|nios2_qsys_0|M_mul_src2_nxt[22]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(22),
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst2|nios2_qsys_0|M_st_data[22]~15_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[22]~8_combout\);

-- Location: FF_X27_Y18_N7
\inst2|nios2_qsys_0|M_mul_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[22]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(22));

-- Location: FF_X24_Y18_N3
\inst2|nios2_qsys_0|M_mul_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[6]~6_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(22),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(6));

-- Location: LCCOMB_X24_Y17_N0
\inst2|nios2_qsys_0|D_src2_imm[7]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(2),
	datad => \inst2|nios2_qsys_0|D_iw\(13),
	combout => \inst2|nios2_qsys_0|D_src2_imm[7]~0_combout\);

-- Location: FF_X24_Y17_N1
\inst2|nios2_qsys_0|E_src2_imm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[7]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(7));

-- Location: LCCOMB_X24_Y18_N8
\inst2|nios2_qsys_0|M_mul_src2[7]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data[15]~0_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(7),
	combout => \inst2|nios2_qsys_0|M_mul_src2[7]~7_combout\);

-- Location: LCCOMB_X21_Y20_N12
\inst2|nios2_qsys_0|E_src2_prelim[23]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(23),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[23]~23_combout\);

-- Location: FF_X21_Y20_N13
\inst2|nios2_qsys_0|E_src2_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[23]~23_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(23));

-- Location: LCCOMB_X25_Y20_N24
\inst2|nios2_qsys_0|M_st_data[23]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(23),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[23]~49_combout\,
	combout => \inst2|nios2_qsys_0|M_st_data[23]~9_combout\);

-- Location: LCCOMB_X26_Y17_N22
\inst2|nios2_qsys_0|D_src2_imm[23]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(13),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[23]~24_combout\);

-- Location: FF_X26_Y17_N23
\inst2|nios2_qsys_0|E_src2_imm[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[23]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(23));

-- Location: LCCOMB_X25_Y20_N22
\inst2|nios2_qsys_0|M_mul_src2_nxt[23]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst2|nios2_qsys_0|M_st_data[23]~9_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(23),
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[23]~9_combout\);

-- Location: FF_X25_Y20_N23
\inst2|nios2_qsys_0|M_mul_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[23]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(23));

-- Location: FF_X24_Y18_N9
\inst2|nios2_qsys_0|M_mul_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[7]~7_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(23),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(7));

-- Location: LCCOMB_X24_Y17_N28
\inst2|nios2_qsys_0|D_src2_imm[8]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(14),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[8]~14_combout\);

-- Location: FF_X24_Y17_N29
\inst2|nios2_qsys_0|E_src2_imm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[8]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(8));

-- Location: LCCOMB_X24_Y18_N16
\inst2|nios2_qsys_0|M_mul_src2[8]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_stw_data[8]~6_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(8),
	combout => \inst2|nios2_qsys_0|M_mul_src2[8]~8_combout\);

-- Location: LCCOMB_X26_Y17_N4
\inst2|nios2_qsys_0|D_src2_imm[24]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(14),
	datab => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[24]~23_combout\);

-- Location: FF_X26_Y17_N5
\inst2|nios2_qsys_0|E_src2_imm[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[24]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(24));

-- Location: LCCOMB_X25_Y19_N0
\inst2|nios2_qsys_0|E_src2[24]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(24),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_src2[24]~14_combout\);

-- Location: LCCOMB_X25_Y19_N10
\inst2|nios2_qsys_0|M_mul_src2_nxt[24]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(24),
	datad => \inst2|nios2_qsys_0|E_src2[24]~14_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[24]~10_combout\);

-- Location: FF_X25_Y19_N11
\inst2|nios2_qsys_0|M_mul_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[24]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(24));

-- Location: FF_X24_Y18_N17
\inst2|nios2_qsys_0|M_mul_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[8]~8_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(24),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(8));

-- Location: LCCOMB_X29_Y19_N2
\inst2|nios2_qsys_0|E_stw_data[9]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(9),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_stw_data[9]~5_combout\);

-- Location: LCCOMB_X24_Y17_N2
\inst2|nios2_qsys_0|D_src2_imm[9]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(15),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[9]~13_combout\);

-- Location: FF_X24_Y17_N3
\inst2|nios2_qsys_0|E_src2_imm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[9]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(9));

-- Location: LCCOMB_X25_Y17_N6
\inst2|nios2_qsys_0|M_mul_src2[9]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_stw_data[9]~5_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(9),
	combout => \inst2|nios2_qsys_0|M_mul_src2[9]~9_combout\);

-- Location: LCCOMB_X23_Y19_N16
\inst2|nios2_qsys_0|E_src2_prelim[25]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datad => \inst2|nios2_qsys_0|W_wr_data\(25),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[25]~25_combout\);

-- Location: FF_X23_Y19_N17
\inst2|nios2_qsys_0|E_src2_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[25]~25_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(25));

-- Location: LCCOMB_X23_Y19_N4
\inst2|nios2_qsys_0|E_src2[25]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(25),
	combout => \inst2|nios2_qsys_0|E_src2[25]~12_combout\);

-- Location: LCCOMB_X26_Y17_N26
\inst2|nios2_qsys_0|D_src2_imm[25]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(15),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[25]~22_combout\);

-- Location: FF_X26_Y17_N27
\inst2|nios2_qsys_0|E_src2_imm[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[25]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(25));

-- Location: LCCOMB_X25_Y17_N22
\inst2|nios2_qsys_0|M_mul_src2_nxt[25]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2[25]~12_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(25),
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[25]~11_combout\);

-- Location: FF_X25_Y17_N23
\inst2|nios2_qsys_0|M_mul_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[25]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(25));

-- Location: FF_X25_Y17_N7
\inst2|nios2_qsys_0|M_mul_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[9]~9_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(25),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(9));

-- Location: LCCOMB_X23_Y19_N20
\inst2|nios2_qsys_0|E_src2_prelim[10]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst2|nios2_qsys_0|W_wr_data\(10),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[10]~11_combout\);

-- Location: FF_X23_Y19_N21
\inst2|nios2_qsys_0|E_src2_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[10]~11_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(10));

-- Location: LCCOMB_X23_Y19_N14
\inst2|nios2_qsys_0|E_stw_data[10]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\,
	datac => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(10),
	combout => \inst2|nios2_qsys_0|E_stw_data[10]~4_combout\);

-- Location: LCCOMB_X25_Y17_N24
\inst2|nios2_qsys_0|M_mul_src2[10]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(10),
	datab => \inst2|nios2_qsys_0|E_stw_data[10]~4_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src2[10]~10_combout\);

-- Location: LCCOMB_X26_Y17_N8
\inst2|nios2_qsys_0|D_src2_imm[26]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(16),
	datab => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[26]~21_combout\);

-- Location: FF_X26_Y17_N9
\inst2|nios2_qsys_0|E_src2_imm[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[26]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(26));

-- Location: LCCOMB_X23_Y19_N2
\inst2|nios2_qsys_0|E_src2[26]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(26),
	datab => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|nios2_qsys_0|E_src2[26]~10_combout\);

-- Location: LCCOMB_X25_Y17_N26
\inst2|nios2_qsys_0|M_mul_src2_nxt[26]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(26),
	datad => \inst2|nios2_qsys_0|E_src2[26]~10_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[26]~12_combout\);

-- Location: FF_X25_Y17_N27
\inst2|nios2_qsys_0|M_mul_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[26]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(26));

-- Location: FF_X25_Y17_N25
\inst2|nios2_qsys_0|M_mul_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[10]~10_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(26),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(10));

-- Location: LCCOMB_X24_Y17_N14
\inst2|nios2_qsys_0|D_src2_imm[11]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(17),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[11]~11_combout\);

-- Location: FF_X24_Y17_N15
\inst2|nios2_qsys_0|E_src2_imm[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[11]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(11));

-- Location: LCCOMB_X27_Y20_N26
\inst2|nios2_qsys_0|M_mul_src2[11]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_stw_data[11]~3_combout\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(11),
	datad => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src2[11]~11_combout\);

-- Location: LCCOMB_X26_Y17_N30
\inst2|nios2_qsys_0|D_src2_imm[27]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(17),
	combout => \inst2|nios2_qsys_0|D_src2_imm[27]~20_combout\);

-- Location: FF_X26_Y17_N31
\inst2|nios2_qsys_0|E_src2_imm[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[27]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(27));

-- Location: LCCOMB_X23_Y20_N30
\inst2|nios2_qsys_0|E_src2_prelim[27]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(27),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src2_prelim[27]~27_combout\);

-- Location: FF_X23_Y20_N31
\inst2|nios2_qsys_0|E_src2_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[27]~27_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(27));

-- Location: LCCOMB_X25_Y19_N2
\inst2|nios2_qsys_0|E_src2[27]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(27),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_src2[27]~8_combout\);

-- Location: LCCOMB_X25_Y19_N4
\inst2|nios2_qsys_0|M_mul_src2_nxt[27]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(27),
	datad => \inst2|nios2_qsys_0|E_src2[27]~8_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[27]~13_combout\);

-- Location: FF_X25_Y19_N5
\inst2|nios2_qsys_0|M_mul_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[27]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(27));

-- Location: FF_X27_Y20_N27
\inst2|nios2_qsys_0|M_mul_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[11]~11_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(27),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(11));

-- Location: LCCOMB_X20_Y20_N14
\inst2|nios2_qsys_0|E_src2[28]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(28),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\,
	datac => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|nios2_qsys_0|E_src2[28]~6_combout\);

-- Location: LCCOMB_X20_Y20_N2
\inst2|nios2_qsys_0|M_mul_src2_nxt[28]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_imm\(28),
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|E_src2[28]~6_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[28]~14_combout\);

-- Location: FF_X20_Y20_N3
\inst2|nios2_qsys_0|M_mul_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[28]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(28));

-- Location: FF_X27_Y20_N9
\inst2|nios2_qsys_0|M_mul_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[12]~12_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(28),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(12));

-- Location: FF_X25_Y18_N21
\inst2|nios2_qsys_0|W_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(29));

-- Location: LCCOMB_X23_Y21_N20
\inst2|nios2_qsys_0|E_src2_prelim[29]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(29),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[29]~29_combout\);

-- Location: FF_X23_Y21_N21
\inst2|nios2_qsys_0|E_src2_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[29]~29_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(29));

-- Location: LCCOMB_X23_Y21_N22
\inst2|nios2_qsys_0|E_src2[29]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(29),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_src2[29]~4_combout\);

-- Location: LCCOMB_X26_Y17_N18
\inst2|nios2_qsys_0|D_src2_imm[29]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(19),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[29]~18_combout\);

-- Location: FF_X26_Y17_N19
\inst2|nios2_qsys_0|E_src2_imm[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[29]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(29));

-- Location: LCCOMB_X23_Y21_N12
\inst2|nios2_qsys_0|M_mul_src2_nxt[29]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|E_src2[29]~4_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(29),
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[29]~15_combout\);

-- Location: FF_X23_Y21_N13
\inst2|nios2_qsys_0|M_mul_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[29]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(29));

-- Location: FF_X24_Y18_N31
\inst2|nios2_qsys_0|M_mul_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[13]~13_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(29),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(13));

-- Location: LCCOMB_X24_Y19_N30
\inst2|nios2_qsys_0|E_stw_data[14]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(14),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_stw_data[14]~0_combout\);

-- Location: LCCOMB_X24_Y17_N8
\inst2|nios2_qsys_0|D_src2_imm[14]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(2),
	datad => \inst2|nios2_qsys_0|D_iw\(20),
	combout => \inst2|nios2_qsys_0|D_src2_imm[14]~8_combout\);

-- Location: FF_X24_Y17_N9
\inst2|nios2_qsys_0|E_src2_imm[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[14]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(14));

-- Location: LCCOMB_X25_Y17_N16
\inst2|nios2_qsys_0|M_mul_src2[14]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_stw_data[14]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(14),
	combout => \inst2|nios2_qsys_0|M_mul_src2[14]~14_combout\);

-- Location: LCCOMB_X26_Y17_N24
\inst2|nios2_qsys_0|D_src2_imm[30]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(20),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[30]~17_combout\);

-- Location: FF_X26_Y17_N25
\inst2|nios2_qsys_0|E_src2_imm[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[30]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(30));

-- Location: LCCOMB_X24_Y21_N16
\inst2|nios2_qsys_0|E_src2_prelim[30]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(30),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[30]~30_combout\);

-- Location: FF_X24_Y21_N17
\inst2|nios2_qsys_0|E_src2_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[30]~30_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(30));

-- Location: LCCOMB_X24_Y21_N6
\inst2|nios2_qsys_0|E_src2[30]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(30),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|nios2_qsys_0|E_src2[30]~2_combout\);

-- Location: LCCOMB_X25_Y17_N30
\inst2|nios2_qsys_0|M_mul_src2_nxt[30]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(30),
	datac => \inst2|nios2_qsys_0|E_src2[30]~2_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[30]~16_combout\);

-- Location: FF_X25_Y17_N31
\inst2|nios2_qsys_0|M_mul_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[30]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(30));

-- Location: FF_X25_Y17_N17
\inst2|nios2_qsys_0|M_mul_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[14]~14_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(30),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(14));

-- Location: FF_X26_Y17_N7
\inst2|nios2_qsys_0|E_src2_imm[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(15));

-- Location: LCCOMB_X27_Y20_N28
\inst2|nios2_qsys_0|M_mul_src2[15]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_stw_data[15]~7_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(15),
	combout => \inst2|nios2_qsys_0|M_mul_src2[15]~15_combout\);

-- Location: LCCOMB_X23_Y18_N24
\inst2|nios2_qsys_0|D_src2_imm[30]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(21),
	combout => \inst2|nios2_qsys_0|D_src2_imm[30]~15_combout\);

-- Location: FF_X23_Y18_N25
\inst2|nios2_qsys_0|E_src2_imm[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[30]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(31));

-- Location: LCCOMB_X23_Y18_N12
\inst2|nios2_qsys_0|M_mul_src2_nxt[31]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[31]~0_combout\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(31),
	datac => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src2_nxt[31]~17_combout\);

-- Location: FF_X23_Y18_N13
\inst2|nios2_qsys_0|M_mul_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2_nxt[31]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(31));

-- Location: FF_X27_Y20_N29
\inst2|nios2_qsys_0|M_mul_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src2[15]~15_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src2\(31),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src2\(15));

-- Location: DSPMULT_X13_Y18_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPMULT_X13_Y19_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => \inst2|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X14_Y18_N0
\inst2|nios2_qsys_0|M_mul_partial_prod[16]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	datad => VCC,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[16]~16_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[16]~17\);

-- Location: LCCOMB_X14_Y18_N2
\inst2|nios2_qsys_0|M_mul_partial_prod[17]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[16]~17\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[17]~18_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[17]~19\);

-- Location: LCCOMB_X14_Y18_N4
\inst2|nios2_qsys_0|M_mul_partial_prod[18]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[17]~19\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[18]~20_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[18]~21\);

-- Location: LCCOMB_X14_Y18_N6
\inst2|nios2_qsys_0|M_mul_partial_prod[19]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[18]~21\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[19]~22_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[19]~23\);

-- Location: LCCOMB_X14_Y18_N8
\inst2|nios2_qsys_0|M_mul_partial_prod[20]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[19]~23\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[20]~24_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[20]~25\);

-- Location: LCCOMB_X14_Y18_N10
\inst2|nios2_qsys_0|M_mul_partial_prod[21]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[20]~25\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[21]~26_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[21]~27\);

-- Location: LCCOMB_X14_Y18_N12
\inst2|nios2_qsys_0|M_mul_partial_prod[22]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[21]~27\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[22]~28_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[22]~29\);

-- Location: LCCOMB_X14_Y18_N14
\inst2|nios2_qsys_0|M_mul_partial_prod[23]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[22]~29\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[23]~30_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[23]~31\);

-- Location: LCCOMB_X14_Y18_N16
\inst2|nios2_qsys_0|M_mul_partial_prod[24]~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[23]~31\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[24]~32_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[24]~33\);

-- Location: LCCOMB_X14_Y18_N18
\inst2|nios2_qsys_0|M_mul_partial_prod[25]~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[24]~33\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[25]~34_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[25]~35\);

-- Location: LCCOMB_X14_Y18_N20
\inst2|nios2_qsys_0|M_mul_partial_prod[26]~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[25]~35\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[26]~36_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[26]~37\);

-- Location: LCCOMB_X14_Y18_N22
\inst2|nios2_qsys_0|M_mul_partial_prod[27]~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[26]~37\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[27]~38_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[27]~39\);

-- Location: LCCOMB_X14_Y18_N24
\inst2|nios2_qsys_0|M_mul_partial_prod[28]~40\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[27]~39\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[28]~40_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[28]~41\);

-- Location: FF_X14_Y18_N25
\inst2|nios2_qsys_0|M_mul_partial_prod[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[28]~40_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(28));

-- Location: FF_X18_Y18_N25
\inst2|nios2_qsys_0|M_mul_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[28]~88_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(28),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(28));

-- Location: LCCOMB_X18_Y18_N26
\inst2|nios2_qsys_0|M_mul_result[29]~90\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(29),
	datab => \inst2|nios2_qsys_0|M_mul_result\(29),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[28]~89\,
	combout => \inst2|nios2_qsys_0|M_mul_result[29]~90_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[29]~91\);

-- Location: LCCOMB_X14_Y18_N26
\inst2|nios2_qsys_0|M_mul_partial_prod[29]~42\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[28]~41\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[29]~42_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[29]~43\);

-- Location: FF_X14_Y18_N27
\inst2|nios2_qsys_0|M_mul_partial_prod[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[29]~42_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(29));

-- Location: FF_X18_Y18_N27
\inst2|nios2_qsys_0|M_mul_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[29]~90_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(29),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(29));

-- Location: LCCOMB_X23_Y21_N6
\inst2|nios2_qsys_0|E_st_data[29]~43\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\,
	datad => \inst2|nios2_qsys_0|E_iw\(4),
	combout => \inst2|nios2_qsys_0|E_st_data[29]~43_combout\);

-- Location: FF_X21_Y21_N17
\inst2|nios2_qsys_0|W_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(5));

-- Location: LCCOMB_X23_Y21_N16
\inst2|nios2_qsys_0|E_src2_prelim[5]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(5),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[5]~6_combout\);

-- Location: FF_X23_Y21_N17
\inst2|nios2_qsys_0|E_src2_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[5]~6_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(5));

-- Location: LCCOMB_X23_Y21_N14
\inst2|nios2_qsys_0|E_st_data[29]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(5),
	datac => \inst2|nios2_qsys_0|E_iw\(3),
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(13),
	combout => \inst2|nios2_qsys_0|E_st_data[29]~25_combout\);

-- Location: LCCOMB_X23_Y21_N0
\inst2|nios2_qsys_0|E_st_data[29]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|E_st_data[29]~43_combout\,
	datac => \inst2|nios2_qsys_0|E_st_data[29]~25_combout\,
	datad => \inst2|nios2_qsys_0|E_iw\(4),
	combout => \inst2|nios2_qsys_0|E_st_data[29]~26_combout\);

-- Location: LCCOMB_X23_Y21_N4
\inst2|nios2_qsys_0|E_st_data[29]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_st_data[29]~26_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(29),
	combout => \inst2|nios2_qsys_0|E_st_data[29]~27_combout\);

-- Location: FF_X23_Y21_N5
\inst2|nios2_qsys_0|M_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_st_data[29]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(29));

-- Location: LCCOMB_X31_Y24_N20
\inst2|cmd_xbar_mux_001|src_payload~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~15_combout\ = (\inst2|nios2_qsys_0|M_st_data\(29) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(29),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: FF_X24_Y19_N21
\inst2|nios2_qsys_0|W_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(14));

-- Location: LCCOMB_X23_Y20_N6
\inst2|nios2_qsys_0|E_src2_prelim[14]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst2|nios2_qsys_0|W_wr_data\(14),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[14]~1_combout\);

-- Location: FF_X23_Y20_N7
\inst2|nios2_qsys_0|E_src2_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[14]~1_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(14));

-- Location: LCCOMB_X24_Y19_N4
\inst2|nios2_qsys_0|E_st_data[30]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(3),
	datab => \inst2|nios2_qsys_0|E_iw\(4),
	datac => \inst2|nios2_qsys_0|E_src2_prelim\(14),
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(6),
	combout => \inst2|nios2_qsys_0|E_st_data[30]~22_combout\);

-- Location: LCCOMB_X24_Y19_N22
\inst2|nios2_qsys_0|E_st_data[30]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_st_data[30]~42_combout\,
	datab => \inst2|nios2_qsys_0|E_st_data[30]~22_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_st_data[30]~23_combout\);

-- Location: LCCOMB_X24_Y19_N18
\inst2|nios2_qsys_0|E_st_data[30]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(30),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\,
	datad => \inst2|nios2_qsys_0|E_st_data[30]~23_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[30]~24_combout\);

-- Location: FF_X24_Y19_N19
\inst2|nios2_qsys_0|M_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_st_data[30]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(30));

-- Location: LCCOMB_X32_Y19_N10
\inst2|cmd_xbar_mux_001|src_payload~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~11_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(30),
	combout => \inst2|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X23_Y20_N24
\inst2|nios2_qsys_0|E_src2_prelim[15]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst2|nios2_qsys_0|W_wr_data\(15),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[15]~15_combout\);

-- Location: FF_X23_Y20_N25
\inst2|nios2_qsys_0|E_src2_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[15]~15_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(15));

-- Location: LCCOMB_X23_Y22_N28
\inst2|nios2_qsys_0|E_st_data[31]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(7),
	datab => \inst2|nios2_qsys_0|E_iw\(4),
	datac => \inst2|nios2_qsys_0|E_iw\(3),
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(15),
	combout => \inst2|nios2_qsys_0|E_st_data[31]~19_combout\);

-- Location: LCCOMB_X23_Y22_N20
\inst2|nios2_qsys_0|E_st_data[31]~41\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(3),
	datab => \inst2|nios2_qsys_0|E_iw\(4),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[31]~41_combout\);

-- Location: LCCOMB_X23_Y22_N22
\inst2|nios2_qsys_0|E_st_data[31]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|E_st_data[31]~19_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|E_st_data[31]~41_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[31]~20_combout\);

-- Location: LCCOMB_X23_Y18_N16
\inst2|nios2_qsys_0|E_src2_prelim[31]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(31),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[31]~31_combout\);

-- Location: FF_X23_Y18_N17
\inst2|nios2_qsys_0|E_src2_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[31]~31_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(31));

-- Location: LCCOMB_X23_Y18_N10
\inst2|nios2_qsys_0|E_st_data[31]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_st_data[31]~20_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(31),
	combout => \inst2|nios2_qsys_0|E_st_data[31]~21_combout\);

-- Location: FF_X23_Y18_N11
\inst2|nios2_qsys_0|M_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_st_data[31]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(31));

-- Location: LCCOMB_X32_Y18_N8
\inst2|cmd_xbar_mux_001|src_payload~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~7_combout\ = (\inst2|nios2_qsys_0|M_st_data\(31) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(31),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X32_Y24_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X32_Y24_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X32_Y23_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(24),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(24),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~5_combout\);

-- Location: LCCOMB_X32_Y19_N22
\inst2|cmd_xbar_mux|src_payload~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~32_combout\ = (\inst2|nios2_qsys_0|M_st_data\(25) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(25),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X32_Y19_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(25));

-- Location: LCCOMB_X34_Y25_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(25),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~31_combout\);

-- Location: LCCOMB_X32_Y19_N4
\inst2|cmd_xbar_mux|src_payload~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~29_combout\ = (\inst2|nios2_qsys_0|M_st_data\(26) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(26),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X32_Y19_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(26));

-- Location: LCCOMB_X34_Y22_N18
\inst2|cmd_xbar_mux|src_payload~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~26_combout\ = (\inst2|nios2_qsys_0|M_st_data\(27) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(27),
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X34_Y22_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(27));

-- Location: LCCOMB_X34_Y24_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(30),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X34_Y24_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X34_Y22_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(27),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~25_combout\);

-- Location: LCCOMB_X20_Y20_N28
\inst2|nios2_qsys_0|E_st_data[28]~44\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(3),
	datab => \inst2|nios2_qsys_0|E_iw\(4),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[28]~44_combout\);

-- Location: LCCOMB_X20_Y20_N0
\inst2|nios2_qsys_0|E_st_data[28]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_st_data[28]~28_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(4),
	datac => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_st_data[28]~44_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[28]~29_combout\);

-- Location: FF_X20_Y20_N5
\inst2|nios2_qsys_0|W_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(28));

-- Location: LCCOMB_X20_Y20_N12
\inst2|nios2_qsys_0|E_src2_prelim[28]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst2|nios2_qsys_0|W_wr_data\(28),
	datad => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src2_prelim[28]~28_combout\);

-- Location: FF_X20_Y20_N13
\inst2|nios2_qsys_0|E_src2_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[28]~28_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(28));

-- Location: LCCOMB_X20_Y20_N20
\inst2|nios2_qsys_0|E_st_data[28]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\,
	datac => \inst2|nios2_qsys_0|E_st_data[28]~29_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(28),
	combout => \inst2|nios2_qsys_0|E_st_data[28]~30_combout\);

-- Location: FF_X20_Y20_N21
\inst2|nios2_qsys_0|M_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_st_data[28]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(28));

-- Location: LCCOMB_X32_Y19_N2
\inst2|cmd_xbar_mux|src_payload~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~23_combout\ = (\inst2|nios2_qsys_0|M_st_data\(28) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(28),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X32_Y19_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(28));

-- Location: LCCOMB_X37_Y24_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(31),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X37_Y24_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X34_Y25_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(31),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X34_Y25_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~26_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X34_Y25_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(28),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(28),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~21_combout\);

-- Location: LCCOMB_X31_Y24_N26
\inst2|cmd_xbar_mux|src_payload~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~19_combout\ = (\inst2|nios2_qsys_0|M_st_data\(29) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(29),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X31_Y24_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(29));

-- Location: LCCOMB_X31_Y24_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X34_Y24_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~2_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11_combout\);

-- Location: LCCOMB_X35_Y25_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(32),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X35_Y25_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32));

-- Location: FF_X34_Y24_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[29]~11_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X31_Y24_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(29),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(29),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~17_combout\);

-- Location: LCCOMB_X32_Y19_N20
\inst2|cmd_xbar_mux|src_payload~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~15_combout\ = (\inst2|nios2_qsys_0|M_st_data\(30) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(30),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X32_Y19_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(30));

-- Location: LCCOMB_X34_Y23_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(30),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(30),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~13_combout\);

-- Location: LCCOMB_X32_Y18_N18
\inst2|cmd_xbar_mux|src_payload~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~11_combout\ = (\inst2|nios2_qsys_0|M_st_data\(31) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(31),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X32_Y18_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(31));

-- Location: LCCOMB_X32_Y18_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(31),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(31),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~9_combout\);

-- Location: LCCOMB_X32_Y22_N28
\inst2|cmd_xbar_mux|src_data[35]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(35) = (\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_mem_byte_en\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|nios2_qsys_0|M_mem_byte_en\(3),
	combout => \inst2|cmd_xbar_mux|src_data\(35));

-- Location: FF_X32_Y22_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X32_Y22_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable\(3),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: LCCOMB_X34_Y24_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(29),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X34_Y24_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X30_Y25_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(26),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(26),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~28_combout\);

-- Location: LCCOMB_X34_Y24_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~14_combout\);

-- Location: FF_X34_Y24_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(29));

-- Location: LCCOMB_X34_Y24_N18
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(29),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\);

-- Location: FF_X34_Y24_N19
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X30_Y17_N30
\inst2|rsp_xbar_mux_001|src_payload~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~75_combout\ = (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29)) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & 
-- \inst2|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & (\inst2|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst2|rsp_xbar_mux_001|src_payload~75_combout\);

-- Location: FF_X30_Y17_N31
\inst2|nios2_qsys_0|d_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~75_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(29));

-- Location: LCCOMB_X25_Y18_N14
\inst2|nios2_qsys_0|av_ld_byte3_data[5]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datab => \inst2|nios2_qsys_0|M_iw\(4),
	datac => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(29),
	combout => \inst2|nios2_qsys_0|av_ld_byte3_data[5]~2_combout\);

-- Location: FF_X25_Y18_N15
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte3_data[5]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(29));

-- Location: LCCOMB_X25_Y18_N20
\inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~36_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_result\(29),
	datac => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(29),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[29]~37_combout\);

-- Location: LCCOMB_X23_Y20_N0
\inst2|nios2_qsys_0|E_src2_prelim[7]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(7),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[7]~8_combout\);

-- Location: FF_X23_Y20_N1
\inst2|nios2_qsys_0|E_src2_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[7]~8_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(7));

-- Location: LCCOMB_X29_Y20_N10
\inst2|nios2_qsys_0|M_st_data[15]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(7),
	combout => \inst2|nios2_qsys_0|M_st_data[15]~0_combout\);

-- Location: LCCOMB_X23_Y22_N16
\inst2|nios2_qsys_0|E_stw_data[15]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\,
	datab => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(15),
	combout => \inst2|nios2_qsys_0|E_stw_data[15]~7_combout\);

-- Location: LCCOMB_X28_Y15_N28
\inst2|nios2_qsys_0|Equal183~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	combout => \inst2|nios2_qsys_0|Equal183~0_combout\);

-- Location: FF_X29_Y20_N11
\inst2|nios2_qsys_0|M_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[15]~0_combout\,
	asdata => \inst2|nios2_qsys_0|E_stw_data[15]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(15));

-- Location: LCCOMB_X29_Y20_N0
\inst2|cmd_xbar_mux|src_payload~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~10_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(15),
	combout => \inst2|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X29_Y20_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(15));

-- Location: LCCOMB_X36_Y25_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(18),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X36_Y25_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X32_Y24_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X32_Y24_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~29_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X29_Y20_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(15),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~8_combout\);

-- Location: LCCOMB_X31_Y21_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~10_combout\);

-- Location: FF_X31_Y21_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(30));

-- Location: FF_X30_Y18_N17
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(30),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X30_Y18_N10
\inst2|rsp_xbar_mux_001|src_payload~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~127_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~63_combout\) # ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~63_combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \inst2|rsp_xbar_mux_001|src_payload~127_combout\);

-- Location: FF_X30_Y18_N11
\inst2|nios2_qsys_0|d_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~127_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(30));

-- Location: LCCOMB_X25_Y18_N18
\inst2|nios2_qsys_0|av_ld_byte3_data[6]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst2|nios2_qsys_0|M_iw\(4),
	datac => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(30),
	combout => \inst2|nios2_qsys_0|av_ld_byte3_data[6]~1_combout\);

-- Location: FF_X25_Y18_N19
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte3_data[6]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(30));

-- Location: LCCOMB_X25_Y18_N28
\inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(30),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(30),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~34_combout\);

-- Location: LCCOMB_X24_Y21_N28
\inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(30),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result\(30),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~34_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\);

-- Location: FF_X24_Y21_N29
\inst2|nios2_qsys_0|W_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(30));

-- Location: LCCOMB_X21_Y21_N24
\inst2|nios2_qsys_0|E_src1_prelim[30]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst2|nios2_qsys_0|W_wr_data\(30),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[30]~30_combout\);

-- Location: FF_X21_Y21_N25
\inst2|nios2_qsys_0|E_src1_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[30]~30_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(30));

-- Location: LCCOMB_X26_Y19_N28
\inst2|nios2_qsys_0|M_mul_src1[30]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[30]~35_combout\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(30),
	combout => \inst2|nios2_qsys_0|M_mul_src1[30]~14_combout\);

-- Location: LCCOMB_X28_Y23_N26
\inst2|nios2_qsys_0|M_rot_step1[30]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[30]~12_combout\);

-- Location: FF_X28_Y23_N19
\inst2|nios2_qsys_0|M_rot_step1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[0]~0_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[30]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(0));

-- Location: FF_X24_Y22_N17
\inst2|nios2_qsys_0|W_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(3));

-- Location: LCCOMB_X24_Y22_N8
\inst2|nios2_qsys_0|E_src1_prelim[3]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(3),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[3]~4_combout\);

-- Location: FF_X24_Y22_N9
\inst2|nios2_qsys_0|E_src1_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[3]~4_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(3));

-- Location: LCCOMB_X24_Y22_N18
\inst2|nios2_qsys_0|E_src1[3]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(3),
	combout => \inst2|nios2_qsys_0|E_src1[3]~4_combout\);

-- Location: LCCOMB_X27_Y22_N30
\inst2|nios2_qsys_0|M_rot_step1[4]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add12~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[4]~3_combout\,
	datad => \inst2|nios2_qsys_0|E_src1[3]~4_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[4]~7_combout\);

-- Location: LCCOMB_X27_Y22_N14
\inst2|nios2_qsys_0|M_rot_step1[2]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[1]~6_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[2]~5_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[2]~11_combout\);

-- Location: FF_X27_Y22_N31
\inst2|nios2_qsys_0|M_rot_step1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[4]~7_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[2]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(4));

-- Location: LCCOMB_X26_Y24_N6
\inst2|nios2_qsys_0|Mn_rot_step2[4]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(0),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(4),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[4]~10_combout\);

-- Location: FF_X26_Y24_N27
\inst2|nios2_qsys_0|Mn_rot_step2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[12]~26_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[4]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(12));

-- Location: FF_X28_Y23_N29
\inst2|nios2_qsys_0|M_rot_step1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[28]~1_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[26]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(28));

-- Location: FF_X27_Y21_N17
\inst2|nios2_qsys_0|M_rot_step1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[24]~2_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[22]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(24));

-- Location: LCCOMB_X26_Y24_N24
\inst2|nios2_qsys_0|Mn_rot_step2[28]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(28),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(24),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[28]~27_combout\);

-- Location: FF_X26_Y24_N25
\inst2|nios2_qsys_0|Mn_rot_step2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[28]~27_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[20]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(28));

-- Location: LCCOMB_X26_Y24_N8
\inst2|nios2_qsys_0|M2_rot~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(12),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(28),
	combout => \inst2|nios2_qsys_0|M2_rot~18_combout\);

-- Location: FF_X26_Y24_N9
\inst2|nios2_qsys_0|M2_rot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(28));

-- Location: LCCOMB_X25_Y23_N24
\inst2|nios2_qsys_0|E_rot_mask[4]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst2|nios2_qsys_0|E_rot_mask[4]~4_combout\);

-- Location: FF_X25_Y23_N25
\inst2|nios2_qsys_0|M_rot_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_mask[4]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_mask\(4));

-- Location: LCCOMB_X24_Y23_N12
\inst2|nios2_qsys_0|M_shift_rot_result~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill3~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass3~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(4),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~36_combout\);

-- Location: LCCOMB_X24_Y23_N30
\inst2|nios2_qsys_0|M_shift_rot_result~37\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M2_rot\(28),
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~36_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~37_combout\);

-- Location: FF_X24_Y23_N31
\inst2|nios2_qsys_0|M_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~37_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(28));

-- Location: LCCOMB_X27_Y19_N28
\inst2|nios2_qsys_0|av_ld_byte3_data[4]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datab => \inst2|nios2_qsys_0|M_iw\(4),
	datac => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(28),
	combout => \inst2|nios2_qsys_0|av_ld_byte3_data[4]~3_combout\);

-- Location: FF_X27_Y19_N29
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte3_data[4]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(28));

-- Location: LCCOMB_X27_Y19_N24
\inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(28),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(28),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~38_combout\);

-- Location: LCCOMB_X20_Y20_N4
\inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(28),
	datab => \inst2|nios2_qsys_0|M_shift_rot_result\(28),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~38_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[28]~39_combout\);

-- Location: LCCOMB_X23_Y22_N0
\inst2|nios2_qsys_0|E_src1_prelim[7]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(7),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[7]~8_combout\);

-- Location: FF_X23_Y22_N1
\inst2|nios2_qsys_0|E_src1_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[7]~8_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(7));

-- Location: LCCOMB_X23_Y22_N26
\inst2|nios2_qsys_0|E_src1[7]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\,
	datac => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(7),
	combout => \inst2|nios2_qsys_0|E_src1[7]~0_combout\);

-- Location: LCCOMB_X27_Y22_N4
\inst2|nios2_qsys_0|M_rot_step1[8]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[8]~14_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[7]~0_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[8]~6_combout\);

-- Location: LCCOMB_X27_Y22_N28
\inst2|nios2_qsys_0|M_rot_step1[6]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[5]~2_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[6]~1_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[6]~10_combout\);

-- Location: FF_X27_Y22_N5
\inst2|nios2_qsys_0|M_rot_step1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[8]~6_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[6]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(8));

-- Location: LCCOMB_X26_Y24_N26
\inst2|nios2_qsys_0|Mn_rot_step2[12]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(12),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(8),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[12]~26_combout\);

-- Location: FF_X26_Y24_N21
\inst2|nios2_qsys_0|Mn_rot_step2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[20]~11_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[12]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(20));

-- Location: LCCOMB_X26_Y24_N28
\inst2|nios2_qsys_0|M2_rot~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(4),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(20),
	combout => \inst2|nios2_qsys_0|M2_rot~26_combout\);

-- Location: FF_X26_Y24_N29
\inst2|nios2_qsys_0|M2_rot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(20));

-- Location: LCCOMB_X24_Y21_N8
\inst2|nios2_qsys_0|M_shift_rot_result~53\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~52_combout\,
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M2_rot\(20),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~53_combout\);

-- Location: FF_X24_Y21_N9
\inst2|nios2_qsys_0|M_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~53_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(20));

-- Location: LCCOMB_X24_Y21_N12
\inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(20),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~54_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(20),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55_combout\);

-- Location: LCCOMB_X24_Y19_N2
\inst2|nios2_qsys_0|E_src1_prelim[14]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst2|nios2_qsys_0|W_wr_data\(14),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[14]~0_combout\);

-- Location: FF_X24_Y19_N3
\inst2|nios2_qsys_0|E_src1_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[14]~0_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(14));

-- Location: LCCOMB_X24_Y19_N8
\inst2|nios2_qsys_0|E_src1[14]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(14),
	combout => \inst2|nios2_qsys_0|E_src1[14]~8_combout\);

-- Location: LCCOMB_X23_Y21_N28
\inst2|nios2_qsys_0|E_src1[13]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_prelim\(13),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_src1[13]~9_combout\);

-- Location: LCCOMB_X27_Y22_N8
\inst2|nios2_qsys_0|M_rot_step1[14]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add12~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[14]~8_combout\,
	datad => \inst2|nios2_qsys_0|E_src1[13]~9_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[14]~8_combout\);

-- Location: FF_X27_Y22_N9
\inst2|nios2_qsys_0|M_rot_step1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[14]~8_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[12]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(14));

-- Location: LCCOMB_X27_Y23_N18
\inst2|nios2_qsys_0|Mn_rot_step2[14]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_step1\(10),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(14),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(2),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[14]~2_combout\);

-- Location: FF_X27_Y22_N15
\inst2|nios2_qsys_0|M_rot_step1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[2]~11_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(2));

-- Location: FF_X27_Y22_N29
\inst2|nios2_qsys_0|M_rot_step1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[6]~10_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[4]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(6));

-- Location: LCCOMB_X27_Y23_N2
\inst2|nios2_qsys_0|Mn_rot_step2[6]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(2),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(6),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[6]~14_combout\);

-- Location: FF_X27_Y23_N19
\inst2|nios2_qsys_0|Mn_rot_step2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[14]~2_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[6]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(14));

-- Location: LCCOMB_X24_Y23_N16
\inst2|nios2_qsys_0|M2_rot~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(14),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(30),
	combout => \inst2|nios2_qsys_0|M2_rot~8_combout\);

-- Location: FF_X24_Y23_N17
\inst2|nios2_qsys_0|M2_rot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(14));

-- Location: LCCOMB_X24_Y23_N8
\inst2|nios2_qsys_0|M_shift_rot_result~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~16_combout\,
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M2_rot\(14),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~17_combout\);

-- Location: FF_X24_Y23_N9
\inst2|nios2_qsys_0|M_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(14));

-- Location: LCCOMB_X24_Y19_N26
\inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(14),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result\(14),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~18_combout\);

-- Location: LCCOMB_X14_Y19_N6
\inst2|nios2_qsys_0|M_mul_partial_prod[11]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[11]~feeder_combout\);

-- Location: FF_X14_Y19_N7
\inst2|nios2_qsys_0|M_mul_partial_prod[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[11]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(11));

-- Location: FF_X14_Y19_N13
\inst2|nios2_qsys_0|M_mul_partial_prod[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(8));

-- Location: LCCOMB_X14_Y19_N20
\inst2|nios2_qsys_0|M_mul_partial_prod[6]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[6]~feeder_combout\);

-- Location: FF_X14_Y19_N21
\inst2|nios2_qsys_0|M_mul_partial_prod[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[6]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(6));

-- Location: FF_X14_Y19_N1
\inst2|nios2_qsys_0|M_mul_partial_prod[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(4));

-- Location: LCCOMB_X18_Y19_N6
\inst2|nios2_qsys_0|M_mul_result[3]~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(3),
	datab => \inst2|nios2_qsys_0|M_mul_result\(3),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[2]~37\,
	combout => \inst2|nios2_qsys_0|M_mul_result[3]~38_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[3]~39\);

-- Location: LCCOMB_X18_Y19_N8
\inst2|nios2_qsys_0|M_mul_result[4]~40\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(4),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(4),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[3]~39\,
	combout => \inst2|nios2_qsys_0|M_mul_result[4]~40_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[4]~41\);

-- Location: LCCOMB_X18_Y19_N10
\inst2|nios2_qsys_0|M_mul_result[5]~42\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(5),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(5),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[4]~41\,
	combout => \inst2|nios2_qsys_0|M_mul_result[5]~42_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[5]~43\);

-- Location: LCCOMB_X18_Y19_N14
\inst2|nios2_qsys_0|M_mul_result[7]~46\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(7),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(7),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[6]~45\,
	combout => \inst2|nios2_qsys_0|M_mul_result[7]~46_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[7]~47\);

-- Location: LCCOMB_X18_Y19_N18
\inst2|nios2_qsys_0|M_mul_result[9]~50\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(9),
	datab => \inst2|nios2_qsys_0|M_mul_result\(9),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[8]~49\,
	combout => \inst2|nios2_qsys_0|M_mul_result[9]~50_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[9]~51\);

-- Location: FF_X14_Y19_N19
\inst2|nios2_qsys_0|M_mul_partial_prod[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(9));

-- Location: FF_X18_Y19_N19
\inst2|nios2_qsys_0|M_mul_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[9]~50_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(9));

-- Location: LCCOMB_X18_Y19_N20
\inst2|nios2_qsys_0|M_mul_result[10]~52\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(10),
	datab => \inst2|nios2_qsys_0|M_mul_result\(10),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[9]~51\,
	combout => \inst2|nios2_qsys_0|M_mul_result[10]~52_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[10]~53\);

-- Location: LCCOMB_X14_Y19_N24
\inst2|nios2_qsys_0|M_mul_partial_prod[10]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[10]~feeder_combout\);

-- Location: FF_X14_Y19_N25
\inst2|nios2_qsys_0|M_mul_partial_prod[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[10]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(10));

-- Location: FF_X18_Y19_N21
\inst2|nios2_qsys_0|M_mul_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[10]~52_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(10));

-- Location: LCCOMB_X18_Y19_N24
\inst2|nios2_qsys_0|M_mul_result[12]~56\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(12),
	datab => \inst2|nios2_qsys_0|M_mul_result\(12),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[11]~55\,
	combout => \inst2|nios2_qsys_0|M_mul_result[12]~56_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[12]~57\);

-- Location: FF_X14_Y19_N29
\inst2|nios2_qsys_0|M_mul_partial_prod[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(12));

-- Location: FF_X18_Y19_N25
\inst2|nios2_qsys_0|M_mul_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[12]~56_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(12));

-- Location: LCCOMB_X18_Y19_N26
\inst2|nios2_qsys_0|M_mul_result[13]~58\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(13),
	datab => \inst2|nios2_qsys_0|M_mul_result\(13),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[12]~57\,
	combout => \inst2|nios2_qsys_0|M_mul_result[13]~58_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[13]~59\);

-- Location: LCCOMB_X14_Y19_N10
\inst2|nios2_qsys_0|M_mul_partial_prod[13]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[13]~feeder_combout\);

-- Location: FF_X14_Y19_N11
\inst2|nios2_qsys_0|M_mul_partial_prod[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[13]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(13));

-- Location: FF_X18_Y19_N27
\inst2|nios2_qsys_0|M_mul_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[13]~58_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(13));

-- Location: LCCOMB_X18_Y19_N28
\inst2|nios2_qsys_0|M_mul_result[14]~60\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(14),
	datab => \inst2|nios2_qsys_0|M_mul_result\(14),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[13]~59\,
	combout => \inst2|nios2_qsys_0|M_mul_result[14]~60_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[14]~61\);

-- Location: LCCOMB_X14_Y19_N8
\inst2|nios2_qsys_0|M_mul_partial_prod[14]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[14]~feeder_combout\);

-- Location: FF_X14_Y19_N9
\inst2|nios2_qsys_0|M_mul_partial_prod[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[14]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(14));

-- Location: FF_X18_Y19_N29
\inst2|nios2_qsys_0|M_mul_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[14]~60_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(14));

-- Location: LCCOMB_X24_Y19_N20
\inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(14),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~18_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_result\(14),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[14]~19_combout\);

-- Location: FF_X29_Y19_N25
\inst2|nios2_qsys_0|W_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(9));

-- Location: LCCOMB_X29_Y19_N12
\inst2|nios2_qsys_0|E_src1_prelim[9]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst2|nios2_qsys_0|W_wr_data\(9),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[9]~10_combout\);

-- Location: FF_X29_Y19_N13
\inst2|nios2_qsys_0|E_src1_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[9]~10_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(9));

-- Location: LCCOMB_X29_Y19_N4
\inst2|nios2_qsys_0|M_mul_src1_nxt[9]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(9),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[9]~9_combout\);

-- Location: FF_X14_Y18_N3
\inst2|nios2_qsys_0|M_mul_partial_prod[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[17]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(17));

-- Location: FF_X14_Y18_N1
\inst2|nios2_qsys_0|M_mul_partial_prod[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[16]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(16));

-- Location: LCCOMB_X18_Y19_N30
\inst2|nios2_qsys_0|M_mul_result[15]~62\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(15),
	datab => \inst2|nios2_qsys_0|M_mul_result\(15),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[14]~61\,
	combout => \inst2|nios2_qsys_0|M_mul_result[15]~62_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[15]~63\);

-- Location: FF_X14_Y19_N31
\inst2|nios2_qsys_0|M_mul_partial_prod[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(15));

-- Location: FF_X18_Y19_N31
\inst2|nios2_qsys_0|M_mul_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[15]~62_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(15));

-- Location: LCCOMB_X18_Y18_N2
\inst2|nios2_qsys_0|M_mul_result[17]~66\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(17),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(17),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[16]~65\,
	combout => \inst2|nios2_qsys_0|M_mul_result[17]~66_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[17]~67\);

-- Location: FF_X18_Y18_N3
\inst2|nios2_qsys_0|M_mul_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[17]~66_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(17),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(17));

-- Location: LCCOMB_X26_Y18_N14
\inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~60_combout\,
	datab => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(17),
	datac => \inst2|nios2_qsys_0|M_mul_result\(17),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61_combout\);

-- Location: LCCOMB_X21_Y20_N14
\inst2|nios2_qsys_0|E_src2_prelim[17]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(17),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[17]~17_combout\);

-- Location: FF_X21_Y20_N15
\inst2|nios2_qsys_0|E_src2_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[17]~17_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(17));

-- Location: LCCOMB_X25_Y20_N28
\inst2|nios2_qsys_0|M_st_data[17]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[17]~61_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(17),
	combout => \inst2|nios2_qsys_0|M_st_data[17]~10_combout\);

-- Location: LCCOMB_X26_Y17_N2
\inst2|nios2_qsys_0|D_src2_imm[17]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(7),
	datab => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[17]~30_combout\);

-- Location: FF_X26_Y17_N3
\inst2|nios2_qsys_0|E_src2_imm[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[17]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(17));

-- Location: LCCOMB_X25_Y20_N20
\inst2|nios2_qsys_0|Add8|auto_generated|_~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_st_data[17]~10_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(17),
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~29_combout\);

-- Location: LCCOMB_X26_Y20_N16
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[17]~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~30_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[16]~33\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[17]~34_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X26_Y20_N20
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[19]~38\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~28_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[18]~37\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[19]~38_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X26_Y20_N28
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[23]~46\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~24_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[22]~45\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[23]~46_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X25_Y21_N28
\inst2|nios2_qsys_0|E_alu_result[22]~61\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_alu_result[22]~60_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[23]~46_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[22]~61_combout\);

-- Location: FF_X25_Y21_N29
\inst2|nios2_qsys_0|M_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[22]~61_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(22));

-- Location: LCCOMB_X25_Y21_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~50\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(22),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_alu_result\(22),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~50_combout\);

-- Location: FF_X14_Y18_N11
\inst2|nios2_qsys_0|M_mul_partial_prod[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[21]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(21));

-- Location: FF_X14_Y18_N9
\inst2|nios2_qsys_0|M_mul_partial_prod[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[20]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(20));

-- Location: FF_X14_Y18_N5
\inst2|nios2_qsys_0|M_mul_partial_prod[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[18]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(18));

-- Location: LCCOMB_X18_Y18_N4
\inst2|nios2_qsys_0|M_mul_result[18]~68\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(18),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(18),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[17]~67\,
	combout => \inst2|nios2_qsys_0|M_mul_result[18]~68_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[18]~69\);

-- Location: LCCOMB_X18_Y18_N6
\inst2|nios2_qsys_0|M_mul_result[19]~70\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(19),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(19),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[18]~69\,
	combout => \inst2|nios2_qsys_0|M_mul_result[19]~70_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[19]~71\);

-- Location: LCCOMB_X18_Y18_N12
\inst2|nios2_qsys_0|M_mul_result[22]~76\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(22),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(22),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[21]~75\,
	combout => \inst2|nios2_qsys_0|M_mul_result[22]~76_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[22]~77\);

-- Location: FF_X18_Y18_N13
\inst2|nios2_qsys_0|M_mul_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[22]~76_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(22),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(22));

-- Location: LCCOMB_X25_Y21_N16
\inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result\(22),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~50_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_result\(22),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51_combout\);

-- Location: FF_X25_Y21_N17
\inst2|nios2_qsys_0|W_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(22));

-- Location: LCCOMB_X21_Y20_N22
\inst2|nios2_qsys_0|E_src2_prelim[22]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(22),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[22]~22_combout\);

-- Location: FF_X21_Y20_N23
\inst2|nios2_qsys_0|E_src2_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[22]~22_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(22));

-- Location: LCCOMB_X27_Y18_N0
\inst2|nios2_qsys_0|M_st_data[22]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(22),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[22]~51_combout\,
	combout => \inst2|nios2_qsys_0|M_st_data[22]~15_combout\);

-- Location: FF_X27_Y18_N1
\inst2|nios2_qsys_0|M_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[22]~15_combout\,
	asdata => \inst2|nios2_qsys_0|M_st_data[14]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(22));

-- Location: LCCOMB_X32_Y23_N2
\inst2|cmd_xbar_mux|src_payload~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~13_combout\ = (\inst2|nios2_qsys_0|M_st_data\(22) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(22),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X32_Y23_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(22));

-- Location: LCCOMB_X34_Y22_N2
\inst2|cmd_xbar_mux|src_payload~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~9_combout\ = (\inst2|nios2_qsys_0|M_st_data\(23) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(23),
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X34_Y22_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(23));

-- Location: LCCOMB_X34_Y22_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(23),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(23),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~7_combout\);

-- Location: LCCOMB_X34_Y22_N6
\inst2|cmd_xbar_mux|src_data[34]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(34) = (\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|nios2_qsys_0|M_mem_byte_en\(2) & \inst2|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mem_byte_en\(2),
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|cmd_xbar_mux|saved_grant\(0),
	combout => \inst2|cmd_xbar_mux|src_data\(34));

-- Location: FF_X34_Y22_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X34_Y22_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable\(2),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X33_Y24_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"601894240313C88A2A2F0C8F097509342C4E7E88DB4F335860C44D32B5072CC5D178D49173B2D2C7F7487578770A1407A2A660A8C6126BB4DAE144B0F1AEAA54",
	mem_init1 => X"9D134467303DD60A2F16C30AD63015BC320C1CC7C2C573109E0742B2C907A212908C22670605C6201B98B03015851E664372ECB2D44F2287005460ECEC652CBB1F2AD6194D164D03A8922AA1384900BC58859CA2D6A8BDF0E66E2580E4E451456AD4350DD4E262F12068934D0496086529D81CF50B0C9526038944D2D00AA24B07F070D992CE062F5FC5E0C1D43A8F652204E9E5A0457E765F221FCA73A8D0D21C47949D2F11E370BEBC2997576BD2A369E48867315683D43394A2A75702D3E6903B61883137050CC5E2488828165B06538EC249A104186D3E846E931BC91E1025A64741F3E0B46EA97BAF5560D450A9C6642BBCCD8341D880F0C619024242D4",
	mem_init0 => X"68A42E3A55115563374050DEEC378808A7709B50D420363E5B24E2F049220D0DB84D881152296A7E1F8791E3D582F43074051F4444624884AED31D0793E736C08132445D28D7C6D4701C4C6507BD926B6043EC20D807295DAD22884908E4730C4F64A061647E14298C1AC4B6FAC070873FBB946070B3B4047257A608AB43FAE120EE621D0544E08AC05CE61E268DEA3289DD0A4E52394F8C81F9917ACB0896008447CB8CAE480C2E0F2D62508C66234D2FC901E24169B812693B5565243205B66B4D391D01C79A90CA7B04834089C6EA9456744828858F475135D28B273DDFA4D288D056BA3F8F95EA35982D50016D14D2ED77E91924314A15150CF359391203",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_nios2_qsys_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_nios2_oci:the_cpu_ASK2_nios2_qsys_0_nios2_oci|cpu_ASK2_nios2_qsys_0_nios2_ocimem:the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram_module:cpu_ASK2_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ld81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_en~combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y25_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X34_Y25_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~23_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X32_Y23_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(22),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~11_combout\);

-- Location: LCCOMB_X34_Y24_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(24),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X34_Y24_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X34_Y22_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(21),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~15_combout\);

-- Location: LCCOMB_X32_Y24_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~4_combout\);

-- Location: FF_X32_Y24_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(23));

-- Location: LCCOMB_X30_Y20_N2
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(23),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\);

-- Location: FF_X30_Y20_N3
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X30_Y20_N20
\inst2|rsp_xbar_mux|src_data[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(23) = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23)) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23))))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst2|rsp_xbar_mux|src_data\(23));

-- Location: FF_X30_Y20_N21
\inst2|nios2_qsys_0|i_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(23),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(23));

-- Location: LCCOMB_X30_Y18_N24
\inst2|rsp_xbar_mux|src_data[24]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(24) = (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- \inst2|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24) & (\inst2|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data\(24));

-- Location: FF_X30_Y18_N25
\inst2|nios2_qsys_0|i_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(24),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(24));

-- Location: LCCOMB_X34_Y22_N16
\inst2|cmd_xbar_mux_001|src_payload~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~23_combout\ = (\inst2|nios2_qsys_0|M_st_data\(27) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(27),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X32_Y19_N12
\inst2|cmd_xbar_mux_001|src_payload~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~19_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(28),
	combout => \inst2|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: M9K_X33_Y19_N0
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y18_N18
\inst2|rsp_xbar_mux|src_data[25]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(25) = (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & (((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & \inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data\(25));

-- Location: FF_X30_Y18_N19
\inst2|nios2_qsys_0|i_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(25),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(25));

-- Location: LCCOMB_X34_Y24_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~26_combout\);

-- Location: FF_X34_Y24_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(26));

-- Location: LCCOMB_X34_Y24_N4
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(26),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\);

-- Location: FF_X34_Y24_N5
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X30_Y17_N24
\inst2|rsp_xbar_mux|src_data[26]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(26) = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26)) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26))))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst2|rsp_xbar_mux|src_data\(26));

-- Location: FF_X30_Y17_N25
\inst2|nios2_qsys_0|i_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(26),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(26));

-- Location: LCCOMB_X24_Y21_N26
\inst2|nios2_qsys_0|E_src2_prelim[20]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(20),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[20]~20_combout\);

-- Location: FF_X24_Y21_N27
\inst2|nios2_qsys_0|E_src2_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[20]~20_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(20));

-- Location: LCCOMB_X27_Y18_N12
\inst2|nios2_qsys_0|M_st_data[20]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(20),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[20]~55_combout\,
	combout => \inst2|nios2_qsys_0|M_st_data[20]~13_combout\);

-- Location: FF_X27_Y18_N13
\inst2|nios2_qsys_0|M_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[20]~13_combout\,
	asdata => \inst2|nios2_qsys_0|M_st_data[12]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(20));

-- Location: LCCOMB_X34_Y21_N16
\inst2|cmd_xbar_mux|src_payload~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~21_combout\ = (\inst2|nios2_qsys_0|M_st_data\(20) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(20),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X34_Y21_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(20));

-- Location: LCCOMB_X37_Y24_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X37_Y24_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X34_Y24_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(23),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X34_Y24_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X34_Y21_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(20),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(20),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~19_combout\);

-- Location: LCCOMB_X34_Y24_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~16_combout\);

-- Location: FF_X34_Y24_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(20));

-- Location: FF_X30_Y21_N29
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(20),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X34_Y21_N8
\inst2|cmd_xbar_mux_001|src_payload~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~17_combout\ = (\inst2|nios2_qsys_0|M_st_data\(20) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(20),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: M9K_X33_Y21_N0
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y21_N8
\inst2|rsp_xbar_mux|src_data[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(20) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20)) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20))))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst2|rsp_xbar_mux|src_data\(20));

-- Location: FF_X30_Y21_N9
\inst2|nios2_qsys_0|i_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(20),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(20));

-- Location: M9K_X22_Y16_N0
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_nios2_qsys_0:nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data_module:cpu_ASK2_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	portbre => \inst2|nios2_qsys_0|W_stall~combout\,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\,
	ena1 => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y16_N12
\inst2|nios2_qsys_0|F_iw[19]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst2|nios2_qsys_0|F_iw[19]~29_combout\);

-- Location: FF_X25_Y16_N13
\inst2|nios2_qsys_0|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[19]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(19));

-- Location: LCCOMB_X24_Y17_N18
\inst2|nios2_qsys_0|D_src2_imm[13]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(19),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[13]~9_combout\);

-- Location: FF_X24_Y17_N19
\inst2|nios2_qsys_0|E_src2_imm[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[13]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(13));

-- Location: LCCOMB_X24_Y18_N30
\inst2|nios2_qsys_0|M_mul_src2[13]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_stw_data[13]~1_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(13),
	combout => \inst2|nios2_qsys_0|M_mul_src2[13]~13_combout\);

-- Location: LCCOMB_X23_Y21_N26
\inst2|nios2_qsys_0|Add8|auto_generated|_~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_mul_src2[13]~13_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~9_combout\);

-- Location: LCCOMB_X26_Y19_N30
\inst2|nios2_qsys_0|E_src1[12]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(12),
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\,
	combout => \inst2|nios2_qsys_0|E_src1[12]~10_combout\);

-- Location: LCCOMB_X27_Y20_N20
\inst2|nios2_qsys_0|Add8|auto_generated|_~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[11]~11_combout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~11_combout\);

-- Location: LCCOMB_X26_Y21_N0
\inst2|nios2_qsys_0|Add8|auto_generated|_~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~3_combout\);

-- Location: LCCOMB_X26_Y21_N2
\inst2|nios2_qsys_0|Add8|auto_generated|_~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~4_combout\);

-- Location: LCCOMB_X26_Y21_N14
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	datad => VCC,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X26_Y21_N16
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[0]~7_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~7_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[0]~1_cout\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X26_Y21_N18
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~6_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[1]~6_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~3\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X26_Y21_N20
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[3]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~5_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[2]~5_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~5\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[3]~6_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X26_Y21_N22
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[4]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[3]~4_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~4_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[3]~7\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[4]~8_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X26_Y21_N24
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[5]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[4]~3_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~3_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[4]~9\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[5]~10_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X26_Y21_N26
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[6]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~2_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[5]~2_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[5]~11\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[6]~12_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X26_Y21_N28
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[7]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[6]~1_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[6]~13\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[7]~14_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X26_Y20_N0
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[9]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~14_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[8]~14_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[8]~17\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[9]~18_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X26_Y20_N2
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[10]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~13_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[9]~13_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[9]~19\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[10]~20_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X26_Y20_N4
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[11]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~12_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[10]~12_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[10]~21\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[11]~22_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X26_Y20_N6
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[12]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[11]~11_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~11_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[11]~23\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[12]~24_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X26_Y20_N8
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[13]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|_~10_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[12]~10_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[12]~25\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[13]~26_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X26_Y20_N10
\inst2|nios2_qsys_0|Add8|auto_generated|result_int[14]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[13]~9_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|_~9_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[13]~27\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[14]~28_combout\,
	cout => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X23_Y16_N28
\inst2|nios2_qsys_0|F_pc_plus_one[11]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_pc\(11),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[10]~21\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	cout => \inst2|nios2_qsys_0|F_pc_plus_one[11]~23\);

-- Location: FF_X23_Y16_N29
\inst2|nios2_qsys_0|D_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(11));

-- Location: LCCOMB_X26_Y16_N4
\inst2|nios2_qsys_0|Add1~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(19),
	datab => \inst2|nios2_qsys_0|D_pc_plus_one\(11),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|Add1~3\,
	combout => \inst2|nios2_qsys_0|Add1~4_combout\,
	cout => \inst2|nios2_qsys_0|Add1~5\);

-- Location: LCCOMB_X26_Y16_N24
\inst2|nios2_qsys_0|D_extra_pc[11]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(21),
	datab => \inst2|nios2_qsys_0|Add1~4_combout\,
	datac => \inst2|nios2_qsys_0|D_pc_plus_one\(11),
	datad => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst2|nios2_qsys_0|D_extra_pc[11]~4_combout\);

-- Location: FF_X26_Y16_N25
\inst2|nios2_qsys_0|E_extra_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[11]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(11));

-- Location: LCCOMB_X27_Y17_N12
\inst2|nios2_qsys_0|E_alu_result[13]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[14]~28_combout\,
	datad => \inst2|nios2_qsys_0|E_extra_pc\(11),
	combout => \inst2|nios2_qsys_0|E_alu_result[13]~13_combout\);

-- Location: LCCOMB_X27_Y17_N10
\inst2|nios2_qsys_0|E_alu_result[13]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[13]~14_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[13]~13_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[13]~15_combout\);

-- Location: FF_X27_Y17_N11
\inst2|nios2_qsys_0|M_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[13]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(13));

-- Location: LCCOMB_X31_Y24_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~13_combout\);

-- Location: FF_X31_Y24_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(13));

-- Location: FF_X30_Y20_N19
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X32_Y22_N4
\inst2|cmd_xbar_mux_001|src_data[33]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(33) = (\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_mem_byte_en\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(33));

-- Location: LCCOMB_X35_Y22_N14
\inst2|cmd_xbar_mux_001|src_payload~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~14_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(13),
	combout => \inst2|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: FF_X29_Y20_N13
\inst2|nios2_qsys_0|M_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[14]~1_combout\,
	asdata => \inst2|nios2_qsys_0|E_stw_data[14]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(14));

-- Location: LCCOMB_X32_Y23_N8
\inst2|cmd_xbar_mux_001|src_payload~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~10_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(14),
	combout => \inst2|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X29_Y20_N4
\inst2|cmd_xbar_mux_001|src_payload~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~6_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(15),
	combout => \inst2|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: M9K_X33_Y23_N0
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N18
\inst2|rsp_xbar_mux_001|src_payload~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~73_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13)) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst2|rsp_xbar_mux_001|src_payload~73_combout\);

-- Location: LCCOMB_X35_Y17_N28
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(7) & (\inst2|addr_router_001|Equal4~0_combout\ & (\inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(7),
	datab => \inst2|addr_router_001|Equal4~0_combout\,
	datac => \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	combout => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: LCCOMB_X35_Y17_N22
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\)))) # 
-- (!\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\,
	combout => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X35_Y17_N23
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X35_Y17_N26
\inst2|addr_router_001|Equal4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal4~1_combout\ = (\inst2|addr_router_001|Equal4~0_combout\ & !\inst2|nios2_qsys_0|M_alu_result\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|addr_router_001|Equal4~0_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|addr_router_001|Equal4~1_combout\);

-- Location: LCCOMB_X35_Y17_N18
\inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1_combout\ = (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst2|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|addr_router_001|Equal4~1_combout\,
	combout => \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X35_Y17_N12
\inst2|pio_i_max_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator|wait_latency_counter~2_combout\ = (!\inst2|pio_i_max_s1_translator|wait_latency_counter\(0) & \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_i_max_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \inst2|pio_i_max_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X35_Y17_N13
\inst2|pio_i_max_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X35_Y17_N20
\inst2|pio_i_max_s1_translator|wait_latency_counter~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator|wait_latency_counter~3_combout\ = (\inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1_combout\ & (\inst2|pio_i_max_s1_translator|wait_latency_counter\(1) $ (\inst2|pio_i_max_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \inst2|pio_i_max_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_i_max_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_i_max_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X35_Y17_N21
\inst2|pio_i_max_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X35_Y17_N16
\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst2|nios2_qsys_0|d_write~q\ & !\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X35_Y17_N4
\inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0_combout\ = (!\inst2|pio_i_max_s1_translator|wait_latency_counter\(1) & (\inst2|pio_i_max_s1_translator|wait_latency_counter\(0) $ (((\inst2|addr_router_001|Equal4~1_combout\ & 
-- \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|wait_latency_counter\(0),
	datab => \inst2|pio_i_max_s1_translator|wait_latency_counter\(1),
	datac => \inst2|addr_router_001|Equal4~1_combout\,
	datad => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X35_Y17_N8
\inst2|pio_i_max_s1_translator|read_latency_shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max_s1_translator|read_latency_shift_reg~1_combout\ = (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & (\inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst2|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datab => \inst2|pio_i_max_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|addr_router_001|Equal4~1_combout\,
	combout => \inst2|pio_i_max_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X35_Y17_N9
\inst2|pio_i_max_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0));

-- Location: IOIBUF_X0_Y10_N22
\ADC_SDO~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADC_SDO,
	o => \ADC_SDO~input_o\);

-- Location: LCCOMB_X34_Y12_N30
\inst1|state~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|state~15_combout\ = (\ADC_SDO~input_o\ & \inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_SDO~input_o\,
	datad => \inst3|n_RESET~q\,
	combout => \inst1|state~15_combout\);

-- Location: LCCOMB_X36_Y12_N18
\inst1|ST[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|ST[0]~5_combout\ = (\inst1|enable~q\ & (\inst1|ST\(0) $ (VCC))) # (!\inst1|enable~q\ & (\inst1|ST\(0) & VCC))
-- \inst1|ST[0]~6\ = CARRY((\inst1|enable~q\ & \inst1|ST\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|enable~q\,
	datab => \inst1|ST\(0),
	datad => VCC,
	combout => \inst1|ST[0]~5_combout\,
	cout => \inst1|ST[0]~6\);

-- Location: LCCOMB_X36_Y12_N0
\inst1|always4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|always4~0_combout\ = (\inst1|state.S5~q\) # (\inst1|state.S6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|state.S5~q\,
	datac => \inst1|state.S6~q\,
	combout => \inst1|always4~0_combout\);

-- Location: FF_X36_Y12_N1
\inst1|enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|enable~q\);

-- Location: LCCOMB_X36_Y12_N2
\inst1|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|always0~1_combout\ = (!\inst1|enable~q\) # (!\inst1|state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|state.000~q\,
	datad => \inst1|enable~q\,
	combout => \inst1|always0~1_combout\);

-- Location: FF_X36_Y12_N19
\inst1|ST[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|ST[0]~5_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	sclr => \inst1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ST\(0));

-- Location: LCCOMB_X36_Y12_N20
\inst1|ST[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|ST[1]~7_combout\ = (\inst1|ST\(1) & (!\inst1|ST[0]~6\)) # (!\inst1|ST\(1) & ((\inst1|ST[0]~6\) # (GND)))
-- \inst1|ST[1]~8\ = CARRY((!\inst1|ST[0]~6\) # (!\inst1|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ST\(1),
	datad => VCC,
	cin => \inst1|ST[0]~6\,
	combout => \inst1|ST[1]~7_combout\,
	cout => \inst1|ST[1]~8\);

-- Location: FF_X36_Y12_N21
\inst1|ST[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|ST[1]~7_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	sclr => \inst1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ST\(1));

-- Location: LCCOMB_X36_Y12_N22
\inst1|ST[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|ST[2]~9_combout\ = (\inst1|ST\(2) & (\inst1|ST[1]~8\ $ (GND))) # (!\inst1|ST\(2) & (!\inst1|ST[1]~8\ & VCC))
-- \inst1|ST[2]~10\ = CARRY((\inst1|ST\(2) & !\inst1|ST[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ST\(2),
	datad => VCC,
	cin => \inst1|ST[1]~8\,
	combout => \inst1|ST[2]~9_combout\,
	cout => \inst1|ST[2]~10\);

-- Location: LCCOMB_X36_Y12_N24
\inst1|ST[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|ST[3]~11_combout\ = (\inst1|ST\(3) & (!\inst1|ST[2]~10\)) # (!\inst1|ST\(3) & ((\inst1|ST[2]~10\) # (GND)))
-- \inst1|ST[3]~12\ = CARRY((!\inst1|ST[2]~10\) # (!\inst1|ST\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ST\(3),
	datad => VCC,
	cin => \inst1|ST[2]~10\,
	combout => \inst1|ST[3]~11_combout\,
	cout => \inst1|ST[3]~12\);

-- Location: FF_X36_Y12_N25
\inst1|ST[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|ST[3]~11_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	sclr => \inst1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ST\(3));

-- Location: LCCOMB_X36_Y12_N26
\inst1|ST[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|ST[4]~13_combout\ = \inst1|ST\(4) $ (!\inst1|ST[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|ST\(4),
	cin => \inst1|ST[3]~12\,
	combout => \inst1|ST[4]~13_combout\);

-- Location: FF_X36_Y12_N27
\inst1|ST[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|ST[4]~13_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	sclr => \inst1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ST\(4));

-- Location: FF_X36_Y12_N23
\inst1|ST[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|ST[2]~9_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	sclr => \inst1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|ST\(2));

-- Location: LCCOMB_X36_Y12_N4
\inst1|Selector0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|Selector0~0_combout\ = (\inst1|ST\(3) & (\inst1|ST\(2) & \inst1|ST\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|ST\(3),
	datac => \inst1|ST\(2),
	datad => \inst1|ST\(1),
	combout => \inst1|Selector0~0_combout\);

-- Location: LCCOMB_X35_Y12_N0
\inst1|Selector3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|Selector3~1_combout\ = (\inst1|Selector3~0_combout\) # ((\inst1|state.S6~q\ & ((!\inst1|Selector0~0_combout\) # (!\inst1|ST\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Selector3~0_combout\,
	datab => \inst1|ST\(4),
	datac => \inst1|state.S6~q\,
	datad => \inst1|Selector0~0_combout\,
	combout => \inst1|Selector3~1_combout\);

-- Location: FF_X35_Y12_N1
\inst1|state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|Selector3~1_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|state.S6~q\);

-- Location: LCCOMB_X35_Y12_N26
\inst1|state~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|state~13_combout\ = ((!\ADC_SDO~input_o\ & \inst1|state.S1~q\)) # (!\inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|n_RESET~q\,
	datab => \ADC_SDO~input_o\,
	datac => \inst1|state.S1~q\,
	combout => \inst1|state~13_combout\);

-- Location: LCCOMB_X35_Y12_N14
\inst1|state~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|state~14_combout\ = (!\inst1|state~13_combout\ & (((!\inst1|ST\(4)) # (!\inst1|state.S6~q\)) # (!\inst1|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Selector0~0_combout\,
	datab => \inst1|state.S6~q\,
	datac => \inst1|state~13_combout\,
	datad => \inst1|ST\(4),
	combout => \inst1|state~14_combout\);

-- Location: FF_X35_Y12_N15
\inst1|state.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|state~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|state.000~q\);

-- Location: LCCOMB_X35_Y12_N8
\inst1|state~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|state~16_combout\ = (!\inst1|state.000~q\ & \inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|state.000~q\,
	datac => \inst3|n_RESET~q\,
	combout => \inst1|state~16_combout\);

-- Location: FF_X35_Y12_N9
\inst1|state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|state~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|state.S1~q\);

-- Location: LCCOMB_X35_Y12_N20
\inst1|state~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|state~17_combout\ = (\inst3|n_RESET~q\ & (\ADC_SDO~input_o\ & \inst1|state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|n_RESET~q\,
	datab => \ADC_SDO~input_o\,
	datac => \inst1|state.S1~q\,
	combout => \inst1|state~17_combout\);

-- Location: FF_X35_Y12_N21
\inst1|state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|state.S2~q\);

-- Location: LCCOMB_X35_Y12_N28
\inst1|Selector1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|Selector1~0_combout\ = (\inst1|state.S2~q\) # ((!\ADC_SDO~input_o\ & \inst1|state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_SDO~input_o\,
	datac => \inst1|state.S3~q\,
	datad => \inst1|state.S2~q\,
	combout => \inst1|Selector1~0_combout\);

-- Location: FF_X35_Y12_N29
\inst1|state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|Selector1~0_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|state.S3~q\);

-- Location: LCCOMB_X35_Y12_N24
\inst1|state~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|state~12_combout\ = (\ADC_SDO~input_o\ & (\inst3|n_RESET~q\ & \inst1|state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_SDO~input_o\,
	datac => \inst3|n_RESET~q\,
	datad => \inst1|state.S3~q\,
	combout => \inst1|state~12_combout\);

-- Location: FF_X35_Y12_N25
\inst1|state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|state.S4~q\);

-- Location: LCCOMB_X35_Y12_N2
\inst1|Selector2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|Selector2~0_combout\ = (\inst1|state.S4~q\) # ((\inst1|LessThan0~0_combout\ & (\inst1|state.S5~q\ & !\inst1|ST\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|LessThan0~0_combout\,
	datab => \inst1|state.S4~q\,
	datac => \inst1|state.S5~q\,
	datad => \inst1|ST\(4),
	combout => \inst1|Selector2~0_combout\);

-- Location: FF_X35_Y12_N3
\inst1|state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|Selector2~0_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|state.S5~q\);

-- Location: LCCOMB_X35_Y12_N6
\inst1|SHIFT_REG_REC[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC[2]~1_combout\ = (\inst1|state.S5~q\) # (!\inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|n_RESET~q\,
	datad => \inst1|state.S5~q\,
	combout => \inst1|SHIFT_REG_REC[2]~1_combout\);

-- Location: FF_X34_Y12_N31
\inst1|SHIFT_REG_REC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|state~15_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(0));

-- Location: LCCOMB_X34_Y12_N28
\inst1|SHIFT_REG_REC~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~15_combout\ = (\inst1|SHIFT_REG_REC\(0) & \inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|SHIFT_REG_REC\(0),
	datad => \inst3|n_RESET~q\,
	combout => \inst1|SHIFT_REG_REC~15_combout\);

-- Location: FF_X34_Y12_N29
\inst1|SHIFT_REG_REC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~15_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(1));

-- Location: LCCOMB_X34_Y12_N26
\inst1|SHIFT_REG_REC~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~14_combout\ = (\inst3|n_RESET~q\ & \inst1|SHIFT_REG_REC\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|n_RESET~q\,
	datad => \inst1|SHIFT_REG_REC\(1),
	combout => \inst1|SHIFT_REG_REC~14_combout\);

-- Location: FF_X34_Y12_N27
\inst1|SHIFT_REG_REC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~14_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(2));

-- Location: LCCOMB_X34_Y12_N16
\inst1|SHIFT_REG_REC~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~13_combout\ = (\inst1|SHIFT_REG_REC\(2) & \inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|SHIFT_REG_REC\(2),
	datad => \inst3|n_RESET~q\,
	combout => \inst1|SHIFT_REG_REC~13_combout\);

-- Location: FF_X34_Y12_N17
\inst1|SHIFT_REG_REC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~13_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(3));

-- Location: LCCOMB_X34_Y12_N14
\inst1|SHIFT_REG_REC~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~12_combout\ = (\inst3|n_RESET~q\ & \inst1|SHIFT_REG_REC\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|n_RESET~q\,
	datad => \inst1|SHIFT_REG_REC\(3),
	combout => \inst1|SHIFT_REG_REC~12_combout\);

-- Location: FF_X34_Y12_N15
\inst1|SHIFT_REG_REC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~12_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(4));

-- Location: LCCOMB_X34_Y12_N4
\inst1|SHIFT_REG_REC~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~11_combout\ = (\inst1|SHIFT_REG_REC\(4) & \inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|SHIFT_REG_REC\(4),
	datad => \inst3|n_RESET~q\,
	combout => \inst1|SHIFT_REG_REC~11_combout\);

-- Location: FF_X34_Y12_N5
\inst1|SHIFT_REG_REC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~11_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(5));

-- Location: LCCOMB_X34_Y12_N2
\inst1|SHIFT_REG_REC~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~10_combout\ = (\inst1|SHIFT_REG_REC\(5) & \inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|SHIFT_REG_REC\(5),
	datad => \inst3|n_RESET~q\,
	combout => \inst1|SHIFT_REG_REC~10_combout\);

-- Location: FF_X34_Y12_N3
\inst1|SHIFT_REG_REC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~10_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(6));

-- Location: LCCOMB_X34_Y12_N24
\inst1|SHIFT_REG_REC~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~9_combout\ = (\inst3|n_RESET~q\ & \inst1|SHIFT_REG_REC\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|n_RESET~q\,
	datad => \inst1|SHIFT_REG_REC\(6),
	combout => \inst1|SHIFT_REG_REC~9_combout\);

-- Location: FF_X34_Y12_N25
\inst1|SHIFT_REG_REC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~9_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(7));

-- Location: LCCOMB_X34_Y12_N6
\inst1|SHIFT_REG_REC~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~8_combout\ = (\inst3|n_RESET~q\ & \inst1|SHIFT_REG_REC\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|n_RESET~q\,
	datad => \inst1|SHIFT_REG_REC\(7),
	combout => \inst1|SHIFT_REG_REC~8_combout\);

-- Location: FF_X34_Y12_N7
\inst1|SHIFT_REG_REC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~8_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(8));

-- Location: LCCOMB_X34_Y12_N12
\inst1|SHIFT_REG_REC~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~7_combout\ = (\inst3|n_RESET~q\ & \inst1|SHIFT_REG_REC\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|n_RESET~q\,
	datad => \inst1|SHIFT_REG_REC\(8),
	combout => \inst1|SHIFT_REG_REC~7_combout\);

-- Location: FF_X34_Y12_N13
\inst1|SHIFT_REG_REC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~7_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(9));

-- Location: LCCOMB_X34_Y12_N18
\inst1|SHIFT_REG_REC~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~6_combout\ = (\inst3|n_RESET~q\ & \inst1|SHIFT_REG_REC\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|n_RESET~q\,
	datad => \inst1|SHIFT_REG_REC\(9),
	combout => \inst1|SHIFT_REG_REC~6_combout\);

-- Location: FF_X34_Y12_N19
\inst1|SHIFT_REG_REC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~6_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(10));

-- Location: LCCOMB_X34_Y12_N0
\inst1|SHIFT_REG_REC~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~5_combout\ = (\inst3|n_RESET~q\ & \inst1|SHIFT_REG_REC\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|n_RESET~q\,
	datad => \inst1|SHIFT_REG_REC\(10),
	combout => \inst1|SHIFT_REG_REC~5_combout\);

-- Location: FF_X34_Y12_N1
\inst1|SHIFT_REG_REC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~5_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(11));

-- Location: LCCOMB_X34_Y12_N22
\inst1|SHIFT_REG_REC~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~4_combout\ = (\inst3|n_RESET~q\ & \inst1|SHIFT_REG_REC\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|n_RESET~q\,
	datad => \inst1|SHIFT_REG_REC\(11),
	combout => \inst1|SHIFT_REG_REC~4_combout\);

-- Location: FF_X34_Y12_N23
\inst1|SHIFT_REG_REC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~4_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(12));

-- Location: LCCOMB_X34_Y12_N20
\inst1|SHIFT_REG_REC~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~3_combout\ = (\inst1|SHIFT_REG_REC\(12) & \inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|SHIFT_REG_REC\(12),
	datad => \inst3|n_RESET~q\,
	combout => \inst1|SHIFT_REG_REC~3_combout\);

-- Location: FF_X34_Y12_N21
\inst1|SHIFT_REG_REC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~3_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(13));

-- Location: LCCOMB_X35_Y12_N12
\inst1|DATA_OUT_ADC[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[13]~feeder_combout\ = \inst1|SHIFT_REG_REC\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(13),
	combout => \inst1|DATA_OUT_ADC[13]~feeder_combout\);

-- Location: FF_X35_Y12_N13
\inst1|DATA_OUT_ADC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[13]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(13));

-- Location: LCCOMB_X34_Y14_N30
\inst2|pio_sdo_adc|read_mux_out[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(13) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(13),
	combout => \inst2|pio_sdo_adc|read_mux_out\(13));

-- Location: FF_X34_Y14_N31
\inst2|pio_sdo_adc|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(13),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(13));

-- Location: FF_X34_Y14_N15
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(13),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X35_Y19_N18
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~1_combout\) # 
-- ((\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~1_combout\,
	combout => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: FF_X35_Y19_N19
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X35_Y19_N26
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & 
-- ((\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X35_Y19_N27
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X37_Y19_N16
\inst2|addr_router_001|Equal3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal3~2_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(4) & !\inst2|nios2_qsys_0|M_alu_result\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(4),
	datad => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|addr_router_001|Equal3~2_combout\);

-- Location: LCCOMB_X35_Y19_N20
\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst2|addr_router_001|Equal5~0_combout\ & (!\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|addr_router_001|Equal2~1_combout\ & \inst2|addr_router_001|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal5~0_combout\,
	datab => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|addr_router_001|Equal2~1_combout\,
	datad => \inst2|addr_router_001|Equal3~2_combout\,
	combout => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X35_Y19_N24
\inst2|pio_sdo_adc_s1_translator|wait_latency_counter~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~2_combout\ = (\inst2|pio_sdo_adc_s1_translator|Add0~0_combout\ & (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- (!\inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\ & \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_sdo_adc_s1_translator|Add0~0_combout\,
	datab => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X35_Y19_N25
\inst2|pio_sdo_adc_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X35_Y19_N14
\inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(1) & (\inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(0) $ (((\inst2|nios2_qsys_0|d_write~q\ & 
-- \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(0),
	datab => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter\(1),
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X35_Y19_N8
\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~1_combout\ = (\inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\ & (\inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1_combout\,
	datab => \inst2|pio_sdo_adc_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|pio_sdo_adc_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X35_Y19_N9
\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X34_Y14_N14
\inst2|rsp_xbar_mux_001|src_payload~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~72_combout\ = (\inst2|pio_i_max_s1_translator|av_readdata_pre\(13) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(13) & 
-- \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_i_max_s1_translator|av_readdata_pre\(13) & (((\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(13) & \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|av_readdata_pre\(13),
	datab => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(13),
	datad => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~72_combout\);

-- Location: LCCOMB_X36_Y19_N8
\inst2|pio_angle_s1_translator|read_latency_shift_reg~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|read_latency_shift_reg~3_combout\ = (\inst2|pio_angle_s1_translator|read_latency_shift_reg~2_combout\ & (\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & (\inst2|nios2_qsys_0|d_read~q\ & 
-- !\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \inst2|pio_angle_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X36_Y19_N9
\inst2|pio_angle_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X35_Y11_N2
\inst2|pio_angle|data_dir[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[13]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(13),
	combout => \inst2|pio_angle|data_dir[13]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N2
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst2|pio_angle_s1_translator|read_latency_shift_reg~3_combout\) # ((\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst2|pio_angle_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X36_Y15_N3
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X36_Y15_N4
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # (\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X36_Y15_N5
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X36_Y15_N6
\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ = (\inst2|addr_router_001|Equal7~0_combout\ & (\inst2|nios2_qsys_0|M_alu_result\(4) & (!\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst2|nios2_qsys_0|M_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal7~0_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(4),
	datac => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\);

-- Location: LCCOMB_X36_Y15_N22
\inst2|pio_angle_s1_translator|wait_latency_counter~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|wait_latency_counter~0_combout\ = (!\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (!\inst2|pio_angle_s1_translator|wait_latency_counter\(0) & \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst2|pio_angle_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	combout => \inst2|pio_angle_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X36_Y15_N23
\inst2|pio_angle_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator|wait_latency_counter~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X36_Y15_N8
\inst2|pio_angle_s1_translator|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|Add0~0_combout\ = \inst2|pio_angle_s1_translator|wait_latency_counter\(1) $ (\inst2|pio_angle_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_angle_s1_translator|wait_latency_counter\(1),
	datac => \inst2|pio_angle_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_angle_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X36_Y15_N16
\inst2|pio_angle_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|wait_latency_counter~1_combout\ = (!\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (\inst2|pio_angle_s1_translator|Add0~0_combout\ & \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst2|pio_angle_s1_translator|Add0~0_combout\,
	datad => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	combout => \inst2|pio_angle_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X36_Y15_N17
\inst2|pio_angle_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X36_Y15_N14
\inst2|pio_res_nsoe|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe|always2~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_res_nsoe|always2~0_combout\);

-- Location: LCCOMB_X36_Y15_N20
\inst2|pio_angle|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|always2~0_combout\ = (!\inst2|pio_angle_s1_translator|wait_latency_counter\(0) & (!\inst2|pio_angle_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nsoe|always2~0_combout\ & 
-- \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|wait_latency_counter\(0),
	datab => \inst2|pio_angle_s1_translator|wait_latency_counter\(1),
	datac => \inst2|pio_res_nsoe|always2~0_combout\,
	datad => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	combout => \inst2|pio_angle|always2~0_combout\);

-- Location: FF_X35_Y11_N3
\inst2|pio_angle|data_dir[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[13]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(13));

-- Location: IOIBUF_X53_Y9_N22
\bidir_angle[13]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(13),
	o => \bidir_angle[13]~input_o\);

-- Location: LCCOMB_X35_Y11_N22
\inst2|pio_angle|read_mux_out[13]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[13]~7_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(13))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[13]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|pio_angle|data_dir\(13),
	datad => \bidir_angle[13]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[13]~7_combout\);

-- Location: FF_X35_Y11_N23
\inst2|pio_angle|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[13]~7_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(13));

-- Location: FF_X34_Y18_N7
\inst2|pio_angle_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(13),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X29_Y23_N20
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst2|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst2|jtag_uart_0|fifo_wr~q\ $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|fifo_wr~q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X29_Y23_N21
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X29_Y23_N22
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst2|jtag_uart_0|fifo_wr~q\)))))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & (\inst2|jtag_uart_0|fifo_wr~q\ $ 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|fifo_wr~q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X29_Y23_N23
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X29_Y23_N24
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst2|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst2|jtag_uart_0|fifo_wr~q\ $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|fifo_wr~q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X29_Y23_N25
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X29_Y23_N26
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst2|jtag_uart_0|fifo_wr~q\)))))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & (\inst2|jtag_uart_0|fifo_wr~q\ $ 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|fifo_wr~q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X29_Y23_N27
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X29_Y23_N28
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X29_Y23_N29
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X29_Y23_N2
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst2|jtag_uart_0|fifo_wr~q\ & (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|fifo_wr~q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X29_Y23_N12
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X29_Y23_N10
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst2|jtag_uart_0|r_val~0_combout\ & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & 
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|r_val~0_combout\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X29_Y23_N11
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X34_Y18_N0
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X34_Y18_N1
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X34_Y18_N6
\inst2|rsp_xbar_mux_001|src_payload~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~71_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_angle_s1_translator|av_readdata_pre\(13))))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_angle_s1_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|av_readdata_pre\(13),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst2|rsp_xbar_mux_001|src_payload~71_combout\);

-- Location: LCCOMB_X34_Y14_N16
\inst2|rsp_xbar_mux_001|src_payload~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~74_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~70_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~73_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~72_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~70_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~73_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~72_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~71_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~74_combout\);

-- Location: FF_X34_Y14_N17
\inst2|nios2_qsys_0|d_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~74_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(13));

-- Location: LCCOMB_X30_Y17_N16
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(29),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(13),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14_combout\);

-- Location: LCCOMB_X26_Y18_N20
\inst2|nios2_qsys_0|av_fill_bit\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datac => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	combout => \inst2|nios2_qsys_0|av_fill_bit~combout\);

-- Location: FF_X29_Y17_N3
\inst2|nios2_qsys_0|M_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_iw\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(3));

-- Location: LCCOMB_X29_Y17_N24
\inst2|nios2_qsys_0|Equal2~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_iw\(4),
	datad => \inst2|nios2_qsys_0|M_iw\(3),
	combout => \inst2|nios2_qsys_0|Equal2~0_combout\);

-- Location: FF_X30_Y17_N17
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14_combout\,
	asdata => \inst2|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(13));

-- Location: LCCOMB_X30_Y17_N4
\inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(13),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(13),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~20_combout\);

-- Location: LCCOMB_X26_Y22_N0
\inst2|nios2_qsys_0|Mn_rot_step2[29]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_step1\(29),
	datab => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(25),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[29]~29_combout\);

-- Location: LCCOMB_X27_Y21_N30
\inst2|nios2_qsys_0|M_rot_step1[17]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	datab => \inst2|nios2_qsys_0|Add12~1_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[17]~20_combout\);

-- Location: LCCOMB_X27_Y22_N16
\inst2|nios2_qsys_0|M_rot_step1[15]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[15]~15_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[14]~8_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[15]~29_combout\);

-- Location: FF_X27_Y21_N31
\inst2|nios2_qsys_0|M_rot_step1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[17]~20_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[15]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(17));

-- Location: LCCOMB_X26_Y22_N8
\inst2|nios2_qsys_0|Mn_rot_step2[21]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_step1\(21),
	datab => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(17),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[21]~13_combout\);

-- Location: FF_X26_Y22_N1
\inst2|nios2_qsys_0|Mn_rot_step2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[29]~29_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[21]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(29));

-- Location: LCCOMB_X24_Y23_N28
\inst2|nios2_qsys_0|M2_rot~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(13),
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(29),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst2|nios2_qsys_0|M2_rot~9_combout\);

-- Location: FF_X24_Y23_N29
\inst2|nios2_qsys_0|M2_rot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(13));

-- Location: LCCOMB_X24_Y23_N6
\inst2|nios2_qsys_0|M_shift_rot_result~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_mask\(5),
	datac => \inst2|nios2_qsys_0|M_rot_pass1~q\,
	datad => \inst2|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~18_combout\);

-- Location: LCCOMB_X24_Y23_N26
\inst2|nios2_qsys_0|M_shift_rot_result~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M2_rot\(13),
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~18_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~19_combout\);

-- Location: FF_X24_Y23_N27
\inst2|nios2_qsys_0|M_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(13));

-- Location: LCCOMB_X23_Y21_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(13),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~20_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(13),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\);

-- Location: LCCOMB_X25_Y21_N10
\inst2|nios2_qsys_0|E_src1_prelim[19]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(19),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[19]~19_combout\);

-- Location: FF_X25_Y21_N11
\inst2|nios2_qsys_0|E_src1_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[19]~19_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(19));

-- Location: LCCOMB_X20_Y21_N18
\inst2|nios2_qsys_0|M_mul_src1[19]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57_combout\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(19),
	combout => \inst2|nios2_qsys_0|M_mul_src1[19]~3_combout\);

-- Location: LCCOMB_X27_Y21_N26
\inst2|nios2_qsys_0|M_rot_step1[20]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[20]~3_combout\);

-- Location: FF_X27_Y21_N25
\inst2|nios2_qsys_0|M_rot_step1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[22]~14_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[20]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(22));

-- Location: LCCOMB_X27_Y23_N20
\inst2|nios2_qsys_0|Mn_rot_step2[26]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(22),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(26),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[26]~23_combout\);

-- Location: LCCOMB_X27_Y23_N4
\inst2|nios2_qsys_0|Mn_rot_step2[18]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(14),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(18),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[18]~7_combout\);

-- Location: FF_X27_Y23_N21
\inst2|nios2_qsys_0|Mn_rot_step2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[26]~23_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[18]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(26));

-- Location: FF_X27_Y22_N19
\inst2|nios2_qsys_0|M_rot_step1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[10]~9_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[8]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(10));

-- Location: LCCOMB_X27_Y23_N30
\inst2|nios2_qsys_0|Mn_rot_step2[10]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(10),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(6),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[10]~22_combout\);

-- Location: LCCOMB_X27_Y23_N22
\inst2|nios2_qsys_0|Mn_rot_step2[2]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(30),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(2),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[2]~6_combout\);

-- Location: FF_X27_Y23_N31
\inst2|nios2_qsys_0|Mn_rot_step2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[10]~22_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[2]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(10));

-- Location: LCCOMB_X27_Y23_N10
\inst2|nios2_qsys_0|M2_rot~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(26),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(10),
	combout => \inst2|nios2_qsys_0|M2_rot~20_combout\);

-- Location: FF_X27_Y23_N11
\inst2|nios2_qsys_0|M2_rot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(26));

-- Location: LCCOMB_X27_Y23_N24
\inst2|nios2_qsys_0|M_shift_rot_result~41\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result~40_combout\,
	datad => \inst2|nios2_qsys_0|M2_rot\(26),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~41_combout\);

-- Location: FF_X27_Y23_N25
\inst2|nios2_qsys_0|M_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~41_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(26));

-- Location: LCCOMB_X23_Y19_N24
\inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~42_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_result\(26),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(26),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\);

-- Location: FF_X23_Y19_N25
\inst2|nios2_qsys_0|W_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(26));

-- Location: LCCOMB_X23_Y19_N22
\inst2|nios2_qsys_0|E_src2_prelim[26]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(26),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[26]~26_combout\);

-- Location: FF_X23_Y19_N23
\inst2|nios2_qsys_0|E_src2_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[26]~26_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(26));

-- Location: LCCOMB_X23_Y19_N6
\inst2|nios2_qsys_0|E_st_data[26]~46\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[26]~46_combout\);

-- Location: LCCOMB_X23_Y19_N12
\inst2|nios2_qsys_0|E_st_data[26]~35\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_st_data[26]~34_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(4),
	datac => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_st_data[26]~46_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[26]~35_combout\);

-- Location: LCCOMB_X23_Y19_N30
\inst2|nios2_qsys_0|E_st_data[26]~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[26]~43_combout\,
	datab => \inst2|nios2_qsys_0|E_iw\(4),
	datac => \inst2|nios2_qsys_0|E_src2_prelim\(26),
	datad => \inst2|nios2_qsys_0|E_st_data[26]~35_combout\,
	combout => \inst2|nios2_qsys_0|E_st_data[26]~36_combout\);

-- Location: FF_X23_Y19_N31
\inst2|nios2_qsys_0|M_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_st_data[26]~36_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(26));

-- Location: LCCOMB_X32_Y19_N6
\inst2|cmd_xbar_mux_001|src_payload~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~27_combout\ = (\inst2|nios2_qsys_0|M_st_data\(26) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(26),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X30_Y18_N20
\inst2|rsp_xbar_mux|src_data[28]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(28) = (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28))))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28) & (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst2|rsp_xbar_mux|src_data\(28));

-- Location: FF_X30_Y18_N21
\inst2|nios2_qsys_0|i_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(28),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(28));

-- Location: LCCOMB_X30_Y17_N20
\inst2|rsp_xbar_mux|src_data[29]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(29) = (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29) & (((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) & \inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(29),
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data\(29));

-- Location: FF_X30_Y17_N21
\inst2|nios2_qsys_0|i_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(29),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(29));

-- Location: LCCOMB_X30_Y18_N14
\inst2|rsp_xbar_mux|src_data[30]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(30) = (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \inst2|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30) & (\inst2|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(30),
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data\(30));

-- Location: FF_X30_Y18_N15
\inst2|nios2_qsys_0|i_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(30),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(30));

-- Location: LCCOMB_X30_Y20_N4
\inst2|rsp_xbar_mux|src_data[31]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(31) = (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data\(31));

-- Location: FF_X30_Y20_N5
\inst2|nios2_qsys_0|i_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(31),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(31));

-- Location: LCCOMB_X25_Y16_N22
\inst2|nios2_qsys_0|F_iw[7]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[7]~26_combout\);

-- Location: FF_X25_Y16_N23
\inst2|nios2_qsys_0|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[7]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(7));

-- Location: LCCOMB_X24_Y17_N4
\inst2|nios2_qsys_0|D_src2_imm[1]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(7),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[1]~6_combout\);

-- Location: FF_X24_Y17_N5
\inst2|nios2_qsys_0|E_src2_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[1]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(1));

-- Location: LCCOMB_X24_Y20_N30
\inst2|nios2_qsys_0|M_mul_src2[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_st_data[9]~6_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(1),
	combout => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\);

-- Location: LCCOMB_X25_Y23_N6
\inst2|nios2_qsys_0|E_rot_mask[5]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst2|nios2_qsys_0|E_rot_mask[5]~3_combout\);

-- Location: FF_X25_Y23_N7
\inst2|nios2_qsys_0|M_rot_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_mask[5]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_mask\(5));

-- Location: LCCOMB_X25_Y23_N28
\inst2|nios2_qsys_0|M_shift_rot_result~50\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_pass2~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(5),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~50_combout\);

-- Location: LCCOMB_X25_Y21_N20
\inst2|nios2_qsys_0|M_shift_rot_result~51\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M2_rot\(21),
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~50_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~51_combout\);

-- Location: FF_X25_Y21_N21
\inst2|nios2_qsys_0|M_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~51_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(21));

-- Location: LCCOMB_X25_Y21_N8
\inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~52\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(21),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(21),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~52_combout\);

-- Location: LCCOMB_X25_Y21_N2
\inst2|nios2_qsys_0|av_ld_byte2_data[5]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(21),
	datab => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datad => \inst2|nios2_qsys_0|M_iw\(4),
	combout => \inst2|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\);

-- Location: FF_X25_Y21_N3
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte2_data[5]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(21));

-- Location: LCCOMB_X25_Y21_N18
\inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(21),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~52_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(21),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53_combout\);

-- Location: FF_X25_Y21_N19
\inst2|nios2_qsys_0|W_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(21));

-- Location: LCCOMB_X21_Y20_N8
\inst2|nios2_qsys_0|E_src2_prelim[21]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(21),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[21]~21_combout\);

-- Location: FF_X21_Y20_N9
\inst2|nios2_qsys_0|E_src2_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[21]~21_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(21));

-- Location: LCCOMB_X27_Y18_N26
\inst2|nios2_qsys_0|M_st_data[21]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[21]~53_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(21),
	combout => \inst2|nios2_qsys_0|M_st_data[21]~14_combout\);

-- Location: FF_X27_Y18_N27
\inst2|nios2_qsys_0|M_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[21]~14_combout\,
	asdata => \inst2|nios2_qsys_0|M_st_data[13]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(21));

-- Location: LCCOMB_X34_Y22_N14
\inst2|cmd_xbar_mux_001|src_payload~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~13_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(21),
	combout => \inst2|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X30_Y22_N30
\inst2|rsp_xbar_mux|src_data[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(22) = (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22))))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22) & (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(22),
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst2|rsp_xbar_mux|src_data\(22));

-- Location: FF_X30_Y22_N31
\inst2|nios2_qsys_0|i_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(22),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(22));

-- Location: LCCOMB_X23_Y20_N26
\inst2|nios2_qsys_0|E_src2_prelim[6]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst2|nios2_qsys_0|W_wr_data\(6),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[6]~7_combout\);

-- Location: FF_X23_Y20_N27
\inst2|nios2_qsys_0|E_src2_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[6]~7_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(6));

-- Location: LCCOMB_X29_Y20_N12
\inst2|nios2_qsys_0|M_st_data[14]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(6),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\,
	combout => \inst2|nios2_qsys_0|M_st_data[14]~1_combout\);

-- Location: FF_X32_Y19_N19
\inst2|nios2_qsys_0|M_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data[14]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(6));

-- Location: LCCOMB_X32_Y19_N18
\inst2|cmd_xbar_mux_001|src_payload~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~8_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(6),
	combout => \inst2|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: FF_X32_Y19_N17
\inst2|nios2_qsys_0|M_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data[15]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(7));

-- Location: LCCOMB_X32_Y19_N16
\inst2|cmd_xbar_mux_001|src_payload~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~4_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(7),
	combout => \inst2|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: M9K_X33_Y16_N0
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y21_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~11_combout\);

-- Location: FF_X31_Y21_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(5));

-- Location: FF_X30_Y21_N17
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X30_Y21_N22
\inst2|rsp_xbar_mux|src_data[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(5) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5)) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & (\inst2|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \inst2|rsp_xbar_mux|src_data\(5));

-- Location: FF_X30_Y21_N23
\inst2|nios2_qsys_0|i_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(5));

-- Location: FF_X25_Y19_N31
\inst2|nios2_qsys_0|W_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(24));

-- Location: LCCOMB_X25_Y19_N16
\inst2|nios2_qsys_0|E_src2_prelim[24]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst2|nios2_qsys_0|W_wr_data\(24),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[24]~24_combout\);

-- Location: FF_X25_Y19_N17
\inst2|nios2_qsys_0|E_src2_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[24]~24_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(24));

-- Location: LCCOMB_X25_Y19_N8
\inst2|nios2_qsys_0|E_st_data[24]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\,
	datab => \inst2|nios2_qsys_0|E_st_data[24]~17_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(24),
	combout => \inst2|nios2_qsys_0|E_st_data[24]~18_combout\);

-- Location: FF_X25_Y19_N9
\inst2|nios2_qsys_0|M_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_st_data[24]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(24));

-- Location: LCCOMB_X32_Y23_N18
\inst2|cmd_xbar_mux_001|src_payload~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~3_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(24),
	combout => \inst2|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X30_Y20_N28
\inst2|rsp_xbar_mux_001|src_payload~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~51_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & ((\inst2|rsp_xbar_demux|src1_valid~combout\) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & 
-- \inst2|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31) & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) & ((\inst2|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(31),
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	datac => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~51_combout\);

-- Location: FF_X30_Y20_N29
\inst2|nios2_qsys_0|d_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~51_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(31));

-- Location: FF_X28_Y16_N25
\inst2|nios2_qsys_0|M_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(0));

-- Location: LCCOMB_X29_Y17_N10
\inst2|nios2_qsys_0|av_sign_bit~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_iw\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(0),
	datad => \inst2|nios2_qsys_0|M_iw\(4),
	combout => \inst2|nios2_qsys_0|av_sign_bit~0_combout\);

-- Location: LCCOMB_X37_Y11_N24
\inst2|pio_angle|data_dir[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[7]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(7),
	combout => \inst2|pio_angle|data_dir[7]~feeder_combout\);

-- Location: FF_X37_Y11_N25
\inst2|pio_angle|data_dir[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[7]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(7));

-- Location: IOIBUF_X45_Y0_N15
\bidir_angle[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(7),
	o => \bidir_angle[7]~input_o\);

-- Location: LCCOMB_X37_Y11_N0
\inst2|pio_angle|read_mux_out[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[7]~2_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(7))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_angle|data_dir\(7),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \bidir_angle[7]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[7]~2_combout\);

-- Location: FF_X37_Y11_N1
\inst2|pio_angle|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[7]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(7));

-- Location: FF_X31_Y16_N1
\inst2|pio_angle_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(7),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X31_Y16_N0
\inst2|rsp_xbar_mux_001|src_payload~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~41_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_angle_s1_translator|av_readdata_pre\(7) & 
-- \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & (((\inst2|pio_angle_s1_translator|av_readdata_pre\(7) & \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|av_readdata_pre\(7),
	datad => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~41_combout\);

-- Location: LCCOMB_X34_Y14_N24
\inst2|pio_i_max|readdata[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(7) = (\inst2|pio_i_max|data_out\(7) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(7),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_i_max|readdata\(7));

-- Location: FF_X34_Y14_N25
\inst2|pio_i_max_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(7),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X35_Y16_N30
\inst2|pio_pwm_in|data_out[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|data_out[7]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(7),
	combout => \inst2|pio_pwm_in|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N10
\inst2|addr_router_001|Equal11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal11~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(4) & \inst2|nios2_qsys_0|M_alu_result\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_alu_result\(4),
	datad => \inst2|nios2_qsys_0|M_alu_result\(7),
	combout => \inst2|addr_router_001|Equal11~0_combout\);

-- Location: LCCOMB_X36_Y14_N16
\inst2|pio_pwm_in|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|always0~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & (\inst2|nios2_qsys_0|M_alu_result\(4) & \inst2|nios2_qsys_0|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(4),
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_pwm_in|always0~0_combout\);

-- Location: LCCOMB_X36_Y14_N12
\inst2|pio_pwm_in|always0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|always0~2_combout\ = (\inst2|pio_pwm_in|always0~1_combout\ & (\inst2|addr_router_001|Equal2~3_combout\ & (!\inst2|addr_router_001|Equal11~0_combout\ & \inst2|pio_pwm_in|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|always0~1_combout\,
	datab => \inst2|addr_router_001|Equal2~3_combout\,
	datac => \inst2|addr_router_001|Equal11~0_combout\,
	datad => \inst2|pio_pwm_in|always0~0_combout\,
	combout => \inst2|pio_pwm_in|always0~2_combout\);

-- Location: FF_X35_Y16_N31
\inst2|pio_pwm_in|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|data_out[7]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(7));

-- Location: LCCOMB_X34_Y14_N28
\inst2|pio_pwm_in|readdata[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(7) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|pio_pwm_in|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|pio_pwm_in|data_out\(7),
	combout => \inst2|pio_pwm_in|readdata\(7));

-- Location: FF_X34_Y14_N29
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(7),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X34_Y14_N10
\inst2|rsp_xbar_mux_001|src_payload~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~40_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(7)) # ((\inst2|pio_i_max_s1_translator|av_readdata_pre\(7) & 
-- \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_i_max_s1_translator|av_readdata_pre\(7) & (\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_i_max_s1_translator|av_readdata_pre\(7),
	datac => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(7),
	combout => \inst2|rsp_xbar_mux_001|src_payload~40_combout\);

-- Location: LCCOMB_X31_Y16_N28
\inst2|rsp_xbar_mux_001|src_payload~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~43_combout\ = (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7)) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7))))) # (!\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst2|rsp_xbar_mux_001|src_payload~43_combout\);

-- Location: LCCOMB_X31_Y16_N4
\inst2|rsp_xbar_mux_001|src_payload~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~44_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~42_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~41_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~40_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~42_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~41_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~40_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~43_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~44_combout\);

-- Location: FF_X31_Y16_N5
\inst2|nios2_qsys_0|d_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~44_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(7));

-- Location: LCCOMB_X30_Y20_N6
\inst2|nios2_qsys_0|av_sign_bit~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(23),
	datab => \inst2|nios2_qsys_0|av_sign_bit~0_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(1),
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(7),
	combout => \inst2|nios2_qsys_0|av_sign_bit~1_combout\);

-- Location: LCCOMB_X30_Y20_N16
\inst2|nios2_qsys_0|av_sign_bit~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(15),
	datab => \inst2|nios2_qsys_0|d_readdata_d1\(31),
	datac => \inst2|nios2_qsys_0|av_sign_bit~0_combout\,
	datad => \inst2|nios2_qsys_0|av_sign_bit~1_combout\,
	combout => \inst2|nios2_qsys_0|av_sign_bit~2_combout\);

-- Location: FF_X30_Y16_N19
\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_alu_result\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X30_Y18_N12
\inst2|rsp_xbar_mux_001|src_payload~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~122_combout\ = (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & ((\inst2|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) & (\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & 
-- (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	datab => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~122_combout\);

-- Location: LCCOMB_X30_Y18_N22
\inst2|rsp_xbar_mux_001|src_payload~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~138_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~122_combout\) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25) & 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(25),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|rsp_xbar_mux_001|src_payload~122_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~138_combout\);

-- Location: FF_X30_Y18_N23
\inst2|nios2_qsys_0|d_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~138_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(25));

-- Location: LCCOMB_X27_Y19_N0
\inst2|nios2_qsys_0|av_ld_byte3_data[1]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datab => \inst2|nios2_qsys_0|M_iw\(4),
	datac => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(25),
	combout => \inst2|nios2_qsys_0|av_ld_byte3_data[1]~6_combout\);

-- Location: FF_X27_Y19_N1
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte3_data[1]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(25));

-- Location: LCCOMB_X27_Y19_N4
\inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~44_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_result\(25),
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(25),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\);

-- Location: LCCOMB_X23_Y19_N8
\inst2|nios2_qsys_0|E_st_data[25]~39\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_st_data[25]~38_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[25]~45_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(4),
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(25),
	combout => \inst2|nios2_qsys_0|E_st_data[25]~39_combout\);

-- Location: FF_X23_Y19_N9
\inst2|nios2_qsys_0|M_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_st_data[25]~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(25));

-- Location: LCCOMB_X32_Y19_N8
\inst2|cmd_xbar_mux_001|src_payload~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~31_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(25),
	combout => \inst2|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X30_Y17_N8
\inst2|rsp_xbar_mux_001|src_payload~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~115_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26)) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|rsp_xbar_demux|src1_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst2|rsp_xbar_mux_001|src_payload~115_combout\);

-- Location: FF_X30_Y17_N9
\inst2|nios2_qsys_0|d_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~115_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(26));

-- Location: LCCOMB_X30_Y17_N2
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(10),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(26),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11_combout\);

-- Location: FF_X30_Y17_N3
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11_combout\,
	asdata => \inst2|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(10));

-- Location: LCCOMB_X27_Y23_N16
\inst2|nios2_qsys_0|M2_rot~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(26),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(10),
	combout => \inst2|nios2_qsys_0|M2_rot~12_combout\);

-- Location: FF_X27_Y23_N17
\inst2|nios2_qsys_0|M2_rot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(10));

-- Location: LCCOMB_X26_Y23_N28
\inst2|nios2_qsys_0|M_shift_rot_result~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~24_combout\,
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M2_rot\(10),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~25_combout\);

-- Location: FF_X26_Y23_N29
\inst2|nios2_qsys_0|M_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(10));

-- Location: LCCOMB_X26_Y23_N14
\inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_shift_rot_result\(10),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_alu_result\(10),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~26_combout\);

-- Location: LCCOMB_X23_Y19_N28
\inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datab => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(10),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~26_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_result\(10),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\);

-- Location: LCCOMB_X19_Y21_N22
\inst2|nios2_qsys_0|E_src1_prelim[8]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(8),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[8]~9_combout\);

-- Location: FF_X19_Y21_N23
\inst2|nios2_qsys_0|E_src1_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[8]~9_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(8));

-- Location: LCCOMB_X26_Y19_N22
\inst2|nios2_qsys_0|M_mul_src1_nxt[8]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(8),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[8]~8_combout\);

-- Location: LCCOMB_X14_Y19_N2
\inst2|nios2_qsys_0|M_mul_partial_prod[7]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[7]~feeder_combout\);

-- Location: FF_X14_Y19_N3
\inst2|nios2_qsys_0|M_mul_partial_prod[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[7]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(7));

-- Location: FF_X18_Y19_N15
\inst2|nios2_qsys_0|M_mul_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[7]~46_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(7));

-- Location: LCCOMB_X27_Y22_N22
\inst2|nios2_qsys_0|M_rot_step1[3]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add12~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[2]~5_combout\,
	datad => \inst2|nios2_qsys_0|E_src1[3]~4_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[3]~24_combout\);

-- Location: FF_X30_Y19_N31
\inst2|nios2_qsys_0|W_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(0));

-- Location: LCCOMB_X19_Y21_N2
\inst2|nios2_qsys_0|E_src1_prelim[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst2|nios2_qsys_0|W_wr_data\(0),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[0]~1_combout\);

-- Location: FF_X19_Y21_N3
\inst2|nios2_qsys_0|E_src1_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[0]~1_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(0));

-- Location: LCCOMB_X20_Y21_N16
\inst2|nios2_qsys_0|E_src1[0]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(0),
	combout => \inst2|nios2_qsys_0|E_src1[0]~7_combout\);

-- Location: LCCOMB_X27_Y22_N6
\inst2|nios2_qsys_0|M_rot_step1[1]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[1]~6_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[0]~7_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[1]~16_combout\);

-- Location: FF_X27_Y22_N23
\inst2|nios2_qsys_0|M_rot_step1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[3]~24_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[1]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(3));

-- Location: LCCOMB_X27_Y22_N12
\inst2|nios2_qsys_0|M_rot_step1[7]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add12~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[6]~1_combout\,
	datad => \inst2|nios2_qsys_0|E_src1[7]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[7]~31_combout\);

-- Location: LCCOMB_X27_Y22_N20
\inst2|nios2_qsys_0|M_rot_step1[5]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[5]~2_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[4]~3_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[5]~23_combout\);

-- Location: FF_X27_Y22_N13
\inst2|nios2_qsys_0|M_rot_step1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[7]~31_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[5]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(7));

-- Location: LCCOMB_X27_Y24_N26
\inst2|nios2_qsys_0|Mn_rot_step2[7]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(3),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(7),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[7]~16_combout\);

-- Location: LCCOMB_X28_Y23_N14
\inst2|nios2_qsys_0|M_rot_step1[31]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add12~1_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[31]~25_combout\);

-- Location: LCCOMB_X28_Y23_N30
\inst2|nios2_qsys_0|M_rot_step1[29]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[29]~17_combout\);

-- Location: FF_X28_Y23_N15
\inst2|nios2_qsys_0|M_rot_step1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[31]~25_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[29]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(31));

-- Location: LCCOMB_X27_Y24_N30
\inst2|nios2_qsys_0|Mn_rot_step2[31]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(31),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(27),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[31]~31_combout\);

-- Location: FF_X27_Y24_N27
\inst2|nios2_qsys_0|Mn_rot_step2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[7]~16_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[31]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(7));

-- Location: LCCOMB_X27_Y21_N22
\inst2|nios2_qsys_0|M_rot_step1[19]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add12~1_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[19]~28_combout\);

-- Location: FF_X27_Y21_N23
\inst2|nios2_qsys_0|M_rot_step1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[19]~28_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[17]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(19));

-- Location: LCCOMB_X27_Y21_N4
\inst2|nios2_qsys_0|M_rot_step1[23]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	datab => \inst2|nios2_qsys_0|Add12~1_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[23]~27_combout\);

-- Location: LCCOMB_X27_Y21_N12
\inst2|nios2_qsys_0|M_rot_step1[21]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[21]~19_combout\);

-- Location: FF_X27_Y21_N5
\inst2|nios2_qsys_0|M_rot_step1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[23]~27_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[21]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(23));

-- Location: LCCOMB_X27_Y24_N8
\inst2|nios2_qsys_0|Mn_rot_step2[23]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(19),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(23),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[23]~17_combout\);

-- Location: LCCOMB_X27_Y22_N0
\inst2|nios2_qsys_0|M_rot_step1[13]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[12]~10_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[13]~9_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[13]~21_combout\);

-- Location: FF_X27_Y22_N17
\inst2|nios2_qsys_0|M_rot_step1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[15]~29_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[13]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(15));

-- Location: LCCOMB_X27_Y22_N2
\inst2|nios2_qsys_0|M_rot_step1[11]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add12~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[10]~12_combout\,
	datad => \inst2|nios2_qsys_0|E_src1[11]~11_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[11]~30_combout\);

-- Location: LCCOMB_X27_Y22_N10
\inst2|nios2_qsys_0|M_rot_step1[9]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[8]~14_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[9]~13_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[9]~22_combout\);

-- Location: FF_X27_Y22_N3
\inst2|nios2_qsys_0|M_rot_step1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[11]~30_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[9]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(11));

-- Location: LCCOMB_X27_Y24_N4
\inst2|nios2_qsys_0|Mn_rot_step2[15]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(15),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(11),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[15]~30_combout\);

-- Location: FF_X27_Y24_N9
\inst2|nios2_qsys_0|Mn_rot_step2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[23]~17_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[15]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(23));

-- Location: LCCOMB_X27_Y24_N0
\inst2|nios2_qsys_0|M2_rot~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(7),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(23),
	combout => \inst2|nios2_qsys_0|M2_rot~1_combout\);

-- Location: FF_X27_Y24_N1
\inst2|nios2_qsys_0|M2_rot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(7));

-- Location: LCCOMB_X24_Y20_N28
\inst2|nios2_qsys_0|E_rot_pass0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_rot~q\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	datad => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	combout => \inst2|nios2_qsys_0|E_rot_pass0~0_combout\);

-- Location: FF_X24_Y20_N29
\inst2|nios2_qsys_0|M_rot_pass0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_pass0~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_pass0~q\);

-- Location: LCCOMB_X25_Y23_N2
\inst2|nios2_qsys_0|E_rot_mask[7]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst2|nios2_qsys_0|E_rot_mask[7]~1_combout\);

-- Location: FF_X25_Y23_N3
\inst2|nios2_qsys_0|M_rot_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_mask[7]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_mask\(7));

-- Location: LCCOMB_X25_Y22_N14
\inst2|nios2_qsys_0|M_shift_rot_result~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_sel_fill0~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass0~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(7),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~2_combout\);

-- Location: LCCOMB_X23_Y22_N4
\inst2|nios2_qsys_0|M_shift_rot_result~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M2_rot\(7),
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~2_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~3_combout\);

-- Location: FF_X23_Y22_N5
\inst2|nios2_qsys_0|M_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(7));

-- Location: LCCOMB_X23_Y22_N8
\inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~4_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_result\(7),
	datac => \inst2|nios2_qsys_0|M_shift_rot_result\(7),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\);

-- Location: LCCOMB_X23_Y22_N24
\inst2|nios2_qsys_0|M_mul_src1_nxt[7]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[7]~5_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(7),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[7]~7_combout\);

-- Location: FF_X14_Y18_N7
\inst2|nios2_qsys_0|M_mul_partial_prod[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[19]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(19));

-- Location: FF_X18_Y18_N7
\inst2|nios2_qsys_0|M_mul_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[19]~70_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(19),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(19));

-- Location: LCCOMB_X30_Y21_N20
\inst2|rsp_xbar_mux_001|src_payload~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~134_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~95_combout\) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19) & 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~95_combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~134_combout\);

-- Location: FF_X30_Y21_N21
\inst2|nios2_qsys_0|d_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~134_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(19));

-- Location: LCCOMB_X25_Y21_N12
\inst2|nios2_qsys_0|av_ld_byte2_data[3]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_iw\(4),
	datab => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(19),
	combout => \inst2|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\);

-- Location: FF_X25_Y21_N13
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte2_data[3]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(19));

-- Location: LCCOMB_X25_Y21_N14
\inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~56_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_result\(19),
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(19),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57_combout\);

-- Location: LCCOMB_X27_Y18_N14
\inst2|nios2_qsys_0|M_st_data[19]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(19),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[19]~57_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|M_st_data[19]~12_combout\);

-- Location: FF_X27_Y18_N15
\inst2|nios2_qsys_0|M_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[19]~12_combout\,
	asdata => \inst2|nios2_qsys_0|M_st_data[11]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(19));

-- Location: LCCOMB_X34_Y21_N18
\inst2|cmd_xbar_mux_001|src_payload~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~21_combout\ = (\inst2|nios2_qsys_0|M_st_data\(19) & \inst2|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(19),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X30_Y21_N14
\inst2|rsp_xbar_mux_001|src_payload~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~109_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~108_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~107_combout\) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~108_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~107_combout\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst2|rsp_xbar_mux_001|src_payload~109_combout\);

-- Location: FF_X30_Y21_N15
\inst2|nios2_qsys_0|d_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~109_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(18));

-- Location: LCCOMB_X26_Y18_N24
\inst2|nios2_qsys_0|av_ld_byte2_data[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst2|nios2_qsys_0|d_readdata_d1\(18),
	datad => \inst2|nios2_qsys_0|M_iw\(4),
	combout => \inst2|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\);

-- Location: FF_X26_Y18_N25
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte2_data[2]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(18));

-- Location: LCCOMB_X26_Y18_N26
\inst2|nios2_qsys_0|E_alu_result[18]~69\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[18]~68_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[19]~38_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[18]~69_combout\);

-- Location: FF_X26_Y18_N27
\inst2|nios2_qsys_0|M_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[18]~69_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(18));

-- Location: LCCOMB_X26_Y18_N0
\inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~58\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(18),
	datad => \inst2|nios2_qsys_0|M_alu_result\(18),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~58_combout\);

-- Location: FF_X18_Y18_N5
\inst2|nios2_qsys_0|M_mul_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[18]~68_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(18),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(18));

-- Location: LCCOMB_X25_Y23_N10
\inst2|nios2_qsys_0|M_shift_rot_result~56\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_mask\(2),
	datab => \inst2|nios2_qsys_0|M_rot_pass2~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill2~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~56_combout\);

-- Location: FF_X27_Y23_N5
\inst2|nios2_qsys_0|Mn_rot_step2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[18]~7_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[10]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(18));

-- Location: FF_X27_Y23_N23
\inst2|nios2_qsys_0|Mn_rot_step2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[2]~6_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[26]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(2));

-- Location: LCCOMB_X27_Y23_N14
\inst2|nios2_qsys_0|M2_rot~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(18),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(2),
	combout => \inst2|nios2_qsys_0|M2_rot~28_combout\);

-- Location: FF_X27_Y23_N15
\inst2|nios2_qsys_0|M2_rot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(18));

-- Location: LCCOMB_X26_Y18_N10
\inst2|nios2_qsys_0|M_shift_rot_result~57\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datab => \inst2|nios2_qsys_0|M_shift_rot_result~56_combout\,
	datac => \inst2|nios2_qsys_0|M2_rot\(18),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~57_combout\);

-- Location: FF_X26_Y18_N11
\inst2|nios2_qsys_0|M_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~57_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(18));

-- Location: LCCOMB_X26_Y18_N8
\inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~58_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_result\(18),
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(18),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59_combout\);

-- Location: LCCOMB_X21_Y20_N20
\inst2|nios2_qsys_0|E_src2_prelim[18]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(18),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[18]~18_combout\);

-- Location: FF_X21_Y20_N21
\inst2|nios2_qsys_0|E_src2_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[18]~18_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(18));

-- Location: LCCOMB_X25_Y20_N18
\inst2|nios2_qsys_0|M_st_data[18]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[18]~59_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(18),
	combout => \inst2|nios2_qsys_0|M_st_data[18]~11_combout\);

-- Location: FF_X25_Y20_N19
\inst2|nios2_qsys_0|M_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[18]~11_combout\,
	asdata => \inst2|nios2_qsys_0|M_st_data[10]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_E_iw\(4),
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(18));

-- Location: LCCOMB_X34_Y21_N24
\inst2|cmd_xbar_mux|src_payload~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~27_combout\ = (\inst2|nios2_qsys_0|M_st_data\(18) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(18),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X34_Y21_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(18));

-- Location: LCCOMB_X34_Y21_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(18),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(18),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~26_combout\);

-- Location: LCCOMB_X31_Y21_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~15_combout\);

-- Location: FF_X31_Y21_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(4));

-- Location: FF_X32_Y15_N1
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X32_Y15_N14
\inst2|rsp_xbar_mux|src_data[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(4) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4)) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) & (\inst2|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \inst2|rsp_xbar_mux|src_data\(4));

-- Location: FF_X32_Y15_N15
\inst2|nios2_qsys_0|i_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(4));

-- Location: LCCOMB_X21_Y17_N16
\inst2|nios2_qsys_0|F_iw[22]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst2|nios2_qsys_0|F_iw[22]~1_combout\);

-- Location: FF_X21_Y17_N17
\inst2|nios2_qsys_0|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[22]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(22));

-- Location: LCCOMB_X21_Y17_N28
\inst2|nios2_qsys_0|D_src2_hazard_W~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(23),
	datab => \inst2|nios2_qsys_0|D_iw\(22),
	datac => \inst2|nios2_qsys_0|W_dst_regnum\(1),
	datad => \inst2|nios2_qsys_0|W_dst_regnum\(0),
	combout => \inst2|nios2_qsys_0|D_src2_hazard_W~1_combout\);

-- Location: FF_X21_Y18_N19
\inst2|nios2_qsys_0|W_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_dst_regnum\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_dst_regnum\(4));

-- Location: LCCOMB_X21_Y18_N18
\inst2|nios2_qsys_0|D_src2_hazard_W~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_dst_reg~q\,
	datac => \inst2|nios2_qsys_0|W_dst_regnum\(4),
	datad => \inst2|nios2_qsys_0|D_iw\(26),
	combout => \inst2|nios2_qsys_0|D_src2_hazard_W~0_combout\);

-- Location: FF_X20_Y18_N13
\inst2|nios2_qsys_0|W_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_dst_regnum\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_dst_regnum\(3));

-- Location: FF_X20_Y18_N29
\inst2|nios2_qsys_0|W_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_dst_regnum\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_dst_regnum\(2));

-- Location: LCCOMB_X20_Y18_N12
\inst2|nios2_qsys_0|D_src2_hazard_W~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(25),
	datab => \inst2|nios2_qsys_0|D_iw\(24),
	datac => \inst2|nios2_qsys_0|W_dst_regnum\(3),
	datad => \inst2|nios2_qsys_0|W_dst_regnum\(2),
	combout => \inst2|nios2_qsys_0|D_src2_hazard_W~2_combout\);

-- Location: LCCOMB_X21_Y17_N14
\inst2|nios2_qsys_0|D_src2_hazard_W\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~1_combout\,
	datac => \inst2|nios2_qsys_0|D_src2_hazard_W~0_combout\,
	datad => \inst2|nios2_qsys_0|D_src2_hazard_W~2_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\);

-- Location: FF_X23_Y21_N31
\inst2|nios2_qsys_0|W_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(13));

-- Location: LCCOMB_X23_Y21_N18
\inst2|nios2_qsys_0|E_src2_prelim[13]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|W_wr_data\(13),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[13]~14_combout\);

-- Location: FF_X23_Y21_N19
\inst2|nios2_qsys_0|E_src2_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[13]~14_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(13));

-- Location: LCCOMB_X23_Y21_N24
\inst2|nios2_qsys_0|E_stw_data[13]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[13]~21_combout\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(13),
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_stw_data[13]~1_combout\);

-- Location: FF_X29_Y20_N15
\inst2|nios2_qsys_0|M_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[13]~2_combout\,
	asdata => \inst2|nios2_qsys_0|E_stw_data[13]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(13));

-- Location: LCCOMB_X35_Y22_N0
\inst2|cmd_xbar_mux|src_payload~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~18_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(13),
	combout => \inst2|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X35_Y22_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(13));

-- Location: LCCOMB_X35_Y22_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(13),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~16_combout\);

-- Location: LCCOMB_X31_Y21_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~18_combout\);

-- Location: FF_X31_Y21_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(28));

-- Location: LCCOMB_X31_Y21_N14
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(28),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\);

-- Location: FF_X31_Y21_N15
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X30_Y18_N28
\inst2|rsp_xbar_mux_001|src_payload~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~133_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~87_combout\) # ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~87_combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \inst2|rsp_xbar_mux_001|src_payload~133_combout\);

-- Location: FF_X30_Y18_N29
\inst2|nios2_qsys_0|d_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~133_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(28));

-- Location: LCCOMB_X31_Y19_N26
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(12),
	datab => \inst2|nios2_qsys_0|d_readdata_d1\(28),
	datad => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13_combout\);

-- Location: FF_X31_Y19_N27
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13_combout\,
	asdata => \inst2|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(12));

-- Location: LCCOMB_X24_Y23_N24
\inst2|nios2_qsys_0|M_shift_rot_result~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_mask\(4),
	datac => \inst2|nios2_qsys_0|M_rot_pass1~q\,
	datad => \inst2|nios2_qsys_0|M_rot_sel_fill1~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~20_combout\);

-- Location: LCCOMB_X24_Y21_N20
\inst2|nios2_qsys_0|M_shift_rot_result~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M2_rot\(12),
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result~20_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~21_combout\);

-- Location: FF_X24_Y21_N21
\inst2|nios2_qsys_0|M_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(12));

-- Location: LCCOMB_X24_Y21_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(12),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(12),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~22_combout\);

-- Location: LCCOMB_X20_Y20_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(12),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(12),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~22_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\);

-- Location: FF_X20_Y20_N31
\inst2|nios2_qsys_0|W_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(12));

-- Location: LCCOMB_X20_Y20_N10
\inst2|nios2_qsys_0|E_src2_prelim[12]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(12),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[12]~13_combout\);

-- Location: FF_X20_Y20_N11
\inst2|nios2_qsys_0|E_src2_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[12]~13_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(12));

-- Location: LCCOMB_X20_Y20_N16
\inst2|nios2_qsys_0|E_stw_data[12]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[12]~23_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(12),
	combout => \inst2|nios2_qsys_0|E_stw_data[12]~2_combout\);

-- Location: FF_X29_Y20_N9
\inst2|nios2_qsys_0|M_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[12]~3_combout\,
	asdata => \inst2|nios2_qsys_0|E_stw_data[12]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(12));

-- Location: LCCOMB_X35_Y22_N20
\inst2|cmd_xbar_mux|src_payload~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~22_combout\ = (\inst2|nios2_qsys_0|M_st_data\(12) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(12),
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X35_Y22_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(12));

-- Location: LCCOMB_X35_Y22_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(12),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~20_combout\);

-- Location: LCCOMB_X31_Y24_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~33\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~32_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCCOMB_X35_Y22_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[13]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~33_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[13]~10_combout\);

-- Location: LCCOMB_X38_Y23_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~81\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~81_combout\);

-- Location: FF_X38_Y23_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~81_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X37_Y23_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X35_Y23_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X35_Y23_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X37_Y23_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~73\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(14),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(14),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X37_Y23_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~74\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~73_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X37_Y23_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~74_combout\,
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X37_Y23_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X37_Y23_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCCOMB_X35_Y24_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X35_Y24_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X36_Y25_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~63\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(15),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X36_Y25_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~64\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~63_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(17),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X36_Y25_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~64_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X37_Y23_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(16),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X37_Y23_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16));

-- Location: FF_X35_Y22_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[13]~10_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(16),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X37_Y24_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X37_Y24_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X35_Y24_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X35_Y24_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X36_Y24_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~75\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(13),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(13),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X36_Y24_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~76\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~75_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCCOMB_X23_Y23_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\);

-- Location: FF_X36_Y24_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~76_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X37_Y24_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X37_Y24_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14));

-- Location: FF_X32_Y23_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[11]~8_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(14),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X32_Y23_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(11),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(11),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~24_combout\);

-- Location: LCCOMB_X34_Y24_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~22_combout\);

-- Location: FF_X34_Y24_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(27));

-- Location: LCCOMB_X34_Y19_N20
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(27),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout\);

-- Location: FF_X34_Y19_N21
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X34_Y19_N10
\inst2|rsp_xbar_mux|src_data[27]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(27) = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27)) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & 
-- \inst2|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27) & (\inst2|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst2|rsp_xbar_mux|src_data\(27));

-- Location: FF_X34_Y19_N11
\inst2|nios2_qsys_0|i_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(27),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(27));

-- Location: LCCOMB_X24_Y19_N0
\inst2|nios2_qsys_0|E_src1_prelim[6]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(6),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[6]~7_combout\);

-- Location: FF_X24_Y19_N1
\inst2|nios2_qsys_0|E_src1_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[6]~7_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(6));

-- Location: LCCOMB_X24_Y19_N24
\inst2|nios2_qsys_0|M_mul_src1_nxt[6]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(6),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[6]~6_combout\);

-- Location: FF_X14_Y19_N15
\inst2|nios2_qsys_0|M_mul_partial_prod[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(5));

-- Location: FF_X18_Y19_N11
\inst2|nios2_qsys_0|M_mul_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[5]~42_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(5),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(5));

-- Location: LCCOMB_X30_Y22_N16
\inst2|rsp_xbar_mux_001|src_payload~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~69_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & \inst2|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21) & 
-- (((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & \inst2|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~69_combout\);

-- Location: LCCOMB_X30_Y22_N4
\inst2|rsp_xbar_mux_001|src_payload~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~129_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~69_combout\) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|rsp_xbar_mux_001|src_payload~69_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~129_combout\);

-- Location: FF_X30_Y22_N5
\inst2|nios2_qsys_0|d_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~129_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(21));

-- Location: IOIBUF_X49_Y34_N8
\in_pio_keyboard[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_in_pio_keyboard(5),
	o => \in_pio_keyboard[5]~input_o\);

-- Location: LCCOMB_X30_Y15_N12
\inst2|pio_keyboard_sw6_sw1|read_mux_out[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1|read_mux_out\(5) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\in_pio_keyboard[5]~input_o\ & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \in_pio_keyboard[5]~input_o\,
	datad => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(5));

-- Location: FF_X30_Y15_N13
\inst2|pio_keyboard_sw6_sw1|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1|read_mux_out\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1|readdata\(5));

-- Location: LCCOMB_X31_Y15_N8
\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[5]~feeder_combout\ = \inst2|pio_keyboard_sw6_sw1|readdata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_keyboard_sw6_sw1|readdata\(5),
	combout => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: FF_X31_Y15_N9
\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre[5]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X30_Y15_N30
\inst2|pio_lcd_data|data_dir[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_dir[5]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(5),
	combout => \inst2|pio_lcd_data|data_dir[5]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N18
\inst2|pio_lcd_data|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|always2~0_combout\ = (!\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1) & (!\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0) & (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- \inst2|pio_res_nsoe|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1),
	datab => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst2|pio_res_nsoe|always2~0_combout\,
	combout => \inst2|pio_lcd_data|always2~0_combout\);

-- Location: FF_X30_Y15_N31
\inst2|pio_lcd_data|data_dir[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_dir[5]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_dir\(5));

-- Location: IOIBUF_X18_Y0_N8
\bidir_port_lcd_data[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_port_lcd_data(5),
	o => \bidir_port_lcd_data[5]~input_o\);

-- Location: LCCOMB_X30_Y15_N4
\inst2|pio_lcd_data|read_mux_out[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|read_mux_out[5]~3_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_lcd_data|data_dir\(5))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_port_lcd_data[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|pio_lcd_data|data_dir\(5),
	datad => \bidir_port_lcd_data[5]~input_o\,
	combout => \inst2|pio_lcd_data|read_mux_out[5]~3_combout\);

-- Location: FF_X30_Y15_N5
\inst2|pio_lcd_data|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|read_mux_out[5]~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|readdata\(5));

-- Location: FF_X31_Y15_N3
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_lcd_data|readdata\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X31_Y15_N2
\inst2|rsp_xbar_mux_001|src_payload~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~65_combout\ = (\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(5)) # ((\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(5) & 
-- \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(5) & 
-- ((\inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_keyboard_sw6_sw1_s1_translator|av_readdata_pre\(5),
	datac => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(5),
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~65_combout\);

-- Location: LCCOMB_X34_Y13_N6
\inst1|DATA_OUT_ADC[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[5]~feeder_combout\ = \inst1|SHIFT_REG_REC\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(5),
	combout => \inst1|DATA_OUT_ADC[5]~feeder_combout\);

-- Location: FF_X34_Y13_N7
\inst1|DATA_OUT_ADC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[5]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(5));

-- Location: LCCOMB_X34_Y13_N10
\inst2|pio_sdo_adc|read_mux_out[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(5) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(5),
	combout => \inst2|pio_sdo_adc|read_mux_out\(5));

-- Location: FF_X34_Y13_N11
\inst2|pio_sdo_adc|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(5));

-- Location: FF_X35_Y15_N19
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X35_Y15_N18
\inst2|rsp_xbar_mux_001|src_payload~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~66_combout\ = (\inst2|pio_i_max_s1_translator|av_readdata_pre\(5) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(5))))) # (!\inst2|pio_i_max_s1_translator|av_readdata_pre\(5) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|av_readdata_pre\(5),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(5),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~66_combout\);

-- Location: LCCOMB_X30_Y21_N16
\inst2|rsp_xbar_mux_001|src_payload~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~128_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~66_combout\) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \inst2|rsp_xbar_mux_001|src_payload~66_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~128_combout\);

-- Location: LCCOMB_X32_Y16_N10
\inst2|pio_pwm_in|data_out[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|data_out[5]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(5),
	combout => \inst2|pio_pwm_in|data_out[5]~feeder_combout\);

-- Location: FF_X32_Y16_N11
\inst2|pio_pwm_in|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|data_out[5]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(5));

-- Location: LCCOMB_X32_Y16_N16
\inst2|pio_pwm_in|readdata[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(5) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_pwm_in|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_pwm_in|data_out\(5),
	combout => \inst2|pio_pwm_in|readdata\(5));

-- Location: FF_X32_Y16_N17
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X31_Y16_N2
\inst2|rsp_xbar_mux_001|src_payload~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~67_combout\ = (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & ((\inst2|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(5))))) # (!\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) & (((\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(5),
	combout => \inst2|rsp_xbar_mux_001|src_payload~67_combout\);

-- Location: LCCOMB_X31_Y15_N24
\inst2|rsp_xbar_mux_001|src_payload~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~68_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~64_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~65_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~128_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~64_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~65_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~128_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~67_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~68_combout\);

-- Location: FF_X31_Y15_N25
\inst2|nios2_qsys_0|d_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~68_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(5));

-- Location: LCCOMB_X30_Y19_N22
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datab => \inst2|nios2_qsys_0|d_readdata_d1\(21),
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(5),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6_combout\);

-- Location: LCCOMB_X29_Y17_N2
\inst2|nios2_qsys_0|M_ld_align_sh8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(0),
	datac => \inst2|nios2_qsys_0|M_iw\(3),
	datad => \inst2|nios2_qsys_0|M_iw\(4),
	combout => \inst2|nios2_qsys_0|M_ld_align_sh8~combout\);

-- Location: FF_X30_Y19_N23
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[5]~6_combout\,
	asdata => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[13]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(5));

-- Location: LCCOMB_X29_Y19_N22
\inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(5),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(5),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~8_combout\);

-- Location: LCCOMB_X24_Y20_N2
\inst2|nios2_qsys_0|E_rot_sel_fill0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_left~q\,
	combout => \inst2|nios2_qsys_0|E_rot_sel_fill0~0_combout\);

-- Location: FF_X24_Y20_N3
\inst2|nios2_qsys_0|M_rot_sel_fill0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_sel_fill0~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_sel_fill0~q\);

-- Location: LCCOMB_X26_Y23_N16
\inst2|nios2_qsys_0|M_shift_rot_result~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_pass0~q\,
	datab => \inst2|nios2_qsys_0|M_rot_mask\(5),
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill0~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~6_combout\);

-- Location: LCCOMB_X26_Y23_N4
\inst2|nios2_qsys_0|M_shift_rot_result~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M2_rot\(5),
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~6_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~7_combout\);

-- Location: FF_X26_Y23_N5
\inst2|nios2_qsys_0|M_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(5));

-- Location: LCCOMB_X21_Y21_N16
\inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_result\(5),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~8_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(5),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\);

-- Location: LCCOMB_X29_Y20_N14
\inst2|nios2_qsys_0|M_st_data[13]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(5),
	combout => \inst2|nios2_qsys_0|M_st_data[13]~2_combout\);

-- Location: FF_X32_Y19_N29
\inst2|nios2_qsys_0|M_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data[13]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(5));

-- Location: LCCOMB_X32_Y19_N14
\inst2|cmd_xbar_mux|src_payload~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~16_combout\ = (\inst2|nios2_qsys_0|M_st_data\(5) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(5),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~16_combout\);

-- Location: FF_X32_Y19_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(5));

-- Location: LCCOMB_X34_Y23_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[5]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~3_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[5]~9_combout\);

-- Location: LCCOMB_X36_Y24_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~66\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~65_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X36_Y24_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~66_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X37_Y24_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X37_Y24_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8));

-- Location: FF_X34_Y23_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[5]~9_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X34_Y23_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(5),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(5),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~14_combout\);

-- Location: LCCOMB_X34_Y23_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cfgrom_readdata~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3_combout\);

-- Location: FF_X36_Y22_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6));

-- Location: FF_X34_Y23_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[3]~3_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(6),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X34_Y23_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(3),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~22_combout\);

-- Location: LCCOMB_X34_Y23_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cfgrom_readdata~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2_combout\);

-- Location: FF_X32_Y25_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5));

-- Location: FF_X34_Y23_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[2]~2_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(5),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X34_Y23_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(2),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X32_Y24_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~0_combout\);

-- Location: FF_X32_Y24_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(16));

-- Location: LCCOMB_X30_Y22_N2
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(16),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]~feeder_combout\);

-- Location: FF_X30_Y22_N3
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X30_Y22_N18
\inst2|rsp_xbar_mux|src_data[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(16) = (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16))))) # (!\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) & (((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	combout => \inst2|rsp_xbar_mux|src_data\(16));

-- Location: FF_X30_Y22_N19
\inst2|nios2_qsys_0|i_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(16),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(16));

-- Location: LCCOMB_X21_Y18_N10
\inst2|nios2_qsys_0|F_iw[31]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst2|nios2_qsys_0|F_iw[31]~18_combout\);

-- Location: FF_X21_Y18_N11
\inst2|nios2_qsys_0|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[31]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(31));

-- Location: LCCOMB_X21_Y18_N0
\inst2|nios2_qsys_0|D_src1_hazard_M~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_dst_regnum\(4),
	datac => \inst2|nios2_qsys_0|M_wr_dst_reg~q\,
	datad => \inst2|nios2_qsys_0|D_iw\(31),
	combout => \inst2|nios2_qsys_0|D_src1_hazard_M~0_combout\);

-- Location: LCCOMB_X21_Y18_N2
\inst2|nios2_qsys_0|D_src1_hazard_M\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_a_not_src~0_combout\,
	datab => \inst2|nios2_qsys_0|D_src1_hazard_M~1_combout\,
	datac => \inst2|nios2_qsys_0|D_src1_hazard_M~2_combout\,
	datad => \inst2|nios2_qsys_0|D_src1_hazard_M~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\);

-- Location: FF_X21_Y21_N27
\inst2|nios2_qsys_0|E_src1_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[4]~5_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(4));

-- Location: LCCOMB_X21_Y21_N30
\inst2|nios2_qsys_0|M_mul_src1_nxt[4]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|E_src1_prelim\(4),
	datad => \inst2|nios2_qsys_0|M_mul_stall~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[4]~4_combout\);

-- Location: LCCOMB_X14_Y19_N4
\inst2|nios2_qsys_0|M_mul_partial_prod[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[2]~feeder_combout\);

-- Location: FF_X14_Y19_N5
\inst2|nios2_qsys_0|M_mul_partial_prod[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(2));

-- Location: LCCOMB_X18_Y19_N0
\inst2|nios2_qsys_0|M_mul_result[0]~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(0),
	datab => \inst2|nios2_qsys_0|M_mul_result\(0),
	datad => VCC,
	combout => \inst2|nios2_qsys_0|M_mul_result[0]~32_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[0]~33\);

-- Location: LCCOMB_X14_Y19_N16
\inst2|nios2_qsys_0|M_mul_partial_prod[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[0]~feeder_combout\);

-- Location: FF_X14_Y19_N17
\inst2|nios2_qsys_0|M_mul_partial_prod[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[0]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(0));

-- Location: FF_X18_Y19_N1
\inst2|nios2_qsys_0|M_mul_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[0]~32_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(0));

-- Location: LCCOMB_X18_Y19_N2
\inst2|nios2_qsys_0|M_mul_result[1]~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(1),
	datab => \inst2|nios2_qsys_0|M_mul_result\(1),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[0]~33\,
	combout => \inst2|nios2_qsys_0|M_mul_result[1]~34_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[1]~35\);

-- Location: FF_X14_Y19_N23
\inst2|nios2_qsys_0|M_mul_partial_prod[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(1));

-- Location: FF_X18_Y19_N3
\inst2|nios2_qsys_0|M_mul_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[1]~34_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(1));

-- Location: LCCOMB_X18_Y19_N4
\inst2|nios2_qsys_0|M_mul_result[2]~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(2),
	datab => \inst2|nios2_qsys_0|M_mul_partial_prod\(2),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[1]~35\,
	combout => \inst2|nios2_qsys_0|M_mul_result[2]~36_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[2]~37\);

-- Location: LCCOMB_X14_Y19_N26
\inst2|nios2_qsys_0|M_mul_partial_prod[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[3]~feeder_combout\);

-- Location: FF_X14_Y19_N27
\inst2|nios2_qsys_0|M_mul_partial_prod[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[3]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(3));

-- Location: FF_X18_Y19_N7
\inst2|nios2_qsys_0|M_mul_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[3]~38_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(3));

-- Location: FF_X32_Y16_N29
\inst2|pio_pwm_in|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(3),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(3));

-- Location: LCCOMB_X32_Y16_N4
\inst2|pio_pwm_in|readdata[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(3) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_pwm_in|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_pwm_in|data_out\(3),
	combout => \inst2|pio_pwm_in|readdata\(3));

-- Location: FF_X32_Y16_N5
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(3),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X35_Y14_N8
\inst2|pio_i_max|data_out[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|data_out[3]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(3),
	combout => \inst2|pio_i_max|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N16
\inst2|pio_res_nwr|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr|always0~1_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|nios2_qsys_0|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_res_nwr|always0~1_combout\);

-- Location: LCCOMB_X35_Y17_N0
\inst2|pio_i_max|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|always0~0_combout\ = (!\inst2|pio_i_max_s1_translator|wait_latency_counter\(0) & (!\inst2|pio_i_max_s1_translator|wait_latency_counter\(1) & (!\inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst2|pio_res_nwr|always0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|wait_latency_counter\(0),
	datab => \inst2|pio_i_max_s1_translator|wait_latency_counter\(1),
	datac => \inst2|pio_i_max_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_res_nwr|always0~1_combout\,
	combout => \inst2|pio_i_max|always0~0_combout\);

-- Location: LCCOMB_X35_Y17_N2
\inst2|pio_i_max|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|always0~1_combout\ = (\inst2|addr_router_001|Equal4~0_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(7) & \inst2|pio_i_max|always0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|addr_router_001|Equal4~0_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(7),
	datad => \inst2|pio_i_max|always0~0_combout\,
	combout => \inst2|pio_i_max|always0~1_combout\);

-- Location: FF_X35_Y14_N9
\inst2|pio_i_max|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|data_out[3]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(3));

-- Location: LCCOMB_X34_Y16_N16
\inst2|pio_i_max|readdata[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(3) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_i_max|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_i_max|data_out\(3),
	combout => \inst2|pio_i_max|readdata\(3));

-- Location: FF_X34_Y16_N17
\inst2|pio_i_max_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(3),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X34_Y16_N12
\inst2|rsp_xbar_mux_001|src_payload~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~93_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(3)) # ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_i_max_s1_translator|av_readdata_pre\(3))))) # (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & (((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_i_max_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(3),
	datac => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_i_max_s1_translator|av_readdata_pre\(3),
	combout => \inst2|rsp_xbar_mux_001|src_payload~93_combout\);

-- Location: LCCOMB_X37_Y11_N8
\inst2|pio_angle|data_dir[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[3]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(3),
	combout => \inst2|pio_angle|data_dir[3]~feeder_combout\);

-- Location: FF_X37_Y11_N9
\inst2|pio_angle|data_dir[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[3]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(3));

-- Location: IOIBUF_X38_Y0_N8
\bidir_angle[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(3),
	o => \bidir_angle[3]~input_o\);

-- Location: LCCOMB_X37_Y11_N26
\inst2|pio_angle|read_mux_out[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[3]~10_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(3))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|pio_angle|data_dir\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \bidir_angle[3]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[3]~10_combout\);

-- Location: FF_X37_Y11_N27
\inst2|pio_angle|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[3]~10_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(3));

-- Location: FF_X34_Y19_N29
\inst2|pio_angle_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(3),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X34_Y19_N28
\inst2|rsp_xbar_mux_001|src_payload~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~89_combout\ = (\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(3) & ((\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_angle_s1_translator|av_readdata_pre\(3) & 
-- \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(3) & (((\inst2|pio_angle_s1_translator|av_readdata_pre\(3) & \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(3),
	datab => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|av_readdata_pre\(3),
	datad => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~89_combout\);

-- Location: LCCOMB_X31_Y20_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~19_combout\);

-- Location: LCCOMB_X31_Y20_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~19_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X31_Y20_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(3));

-- Location: FF_X34_Y19_N23
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X34_Y19_N22
\inst2|rsp_xbar_mux_001|src_payload~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~90_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- !\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~90_combout\);

-- Location: LCCOMB_X34_Y19_N2
\inst2|rsp_xbar_mux_001|src_payload~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~88_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & 
-- (((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30) & \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datad => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~88_combout\);

-- Location: LCCOMB_X34_Y19_N0
\inst2|rsp_xbar_mux_001|src_payload~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~92_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~91_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~89_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~90_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~91_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~89_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~90_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~88_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~92_combout\);

-- Location: LCCOMB_X34_Y19_N16
\inst2|rsp_xbar_mux_001|src_payload~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~94_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~93_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~92_combout\) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~93_combout\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datad => \inst2|rsp_xbar_mux_001|src_payload~92_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~94_combout\);

-- Location: FF_X34_Y19_N17
\inst2|nios2_qsys_0|d_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~94_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(3));

-- Location: LCCOMB_X30_Y19_N10
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(19),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(3),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4_combout\);

-- Location: LCCOMB_X23_Y20_N16
\inst2|nios2_qsys_0|E_src2_prelim[11]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst2|nios2_qsys_0|W_wr_data\(11),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[11]~12_combout\);

-- Location: FF_X23_Y20_N17
\inst2|nios2_qsys_0|E_src2_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[11]~12_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(11));

-- Location: LCCOMB_X29_Y20_N18
\inst2|nios2_qsys_0|E_stw_data[11]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(11),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_stw_data[11]~3_combout\);

-- Location: FF_X29_Y20_N27
\inst2|nios2_qsys_0|M_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[11]~4_combout\,
	asdata => \inst2|nios2_qsys_0|E_stw_data[11]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(11));

-- Location: FF_X35_Y14_N25
\inst2|pio_i_max|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(11),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(11));

-- Location: LCCOMB_X36_Y13_N30
\inst2|pio_i_max|readdata[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(11) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (\inst2|pio_i_max|data_out\(11) & !\inst2|nios2_qsys_0|M_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datab => \inst2|pio_i_max|data_out\(11),
	datad => \inst2|nios2_qsys_0|M_alu_result\(2),
	combout => \inst2|pio_i_max|readdata\(11));

-- Location: FF_X36_Y13_N31
\inst2|pio_i_max_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(11),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X32_Y16_N2
\inst2|pio_pwm_in|data_out[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|data_out[11]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(11),
	combout => \inst2|pio_pwm_in|data_out[11]~feeder_combout\);

-- Location: FF_X32_Y16_N3
\inst2|pio_pwm_in|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|data_out[11]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(11));

-- Location: LCCOMB_X32_Y16_N30
\inst2|pio_pwm_in|readdata[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(11) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_pwm_in|data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_pwm_in|data_out\(11),
	combout => \inst2|pio_pwm_in|readdata\(11));

-- Location: FF_X32_Y16_N31
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(11),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X32_Y15_N8
\inst2|rsp_xbar_mux_001|src_payload~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~97_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(11)) # ((\inst2|pio_i_max_s1_translator|av_readdata_pre\(11) & 
-- \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_i_max_s1_translator|av_readdata_pre\(11) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_i_max_s1_translator|av_readdata_pre\(11),
	datac => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(11),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~97_combout\);

-- Location: LCCOMB_X29_Y20_N30
\inst2|nios2_qsys_0|M_st_data[9]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data[9]~6_combout\,
	combout => \inst2|nios2_qsys_0|M_st_data[9]~feeder_combout\);

-- Location: FF_X29_Y20_N31
\inst2|nios2_qsys_0|M_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[9]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|E_stw_data[9]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(9));

-- Location: LCCOMB_X29_Y20_N6
\inst2|cmd_xbar_mux_001|src_payload~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~30_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(9),
	combout => \inst2|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X35_Y22_N18
\inst2|cmd_xbar_mux_001|src_payload~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~26_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(10),
	combout => \inst2|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X32_Y23_N4
\inst2|cmd_xbar_mux_001|src_payload~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~22_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(11),
	combout => \inst2|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X35_Y22_N16
\inst2|cmd_xbar_mux_001|src_payload~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~18_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(12),
	combout => \inst2|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: M9K_X33_Y17_N0
\inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_ASK2_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "cpu_ASK2:inst2|cpu_ASK2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|onchip_memory2_0|wren~0_combout\,
	portare => VCC,
	clk0 => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y15_N16
\inst2|rsp_xbar_mux_001|src_payload~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~98_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~135_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~97_combout\) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~135_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~97_combout\,
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst2|rsp_xbar_mux_001|src_payload~98_combout\);

-- Location: FF_X32_Y15_N17
\inst2|nios2_qsys_0|d_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~98_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(11));

-- Location: LCCOMB_X31_Y19_N20
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(27),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(11),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12_combout\);

-- Location: FF_X30_Y19_N11
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[3]~4_combout\,
	asdata => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(3));

-- Location: LCCOMB_X24_Y22_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(3),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~12_combout\);

-- Location: LCCOMB_X27_Y24_N22
\inst2|nios2_qsys_0|Mn_rot_step2[3]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(31),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(3),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[3]~8_combout\);

-- Location: FF_X27_Y24_N23
\inst2|nios2_qsys_0|Mn_rot_step2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[3]~8_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[27]~25_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(3));

-- Location: LCCOMB_X27_Y24_N10
\inst2|nios2_qsys_0|M2_rot~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(19),
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(3),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst2|nios2_qsys_0|M2_rot~5_combout\);

-- Location: FF_X27_Y24_N11
\inst2|nios2_qsys_0|M2_rot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(3));

-- Location: LCCOMB_X25_Y23_N18
\inst2|nios2_qsys_0|E_rot_mask[3]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst2|nios2_qsys_0|E_rot_mask[3]~5_combout\);

-- Location: FF_X25_Y23_N19
\inst2|nios2_qsys_0|M_rot_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_mask[3]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_mask\(3));

-- Location: LCCOMB_X24_Y22_N20
\inst2|nios2_qsys_0|M_shift_rot_result~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill0~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass0~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(3),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~10_combout\);

-- Location: LCCOMB_X24_Y22_N12
\inst2|nios2_qsys_0|M_shift_rot_result~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M2_rot\(3),
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~10_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~11_combout\);

-- Location: FF_X24_Y22_N13
\inst2|nios2_qsys_0|M_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(3));

-- Location: LCCOMB_X24_Y22_N16
\inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_result\(3),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~12_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(3),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\);

-- Location: LCCOMB_X29_Y20_N26
\inst2|nios2_qsys_0|M_st_data[11]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(3),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[3]~13_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|M_st_data[11]~4_combout\);

-- Location: FF_X32_Y19_N1
\inst2|nios2_qsys_0|M_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data[11]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(3));

-- Location: LCCOMB_X32_Y19_N0
\inst2|cmd_xbar_mux_001|src_payload~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~20_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|nios2_qsys_0|M_st_data\(3),
	combout => \inst2|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X32_Y15_N26
\inst2|rsp_xbar_mux_001|src_payload~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~105_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(4) & ((\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0)) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2))))) # (!\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(4) & (((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(4),
	datab => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst2|rsp_xbar_mux_001|src_payload~105_combout\);

-- Location: LCCOMB_X32_Y14_N10
\inst2|pio_lcd_data|data_dir[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_dir[2]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(2),
	combout => \inst2|pio_lcd_data|data_dir[2]~feeder_combout\);

-- Location: FF_X32_Y14_N11
\inst2|pio_lcd_data|data_dir[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_dir[2]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_dir\(2));

-- Location: LCCOMB_X32_Y14_N26
\inst2|pio_lcd_data|read_mux_out[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|read_mux_out[2]~6_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_lcd_data|data_dir\(2)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_port_lcd_data[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bidir_port_lcd_data[2]~input_o\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_lcd_data|data_dir\(2),
	combout => \inst2|pio_lcd_data|read_mux_out[2]~6_combout\);

-- Location: FF_X32_Y14_N27
\inst2|pio_lcd_data|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|read_mux_out[2]~6_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|readdata\(2));

-- Location: FF_X34_Y15_N17
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_lcd_data|readdata\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X29_Y14_N8
\inst2|pio_lcd_control|data_out[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control|data_out[2]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(2),
	combout => \inst2|pio_lcd_control|data_out[2]~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N24
\inst2|pio_lcd_control|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control|always0~1_combout\ = (!\inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0) & (\inst2|pio_lcd_control|always0~0_combout\ & (!\inst2|pio_lcd_control_s1_translator|wait_latency_counter\(1) & 
-- \inst2|pio_res_nwr|always0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(0),
	datab => \inst2|pio_lcd_control|always0~0_combout\,
	datac => \inst2|pio_lcd_control_s1_translator|wait_latency_counter\(1),
	datad => \inst2|pio_res_nwr|always0~1_combout\,
	combout => \inst2|pio_lcd_control|always0~1_combout\);

-- Location: FF_X29_Y14_N9
\inst2|pio_lcd_control|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control|data_out[2]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_control|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control|data_out\(2));

-- Location: LCCOMB_X34_Y15_N6
\inst2|pio_lcd_control|readdata[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control|readdata\(2) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_lcd_control|data_out\(2) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|pio_lcd_control|data_out\(2),
	datad => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_lcd_control|readdata\(2));

-- Location: FF_X34_Y15_N7
\inst2|pio_lcd_control_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control|readdata\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X34_Y15_N16
\inst2|rsp_xbar_mux_001|src_payload~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~101_combout\ = (\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(2)) # ((\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_lcd_control_s1_translator|av_readdata_pre\(2))))) # (!\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|pio_lcd_control_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(2),
	datad => \inst2|pio_lcd_control_s1_translator|av_readdata_pre\(2),
	combout => \inst2|rsp_xbar_mux_001|src_payload~101_combout\);

-- Location: LCCOMB_X35_Y15_N8
\inst2|pio_i_max|data_out[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|data_out[2]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(2),
	combout => \inst2|pio_i_max|data_out[2]~feeder_combout\);

-- Location: FF_X35_Y15_N9
\inst2|pio_i_max|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|data_out[2]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(2));

-- Location: LCCOMB_X34_Y15_N30
\inst2|pio_i_max|readdata[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(2) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_i_max|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_i_max|data_out\(2),
	combout => \inst2|pio_i_max|readdata\(2));

-- Location: FF_X34_Y15_N31
\inst2|pio_i_max_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(2));

-- Location: FF_X34_Y15_N1
\inst2|pio_pwm_in|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(2));

-- Location: LCCOMB_X34_Y15_N24
\inst2|pio_pwm_in|readdata[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(2) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_pwm_in|data_out\(2) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datab => \inst2|pio_pwm_in|data_out\(2),
	datad => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_pwm_in|readdata\(2));

-- Location: FF_X34_Y15_N25
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X34_Y15_N26
\inst2|rsp_xbar_mux_001|src_payload~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~103_combout\ = (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(2)) # ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_i_max_s1_translator|av_readdata_pre\(2))))) # (!\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_i_max_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_i_max_s1_translator|av_readdata_pre\(2),
	datad => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(2),
	combout => \inst2|rsp_xbar_mux_001|src_payload~103_combout\);

-- Location: LCCOMB_X37_Y11_N18
\inst2|pio_angle|data_dir[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[2]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(2),
	combout => \inst2|pio_angle|data_dir[2]~feeder_combout\);

-- Location: FF_X37_Y11_N19
\inst2|pio_angle|data_dir[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[2]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(2));

-- Location: LCCOMB_X37_Y11_N12
\inst2|pio_angle|read_mux_out[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[2]~12_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_angle|data_dir\(2)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_angle[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bidir_angle[2]~input_o\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_angle|data_dir\(2),
	combout => \inst2|pio_angle|read_mux_out[2]~12_combout\);

-- Location: FF_X37_Y11_N13
\inst2|pio_angle|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[2]~12_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(2));

-- Location: FF_X34_Y15_N3
\inst2|pio_angle_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(2),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X30_Y24_N2
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X30_Y24_N26
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # 
-- (!\inst2|jtag_uart_0|fifo_rd~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X30_Y24_N27
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X35_Y18_N10
\inst2|addr_router_001|Equal17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal17~0_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(7) & (\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|addr_router_001|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(7),
	datab => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|addr_router_001|Equal8~0_combout\,
	combout => \inst2|addr_router_001|Equal17~0_combout\);

-- Location: LCCOMB_X35_Y18_N6
\inst2|jtag_uart_0|av_waitrequest~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_waitrequest~2_combout\ = (!\inst2|jtag_uart_0|av_waitrequest~q\ & (!\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst2|addr_router_001|Equal17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|av_waitrequest~q\,
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|addr_router_001|Equal17~0_combout\,
	combout => \inst2|jtag_uart_0|av_waitrequest~2_combout\);

-- Location: LCCOMB_X34_Y18_N24
\inst2|jtag_uart_0|fifo_rd~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|fifo_rd~2_combout\ = (\inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ 
-- & \inst2|jtag_uart_0|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst2|jtag_uart_0|av_waitrequest~2_combout\,
	combout => \inst2|jtag_uart_0|fifo_rd~2_combout\);

-- Location: LCCOMB_X30_Y24_N14
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst2|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst2|jtag_uart_0|wr_rfifo~combout\ $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|wr_rfifo~combout\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X30_Y24_N4
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = \inst2|jtag_uart_0|fifo_rd~2_combout\ $ (((\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X30_Y24_N15
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X30_Y24_N18
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst2|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst2|jtag_uart_0|wr_rfifo~combout\ $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|wr_rfifo~combout\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X30_Y24_N19
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X30_Y24_N20
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst2|jtag_uart_0|wr_rfifo~combout\)))))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst2|jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst2|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X30_Y24_N22
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X30_Y24_N23
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X30_Y24_N28
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X30_Y24_N8
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst2|jtag_uart_0|fifo_rd~2_combout\ & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & 
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X30_Y24_N9
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X30_Y24_N24
\inst2|jtag_uart_0|wr_rfifo\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|wr_rfifo~combout\ = (\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst2|jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X20_Y23_N22
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X20_Y23_N12
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X21_Y24_N29
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X24_Y25_N2
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X24_Y25_N3
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X24_Y25_N4
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y25_N5
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X24_Y25_N6
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y25_N7
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X24_Y25_N8
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y25_N9
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X24_Y25_N10
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X24_Y25_N11
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X24_Y25_N12
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X24_Y25_N13
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X23_Y25_N6
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X23_Y25_N7
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X23_Y25_N8
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y25_N9
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X23_Y25_N10
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y25_N11
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X23_Y25_N12
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y25_N13
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X23_Y25_N14
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y25_N15
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X23_Y25_N16
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X23_Y25_N17
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X23_Y24_N15
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X23_Y24_N26
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|r_val~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X34_Y16_N18
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X34_Y16_N19
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X34_Y16_N20
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X34_Y16_N21
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X34_Y16_N22
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X34_Y16_N23
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X34_Y16_N24
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X34_Y16_N25
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X34_Y16_N26
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X34_Y16_N27
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X34_Y16_N28
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X34_Y16_N29
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X32_Y20_N8
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X32_Y20_N9
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X32_Y20_N10
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X32_Y20_N11
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X32_Y20_N12
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X32_Y20_N13
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X32_Y20_N14
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X32_Y20_N15
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X32_Y20_N16
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X32_Y20_N17
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X32_Y20_N18
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X32_Y20_N19
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X20_Y23_N16
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X20_Y23_N17
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X20_Y23_N30
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X20_Y23_N31
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: FF_X20_Y23_N21
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X21_Y23_N16
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X21_Y23_N17
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X20_Y23_N14
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X21_Y23_N2
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: FF_X21_Y23_N3
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X21_Y23_N28
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCCOMB_X21_Y23_N6
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: FF_X21_Y23_N7
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X21_Y25_N6
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: LCCOMB_X20_Y23_N6
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\);

-- Location: FF_X21_Y25_N7
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X21_Y25_N12
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X21_Y25_N13
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X21_Y23_N26
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X21_Y23_N24
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X21_Y23_N25
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X21_Y25_N2
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X21_Y25_N3
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X21_Y23_N18
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X21_Y23_N19
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X21_Y25_N24
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X21_Y25_N25
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: FF_X21_Y25_N15
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X21_Y25_N28
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X21_Y25_N29
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: FF_X21_Y25_N11
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X34_Y15_N28
\inst2|jtag_uart_0|av_readdata[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata[2]~7_combout\ = (\inst2|jtag_uart_0|read_0~q\ & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|read_0~q\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \inst2|jtag_uart_0|av_readdata[2]~7_combout\);

-- Location: FF_X34_Y15_N29
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata[2]~7_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X34_Y15_N2
\inst2|rsp_xbar_mux_001|src_payload~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~100_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2)) # 
-- ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_angle_s1_translator|av_readdata_pre\(2))))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_angle_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|av_readdata_pre\(2),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \inst2|rsp_xbar_mux_001|src_payload~100_combout\);

-- Location: LCCOMB_X34_Y15_N20
\inst2|rsp_xbar_mux_001|src_payload~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~104_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~102_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~101_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~103_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~102_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~101_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~103_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~100_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~104_combout\);

-- Location: LCCOMB_X32_Y15_N18
\inst2|rsp_xbar_mux_001|src_payload~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~106_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~105_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~104_combout\) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \inst2|rsp_xbar_mux_001|src_payload~105_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~104_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~106_combout\);

-- Location: FF_X32_Y15_N19
\inst2|nios2_qsys_0|d_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~106_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(2));

-- Location: LCCOMB_X29_Y22_N0
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(18),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(2),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3_combout\);

-- Location: FF_X29_Y22_N1
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[2]~3_combout\,
	asdata => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[10]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(2));

-- Location: FF_X18_Y19_N5
\inst2|nios2_qsys_0|M_mul_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[2]~36_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(2));

-- Location: LCCOMB_X27_Y23_N6
\inst2|nios2_qsys_0|M2_rot~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(18),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(2),
	combout => \inst2|nios2_qsys_0|M2_rot~6_combout\);

-- Location: FF_X27_Y23_N7
\inst2|nios2_qsys_0|M2_rot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(2));

-- Location: LCCOMB_X26_Y23_N24
\inst2|nios2_qsys_0|M_shift_rot_result~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~12_combout\,
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M2_rot\(2),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~13_combout\);

-- Location: FF_X26_Y23_N25
\inst2|nios2_qsys_0|M_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(2));

-- Location: LCCOMB_X26_Y23_N10
\inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(2),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~14_combout\);

-- Location: LCCOMB_X23_Y19_N26
\inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datab => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(2),
	datac => \inst2|nios2_qsys_0|M_mul_result\(2),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~14_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\);

-- Location: FF_X23_Y19_N27
\inst2|nios2_qsys_0|W_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(2));

-- Location: LCCOMB_X23_Y19_N0
\inst2|nios2_qsys_0|E_src2_prelim[2]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|W_wr_data\(2),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[2]~3_combout\);

-- Location: FF_X23_Y19_N1
\inst2|nios2_qsys_0|E_src2_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[2]~3_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(2));

-- Location: LCCOMB_X23_Y19_N18
\inst2|nios2_qsys_0|M_st_data[10]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\,
	datac => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src2_prelim\(2),
	combout => \inst2|nios2_qsys_0|M_st_data[10]~5_combout\);

-- Location: LCCOMB_X29_Y20_N20
\inst2|nios2_qsys_0|M_st_data[10]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data[10]~5_combout\,
	combout => \inst2|nios2_qsys_0|M_st_data[10]~feeder_combout\);

-- Location: FF_X29_Y20_N21
\inst2|nios2_qsys_0|M_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[10]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|E_stw_data[10]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(10));

-- Location: LCCOMB_X35_Y22_N8
\inst2|cmd_xbar_mux|src_payload~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~28_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(10),
	combout => \inst2|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X35_Y22_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(10));

-- Location: LCCOMB_X35_Y24_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[10]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[10]~7_combout\);

-- Location: FF_X35_Y24_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[10]~7_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(13),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X35_Y22_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(10),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(10),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~27_combout\);

-- Location: LCCOMB_X35_Y24_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[9]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[9]~6_combout\);

-- Location: LCCOMB_X36_Y24_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X36_Y24_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12));

-- Location: FF_X35_Y24_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[9]~6_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X29_Y20_N28
\inst2|cmd_xbar_mux|src_payload~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~31_combout\ = (\inst2|nios2_qsys_0|M_st_data\(9) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(9),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X29_Y20_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(9));

-- Location: LCCOMB_X29_Y20_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(9),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~30_combout\);

-- Location: LCCOMB_X32_Y24_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(15),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X32_Y24_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~34_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X35_Y24_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(12),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X35_Y24_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~30_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X36_Y24_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~77\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(12),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(12),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X36_Y24_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~78\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~77_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(14),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X36_Y24_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~78_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X36_Y24_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~80\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~79_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(13),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\);

-- Location: FF_X36_Y24_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~80_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X36_Y24_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~68\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~67_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(12),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X36_Y24_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~68_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X35_Y23_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X35_Y23_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X36_Y24_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~69\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(9),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(9),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X36_Y24_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~70\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~69_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X36_Y24_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~70_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X35_Y23_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(8),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X35_Y23_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X35_Y24_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[8]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[8]~5_combout\);

-- Location: LCCOMB_X37_Y24_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(11),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X37_Y24_N21
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11));

-- Location: FF_X35_Y24_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[8]~5_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(11),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X36_Y24_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~71\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(8),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X36_Y24_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~72\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(10),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~71_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X36_Y24_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~72_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X37_Y24_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(9),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X37_Y24_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X34_Y23_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X34_Y23_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X34_Y23_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux30~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X37_Y24_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X37_Y24_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(8),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X36_Y23_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~60\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~59_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X36_Y23_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~60_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X34_Y23_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(7),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X34_Y23_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~18_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X35_Y24_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X35_Y24_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~10_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X36_Y23_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~40\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(4),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCCOMB_X36_Y23_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~41\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(6),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\);

-- Location: FF_X36_Y23_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X35_Y24_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|Equal0~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X35_Y24_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X36_Y23_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X36_Y23_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X36_Y23_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X37_Y23_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(1),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X37_Y23_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X35_Y24_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(1),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X35_Y24_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~1_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X36_Y23_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X36_Y23_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~14_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X36_Y23_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X32_Y25_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(2),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X32_Y25_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X35_Y24_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(2),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X35_Y24_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~2_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X34_Y23_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(2),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(2),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X36_Y23_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X36_Y23_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X37_Y24_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(3),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X37_Y24_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X35_Y24_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(3),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X35_Y24_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~5_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X34_Y23_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(3),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X36_Y23_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(5),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X36_Y23_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X37_Y24_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(4),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X37_Y24_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4));

-- Location: FF_X35_Y24_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[1]~1_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(4),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X31_Y20_N6
\inst2|cmd_xbar_mux|src_payload~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~3_combout\ = (\inst2|nios2_qsys_0|M_st_data\(1) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(1),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X31_Y20_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(1));

-- Location: LCCOMB_X36_Y23_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(1),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(1),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X31_Y21_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~20_combout\);

-- Location: FF_X31_Y21_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(19));

-- Location: FF_X30_Y21_N1
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(19),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X30_Y21_N10
\inst2|rsp_xbar_mux|src_data[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(19) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19)) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19))))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst2|rsp_xbar_mux|src_data\(19));

-- Location: FF_X30_Y21_N11
\inst2|nios2_qsys_0|i_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(19),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(19));

-- Location: LCCOMB_X25_Y16_N0
\inst2|nios2_qsys_0|F_iw[6]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst2|nios2_qsys_0|F_iw[6]~27_combout\);

-- Location: FF_X25_Y16_N1
\inst2|nios2_qsys_0|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[6]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(6));

-- Location: LCCOMB_X24_Y17_N22
\inst2|nios2_qsys_0|D_src2_imm[0]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(2),
	datad => \inst2|nios2_qsys_0|D_iw\(6),
	combout => \inst2|nios2_qsys_0|D_src2_imm[0]~7_combout\);

-- Location: FF_X24_Y17_N23
\inst2|nios2_qsys_0|E_src2_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[0]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(0));

-- Location: LCCOMB_X24_Y20_N0
\inst2|nios2_qsys_0|M_mul_src2[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_st_data[8]~7_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(0),
	combout => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\);

-- Location: LCCOMB_X26_Y21_N8
\inst2|nios2_qsys_0|Add8|auto_generated|_~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~7_combout\);

-- Location: LCCOMB_X28_Y16_N10
\inst2|nios2_qsys_0|E_mem_byte_en[0]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(4),
	datab => \inst2|nios2_qsys_0|E_iw\(3),
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[1]~2_combout\,
	combout => \inst2|nios2_qsys_0|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X28_Y16_N11
\inst2|nios2_qsys_0|M_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_mem_byte_en[0]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mem_byte_en\(0));

-- Location: LCCOMB_X31_Y22_N0
\inst2|cmd_xbar_mux|src_data[32]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(32) = (\inst2|cmd_xbar_mux|saved_grant\(0)) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_mem_byte_en\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|nios2_qsys_0|M_mem_byte_en\(0),
	combout => \inst2|cmd_xbar_mux|src_data\(32));

-- Location: FF_X31_Y22_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X30_Y25_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|byteenable\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X32_Y24_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~7_combout\);

-- Location: FF_X32_Y24_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(6));

-- Location: FF_X32_Y15_N31
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X34_Y13_N12
\inst1|DATA_OUT_ADC[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[6]~feeder_combout\ = \inst1|SHIFT_REG_REC\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(6),
	combout => \inst1|DATA_OUT_ADC[6]~feeder_combout\);

-- Location: FF_X34_Y13_N13
\inst1|DATA_OUT_ADC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[6]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(6));

-- Location: LCCOMB_X34_Y13_N16
\inst2|pio_sdo_adc|read_mux_out[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(6) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(6),
	combout => \inst2|pio_sdo_adc|read_mux_out\(6));

-- Location: FF_X34_Y13_N17
\inst2|pio_sdo_adc|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(6),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(6));

-- Location: FF_X32_Y15_N13
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(6),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X32_Y15_N12
\inst2|rsp_xbar_mux_001|src_payload~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~54_combout\ = (\inst2|pio_i_max_s1_translator|av_readdata_pre\(6) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(6))))) # (!\inst2|pio_i_max_s1_translator|av_readdata_pre\(6) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|av_readdata_pre\(6),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(6),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~54_combout\);

-- Location: LCCOMB_X32_Y15_N30
\inst2|rsp_xbar_mux_001|src_payload~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~125_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~54_combout\) # ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst2|rsp_xbar_mux_001|src_payload~54_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~125_combout\);

-- Location: LCCOMB_X31_Y16_N8
\inst2|rsp_xbar_mux_001|src_payload~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~55_combout\ = (\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(6) & ((\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6))))) # (!\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(6) & (((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(6),
	datab => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst2|rsp_xbar_mux_001|src_payload~55_combout\);

-- Location: IOIBUF_X43_Y0_N15
\bidir_angle[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(6),
	o => \bidir_angle[6]~input_o\);

-- Location: LCCOMB_X37_Y11_N2
\inst2|pio_angle|read_mux_out[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[6]~4_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(6))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle|data_dir\(6),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \bidir_angle[6]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[6]~4_combout\);

-- Location: FF_X37_Y11_N3
\inst2|pio_angle|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[6]~4_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(6));

-- Location: FF_X34_Y15_N9
\inst2|pio_angle_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(6),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(6));

-- Location: IOIBUF_X20_Y0_N8
\bidir_port_lcd_data[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_port_lcd_data(6),
	o => \bidir_port_lcd_data[6]~input_o\);

-- Location: LCCOMB_X30_Y15_N28
\inst2|pio_lcd_data|data_dir[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_dir[6]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(6),
	combout => \inst2|pio_lcd_data|data_dir[6]~feeder_combout\);

-- Location: FF_X30_Y15_N29
\inst2|pio_lcd_data|data_dir[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_dir[6]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_dir\(6));

-- Location: LCCOMB_X30_Y15_N2
\inst2|pio_lcd_data|read_mux_out[6]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|read_mux_out[6]~2_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & ((\inst2|pio_lcd_data|data_dir\(6)))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & (\bidir_port_lcd_data[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \bidir_port_lcd_data[6]~input_o\,
	datad => \inst2|pio_lcd_data|data_dir\(6),
	combout => \inst2|pio_lcd_data|read_mux_out[6]~2_combout\);

-- Location: FF_X30_Y15_N3
\inst2|pio_lcd_data|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|read_mux_out[6]~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|readdata\(6));

-- Location: LCCOMB_X30_Y15_N16
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator|av_readdata_pre[6]~feeder_combout\ = \inst2|pio_lcd_data|readdata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_lcd_data|readdata\(6),
	combout => \inst2|pio_lcd_data_s1_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: FF_X30_Y15_N17
\inst2|pio_lcd_data_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator|av_readdata_pre[6]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X34_Y15_N8
\inst2|rsp_xbar_mux_001|src_payload~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~53_combout\ = (\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_lcd_data_s1_translator|av_readdata_pre\(6)) # ((\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_angle_s1_translator|av_readdata_pre\(6))))) # (!\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_angle_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|av_readdata_pre\(6),
	datad => \inst2|pio_lcd_data_s1_translator|av_readdata_pre\(6),
	combout => \inst2|rsp_xbar_mux_001|src_payload~53_combout\);

-- Location: LCCOMB_X30_Y19_N4
\inst2|rsp_xbar_mux_001|src_payload~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~56_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~52_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~125_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~55_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~52_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~125_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~55_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~53_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~56_combout\);

-- Location: FF_X30_Y19_N5
\inst2|nios2_qsys_0|d_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~56_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(6));

-- Location: LCCOMB_X30_Y19_N28
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(22),
	datab => \inst2|nios2_qsys_0|d_readdata_d1\(6),
	datad => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7_combout\);

-- Location: LCCOMB_X30_Y20_N0
\inst2|rsp_xbar_mux_001|src_payload~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~61_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14)) # ((\inst2|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14))))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (\inst2|rsp_xbar_demux|src1_valid~combout\ & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst2|rsp_xbar_mux_001|src_payload~61_combout\);

-- Location: LCCOMB_X34_Y12_N8
\inst1|SHIFT_REG_REC~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~0_combout\ = (\inst3|n_RESET~q\ & \inst1|SHIFT_REG_REC\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|n_RESET~q\,
	datad => \inst1|SHIFT_REG_REC\(13),
	combout => \inst1|SHIFT_REG_REC~0_combout\);

-- Location: FF_X34_Y12_N9
\inst1|SHIFT_REG_REC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~0_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(14));

-- Location: LCCOMB_X35_Y12_N10
\inst1|DATA_OUT_ADC[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[14]~feeder_combout\ = \inst1|SHIFT_REG_REC\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(14),
	combout => \inst1|DATA_OUT_ADC[14]~feeder_combout\);

-- Location: FF_X35_Y12_N11
\inst1|DATA_OUT_ADC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[14]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(14));

-- Location: LCCOMB_X34_Y14_N0
\inst2|pio_sdo_adc|read_mux_out[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(14) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(14),
	combout => \inst2|pio_sdo_adc|read_mux_out\(14));

-- Location: FF_X34_Y14_N1
\inst2|pio_sdo_adc|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(14),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(14));

-- Location: FF_X35_Y15_N7
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(14),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X35_Y15_N6
\inst2|rsp_xbar_mux_001|src_payload~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~60_combout\ = (\inst2|pio_i_max_s1_translator|av_readdata_pre\(14) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(14))))) # (!\inst2|pio_i_max_s1_translator|av_readdata_pre\(14) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|av_readdata_pre\(14),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(14),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~60_combout\);

-- Location: LCCOMB_X31_Y19_N24
\inst2|rsp_xbar_mux_001|src_payload~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~58_combout\ = (\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(14) & \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(14),
	datac => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~58_combout\);

-- Location: LCCOMB_X31_Y19_N12
\inst2|rsp_xbar_mux_001|src_payload~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~62_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~59_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~61_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~60_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~59_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~61_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~60_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~58_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~62_combout\);

-- Location: FF_X31_Y19_N13
\inst2|nios2_qsys_0|d_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~62_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(14));

-- Location: LCCOMB_X31_Y19_N8
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(30),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(14),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14]~1_combout\);

-- Location: FF_X30_Y19_N29
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[6]~7_combout\,
	asdata => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[14]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(6));

-- Location: FF_X27_Y23_N1
\inst2|nios2_qsys_0|Mn_rot_step2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[22]~15_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[14]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(22));

-- Location: FF_X27_Y23_N3
\inst2|nios2_qsys_0|Mn_rot_step2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[6]~14_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[30]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(6));

-- Location: LCCOMB_X27_Y23_N28
\inst2|nios2_qsys_0|M2_rot~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(22),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(6),
	combout => \inst2|nios2_qsys_0|M2_rot~2_combout\);

-- Location: FF_X27_Y23_N29
\inst2|nios2_qsys_0|M2_rot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(6));

-- Location: LCCOMB_X26_Y23_N18
\inst2|nios2_qsys_0|M_shift_rot_result~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~4_combout\,
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M2_rot\(6),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~5_combout\);

-- Location: FF_X26_Y23_N19
\inst2|nios2_qsys_0|M_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(6));

-- Location: LCCOMB_X24_Y19_N28
\inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(6),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(6),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~6_combout\);

-- Location: LCCOMB_X24_Y19_N14
\inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(6),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(6),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~6_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\);

-- Location: LCCOMB_X24_Y19_N16
\inst2|nios2_qsys_0|E_src1[6]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[6]~7_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(6),
	combout => \inst2|nios2_qsys_0|E_src1[6]~1_combout\);

-- Location: LCCOMB_X27_Y16_N16
\inst2|nios2_qsys_0|E_alu_result[6]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_extra_pc\(4),
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[7]~14_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	combout => \inst2|nios2_qsys_0|E_alu_result[6]~28_combout\);

-- Location: LCCOMB_X28_Y21_N6
\inst2|nios2_qsys_0|E_alu_result[6]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[6]~1_combout\,
	datab => \inst2|nios2_qsys_0|E_compare_op\(1),
	datac => \inst2|nios2_qsys_0|M_mul_src2[6]~6_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[6]~29_combout\);

-- Location: LCCOMB_X28_Y21_N8
\inst2|nios2_qsys_0|E_alu_result[6]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datab => \inst2|nios2_qsys_0|E_alu_result[6]~28_combout\,
	datad => \inst2|nios2_qsys_0|E_alu_result[6]~29_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[6]~30_combout\);

-- Location: FF_X28_Y21_N9
\inst2|nios2_qsys_0|M_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[6]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(6));

-- Location: LCCOMB_X32_Y21_N22
\inst2|cmd_xbar_mux_001|src_data[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(42) = (\inst2|nios2_qsys_0|ic_fill_line\(1) & ((\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_alu_result\(6))))) # (!\inst2|nios2_qsys_0|ic_fill_line\(1) & 
-- (\inst2|cmd_xbar_mux_001|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_line\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|nios2_qsys_0|M_alu_result\(6),
	combout => \inst2|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X32_Y24_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~5_combout\);

-- Location: FF_X32_Y24_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(15));

-- Location: FF_X30_Y20_N13
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X30_Y20_N26
\inst2|rsp_xbar_mux|src_data[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(15) = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15)) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15))))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(15),
	combout => \inst2|rsp_xbar_mux|src_data\(15));

-- Location: FF_X30_Y20_N27
\inst2|nios2_qsys_0|i_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(15));

-- Location: FF_X29_Y19_N19
\inst2|nios2_qsys_0|W_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(1));

-- Location: LCCOMB_X29_Y19_N10
\inst2|nios2_qsys_0|E_src1_prelim[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst2|nios2_qsys_0|W_wr_data\(1),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[1]~2_combout\);

-- Location: FF_X29_Y19_N11
\inst2|nios2_qsys_0|E_src1_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[1]~2_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(1));

-- Location: LCCOMB_X29_Y19_N26
\inst2|nios2_qsys_0|M_mul_src1_nxt[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(1),
	combout => \inst2|nios2_qsys_0|M_mul_src1_nxt[1]~1_combout\);

-- Location: FF_X14_Y18_N13
\inst2|nios2_qsys_0|M_mul_partial_prod[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[22]~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(22));

-- Location: LCCOMB_X18_Y18_N14
\inst2|nios2_qsys_0|M_mul_result[23]~78\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(23),
	datab => \inst2|nios2_qsys_0|M_mul_result\(23),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[22]~77\,
	combout => \inst2|nios2_qsys_0|M_mul_result[23]~78_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[23]~79\);

-- Location: FF_X14_Y18_N15
\inst2|nios2_qsys_0|M_mul_partial_prod[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[23]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(23));

-- Location: FF_X18_Y18_N15
\inst2|nios2_qsys_0|M_mul_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[23]~78_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(23),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(23));

-- Location: FF_X14_Y18_N17
\inst2|nios2_qsys_0|M_mul_partial_prod[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[24]~32_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(24));

-- Location: FF_X18_Y18_N17
\inst2|nios2_qsys_0|M_mul_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[24]~80_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(24),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(24));

-- Location: LCCOMB_X25_Y23_N8
\inst2|nios2_qsys_0|E_rot_mask[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	combout => \inst2|nios2_qsys_0|E_rot_mask[0]~0_combout\);

-- Location: FF_X25_Y23_N9
\inst2|nios2_qsys_0|M_rot_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_mask[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_mask\(0));

-- Location: LCCOMB_X25_Y22_N28
\inst2|nios2_qsys_0|M_shift_rot_result~44\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_pass3~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill3~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(0),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~44_combout\);

-- Location: LCCOMB_X25_Y22_N18
\inst2|nios2_qsys_0|M_shift_rot_result~45\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M2_rot\(24),
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~44_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~45_combout\);

-- Location: FF_X25_Y22_N19
\inst2|nios2_qsys_0|M_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~45_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(24));

-- Location: LCCOMB_X25_Y19_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~46_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_result\(24),
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(24),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\);

-- Location: LCCOMB_X26_Y19_N24
\inst2|nios2_qsys_0|M_mul_src1[24]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(24),
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[24]~47_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src1[24]~8_combout\);

-- Location: LCCOMB_X27_Y21_N0
\inst2|nios2_qsys_0|M_rot_step1[25]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	datad => \inst2|nios2_qsys_0|Add12~1_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[25]~18_combout\);

-- Location: FF_X27_Y21_N1
\inst2|nios2_qsys_0|M_rot_step1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[25]~18_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[23]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(25));

-- Location: LCCOMB_X26_Y22_N28
\inst2|nios2_qsys_0|Mn_rot_step2[25]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_step1\(21),
	datab => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(25),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[25]~21_combout\);

-- Location: FF_X27_Y22_N1
\inst2|nios2_qsys_0|M_rot_step1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[13]~21_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[11]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(13));

-- Location: LCCOMB_X26_Y22_N4
\inst2|nios2_qsys_0|Mn_rot_step2[17]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_step1\(17),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(13),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(2),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[17]~5_combout\);

-- Location: FF_X26_Y22_N29
\inst2|nios2_qsys_0|Mn_rot_step2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[25]~21_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[17]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(25));

-- Location: LCCOMB_X26_Y22_N24
\inst2|nios2_qsys_0|M2_rot~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(9),
	datab => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(25),
	combout => \inst2|nios2_qsys_0|M2_rot~13_combout\);

-- Location: FF_X26_Y22_N25
\inst2|nios2_qsys_0|M2_rot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(9));

-- Location: LCCOMB_X25_Y22_N2
\inst2|nios2_qsys_0|M_shift_rot_result~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result~26_combout\,
	datad => \inst2|nios2_qsys_0|M2_rot\(9),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~27_combout\);

-- Location: FF_X25_Y22_N3
\inst2|nios2_qsys_0|M_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(9));

-- Location: LCCOMB_X29_Y19_N24
\inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~28_combout\,
	datab => \inst2|nios2_qsys_0|M_shift_rot_result\(9),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_result\(9),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\);

-- Location: LCCOMB_X29_Y19_N20
\inst2|nios2_qsys_0|E_src1[9]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[9]~29_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(9),
	combout => \inst2|nios2_qsys_0|E_src1[9]~13_combout\);

-- Location: LCCOMB_X20_Y16_N30
\inst2|nios2_qsys_0|D_extra_pc[7]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_pc_plus_one\(7),
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(7),
	datac => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(21),
	combout => \inst2|nios2_qsys_0|D_extra_pc[7]~7_combout\);

-- Location: FF_X20_Y16_N31
\inst2|nios2_qsys_0|E_extra_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[7]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(7));

-- Location: LCCOMB_X27_Y17_N4
\inst2|nios2_qsys_0|E_alu_result[9]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[10]~20_combout\,
	datad => \inst2|nios2_qsys_0|E_extra_pc\(7),
	combout => \inst2|nios2_qsys_0|E_alu_result[9]~22_combout\);

-- Location: LCCOMB_X27_Y17_N6
\inst2|nios2_qsys_0|E_alu_result[9]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|E_compare_op\(0),
	datac => \inst2|nios2_qsys_0|M_mul_src2[9]~9_combout\,
	datad => \inst2|nios2_qsys_0|E_src1[9]~13_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[9]~23_combout\);

-- Location: LCCOMB_X27_Y17_N14
\inst2|nios2_qsys_0|E_alu_result[9]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_alu_result[9]~22_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[9]~23_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[9]~24_combout\);

-- Location: FF_X27_Y17_N15
\inst2|nios2_qsys_0|M_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[9]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(9));

-- Location: LCCOMB_X32_Y22_N2
\inst2|cmd_xbar_mux|src_data[45]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(45) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(9)) # ((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_line\(4))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_line\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|nios2_qsys_0|M_alu_result\(9),
	datac => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|nios2_qsys_0|ic_fill_line\(4),
	combout => \inst2|cmd_xbar_mux|src_data\(45));

-- Location: FF_X32_Y22_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(7));

-- Location: LCCOMB_X32_Y22_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(7),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X31_Y21_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~24_combout\);

-- Location: FF_X31_Y21_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(18));

-- Location: FF_X30_Y21_N3
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(18),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X30_Y21_N4
\inst2|rsp_xbar_mux|src_data[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(18) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18)) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18))))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst2|rsp_xbar_mux|src_data\(18));

-- Location: FF_X30_Y21_N5
\inst2|nios2_qsys_0|i_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(18),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(18));

-- Location: LCCOMB_X25_Y16_N18
\inst2|nios2_qsys_0|F_iw[20]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst2|nios2_qsys_0|F_iw[20]~28_combout\);

-- Location: FF_X25_Y16_N19
\inst2|nios2_qsys_0|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[20]~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(20));

-- Location: LCCOMB_X20_Y18_N22
\inst2|nios2_qsys_0|D_dst_regnum[3]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(25),
	datab => \inst2|nios2_qsys_0|D_iw\(20),
	datac => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datad => \inst2|nios2_qsys_0|D_dst_regnum[0]~3_combout\,
	combout => \inst2|nios2_qsys_0|D_dst_regnum[3]~8_combout\);

-- Location: FF_X20_Y18_N23
\inst2|nios2_qsys_0|E_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_dst_regnum[3]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_dst_regnum\(3));

-- Location: FF_X20_Y18_N31
\inst2|nios2_qsys_0|M_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_dst_regnum\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_dst_regnum\(3));

-- Location: LCCOMB_X20_Y20_N8
\inst2|nios2_qsys_0|E_src2_prelim[4]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(4),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src2_prelim[4]~5_combout\);

-- Location: FF_X20_Y20_N9
\inst2|nios2_qsys_0|E_src2_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[4]~5_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(4));

-- Location: LCCOMB_X29_Y20_N8
\inst2|nios2_qsys_0|M_st_data[12]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(4),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\,
	combout => \inst2|nios2_qsys_0|M_st_data[12]~3_combout\);

-- Location: LCCOMB_X25_Y16_N20
\inst2|nios2_qsys_0|F_iw[10]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst2|nios2_qsys_0|F_iw[10]~23_combout\);

-- Location: FF_X25_Y16_N21
\inst2|nios2_qsys_0|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[10]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(10));

-- Location: LCCOMB_X24_Y17_N6
\inst2|nios2_qsys_0|D_src2_imm[4]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(10),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[4]~3_combout\);

-- Location: FF_X24_Y17_N7
\inst2|nios2_qsys_0|E_src2_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[4]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(4));

-- Location: LCCOMB_X24_Y20_N16
\inst2|nios2_qsys_0|M_mul_src2[4]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|M_st_data[12]~3_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(4),
	combout => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\);

-- Location: LCCOMB_X28_Y23_N8
\inst2|nios2_qsys_0|Add12~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_rot_right~q\,
	cin => \inst2|nios2_qsys_0|Add12~8\,
	combout => \inst2|nios2_qsys_0|Add12~9_combout\);

-- Location: FF_X28_Y23_N9
\inst2|nios2_qsys_0|M_rot_rn[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Add12~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_rn\(4));

-- Location: LCCOMB_X26_Y24_N10
\inst2|nios2_qsys_0|M2_rot~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Mn_rot_step2\(4),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(20),
	combout => \inst2|nios2_qsys_0|M2_rot~4_combout\);

-- Location: FF_X26_Y24_N11
\inst2|nios2_qsys_0|M2_rot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(4));

-- Location: LCCOMB_X26_Y23_N22
\inst2|nios2_qsys_0|M_shift_rot_result~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~8_combout\,
	datab => \inst2|nios2_qsys_0|M2_rot\(4),
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~9_combout\);

-- Location: FF_X26_Y23_N23
\inst2|nios2_qsys_0|M_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(4));

-- Location: LCCOMB_X30_Y19_N24
\inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result\(4),
	datad => \inst2|nios2_qsys_0|M_alu_result\(4),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~10_combout\);

-- Location: FF_X18_Y19_N9
\inst2|nios2_qsys_0|M_mul_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[4]~40_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(4));

-- Location: IOIBUF_X38_Y0_N1
\bidir_angle[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => bidir_angle(4),
	o => \bidir_angle[4]~input_o\);

-- Location: LCCOMB_X37_Y11_N22
\inst2|pio_angle|read_mux_out[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|read_mux_out[4]~8_combout\ = (\inst2|nios2_qsys_0|M_alu_result\(2) & (\inst2|pio_angle|data_dir\(4))) # (!\inst2|nios2_qsys_0|M_alu_result\(2) & ((\bidir_angle[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle|data_dir\(4),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \bidir_angle[4]~input_o\,
	combout => \inst2|pio_angle|read_mux_out[4]~8_combout\);

-- Location: FF_X37_Y11_N23
\inst2|pio_angle|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|read_mux_out[4]~8_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|readdata\(4));

-- Location: FF_X31_Y15_N21
\inst2|pio_angle_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_angle|readdata\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X34_Y18_N18
\inst2|jtag_uart_0|fifo_rd~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|fifo_rd~3_combout\ = (\inst2|nios2_qsys_0|d_read~q\ & (!\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\ & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|jtag_uart_0|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_read~q\,
	datab => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|jtag_uart_0|av_waitrequest~2_combout\,
	combout => \inst2|jtag_uart_0|fifo_rd~3_combout\);

-- Location: FF_X34_Y18_N19
\inst2|jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|fifo_rd~3_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|read_0~q\);

-- Location: LCCOMB_X31_Y15_N30
\inst2|jtag_uart_0|av_readdata[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata[4]~5_combout\ = (\inst2|jtag_uart_0|read_0~q\ & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart_0|read_0~q\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \inst2|jtag_uart_0|av_readdata[4]~5_combout\);

-- Location: FF_X31_Y15_N31
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata[4]~5_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X31_Y15_N20
\inst2|rsp_xbar_mux_001|src_payload~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~76_combout\ = (\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_angle_s1_translator|av_readdata_pre\(4)) # ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4))))) # (!\inst2|pio_angle_s1_translator|read_latency_shift_reg\(0) & (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_angle_s1_translator|av_readdata_pre\(4),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \inst2|rsp_xbar_mux_001|src_payload~76_combout\);

-- Location: LCCOMB_X35_Y12_N16
\inst1|DATA_OUT_ADC[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[4]~feeder_combout\ = \inst1|SHIFT_REG_REC\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(4),
	combout => \inst1|DATA_OUT_ADC[4]~feeder_combout\);

-- Location: FF_X35_Y12_N17
\inst1|DATA_OUT_ADC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[4]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(4));

-- Location: LCCOMB_X35_Y15_N4
\inst2|pio_sdo_adc|read_mux_out[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_sdo_adc|read_mux_out\(4) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst1|DATA_OUT_ADC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst1|DATA_OUT_ADC\(4),
	combout => \inst2|pio_sdo_adc|read_mux_out\(4));

-- Location: FF_X35_Y15_N5
\inst2|pio_sdo_adc|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_sdo_adc|read_mux_out\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc|readdata\(4));

-- Location: FF_X35_Y15_N23
\inst2|pio_sdo_adc_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_sdo_adc|readdata\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X35_Y15_N22
\inst2|rsp_xbar_mux_001|src_payload~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~78_combout\ = (\inst2|pio_i_max_s1_translator|av_readdata_pre\(4) & ((\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(4))))) # (!\inst2|pio_i_max_s1_translator|av_readdata_pre\(4) & (\inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|av_readdata_pre\(4),
	datab => \inst2|pio_sdo_adc_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_sdo_adc_s1_translator|av_readdata_pre\(4),
	datad => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~78_combout\);

-- Location: LCCOMB_X32_Y15_N0
\inst2|rsp_xbar_mux_001|src_payload~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~130_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~78_combout\) # ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4) & \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~78_combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~130_combout\);

-- Location: LCCOMB_X31_Y17_N12
\inst2|rsp_xbar_mux_001|src_payload~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~131_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~79_combout\) # ((!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) & \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~79_combout\,
	datab => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datad => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~131_combout\);

-- Location: LCCOMB_X31_Y15_N26
\inst2|rsp_xbar_mux_001|src_payload~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~80_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~77_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~76_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~130_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~77_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~76_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~130_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~131_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~80_combout\);

-- Location: FF_X31_Y15_N27
\inst2|nios2_qsys_0|d_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~80_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(4));

-- Location: FF_X30_Y24_N21
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: FF_X30_Y23_N13
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X30_Y21_N18
\inst2|rsp_xbar_mux_001|src_payload~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~81_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20))))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst2|rsp_xbar_mux_001|src_payload~81_combout\);

-- Location: LCCOMB_X30_Y21_N26
\inst2|rsp_xbar_mux_001|src_payload~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~132_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~81_combout\) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20) & 
-- !\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(20),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~81_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~132_combout\);

-- Location: FF_X30_Y21_N27
\inst2|nios2_qsys_0|d_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~132_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(20));

-- Location: LCCOMB_X30_Y19_N0
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datab => \inst2|nios2_qsys_0|d_readdata_d1\(4),
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(20),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5_combout\);

-- Location: FF_X30_Y19_N1
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[4]~5_combout\,
	asdata => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[12]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(4));

-- Location: LCCOMB_X30_Y19_N26
\inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~10_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_result\(4),
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(4),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\);

-- Location: LCCOMB_X21_Y21_N4
\inst2|nios2_qsys_0|E_src1[4]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(4),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[4]~11_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_src1[4]~3_combout\);

-- Location: LCCOMB_X28_Y21_N0
\inst2|nios2_qsys_0|E_alu_result[4]~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datab => \inst2|nios2_qsys_0|E_compare_op\(0),
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_src1[4]~3_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[4]~32_combout\);

-- Location: FF_X23_Y16_N11
\inst2|nios2_qsys_0|D_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(2));

-- Location: LCCOMB_X21_Y16_N2
\inst2|nios2_qsys_0|D_extra_pc[2]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(21),
	datac => \inst2|nios2_qsys_0|D_pc_plus_one\(2),
	datad => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(2),
	combout => \inst2|nios2_qsys_0|D_extra_pc[2]~10_combout\);

-- Location: FF_X21_Y16_N3
\inst2|nios2_qsys_0|E_extra_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[2]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(2));

-- Location: LCCOMB_X31_Y20_N16
\inst2|nios2_qsys_0|E_alu_result[4]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[5]~10_combout\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(2),
	datad => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[4]~31_combout\);

-- Location: LCCOMB_X28_Y21_N10
\inst2|nios2_qsys_0|E_alu_result[4]~33\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_alu_result[4]~32_combout\,
	datac => \inst2|nios2_qsys_0|E_alu_result[4]~31_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	combout => \inst2|nios2_qsys_0|E_alu_result[4]~33_combout\);

-- Location: FF_X28_Y21_N11
\inst2|nios2_qsys_0|M_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[4]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(4));

-- Location: LCCOMB_X31_Y22_N12
\inst2|cmd_xbar_mux|src_data[40]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(40) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(4)) # ((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_ap_offset\(2))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst2|cmd_xbar_mux|saved_grant\(0) & ((\inst2|nios2_qsys_0|ic_fill_ap_offset\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|nios2_qsys_0|M_alu_result\(4),
	datad => \inst2|nios2_qsys_0|ic_fill_ap_offset\(2),
	combout => \inst2|cmd_xbar_mux|src_data\(40));

-- Location: FF_X31_Y22_N13
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(2));

-- Location: LCCOMB_X31_Y22_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(2),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: FF_X31_Y20_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(1));

-- Location: LCCOMB_X30_Y17_N12
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(1),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: FF_X30_Y17_N13
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X30_Y17_N26
\inst2|rsp_xbar_mux|src_data[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(1) = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1)) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \inst2|rsp_xbar_mux|src_data\(1));

-- Location: FF_X30_Y17_N27
\inst2|nios2_qsys_0|i_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(1));

-- Location: LCCOMB_X21_Y18_N24
\inst2|nios2_qsys_0|F_iw[26]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[26]~0_combout\);

-- Location: FF_X21_Y18_N25
\inst2|nios2_qsys_0|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[26]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(26));

-- Location: LCCOMB_X21_Y18_N16
\inst2|nios2_qsys_0|D_src2_hazard_E\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_E~2_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(26),
	datac => \inst2|nios2_qsys_0|E_dst_regnum\(4),
	datad => \inst2|nios2_qsys_0|E_wr_dst_reg~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_hazard_E~combout\);

-- Location: FF_X21_Y18_N17
\inst2|nios2_qsys_0|E_src2_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_hazard_E~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_hazard_M~q\);

-- Location: LCCOMB_X29_Y19_N8
\inst2|nios2_qsys_0|M_st_data[9]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(1),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|M_st_data[9]~6_combout\);

-- Location: FF_X29_Y19_N9
\inst2|nios2_qsys_0|M_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[9]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(1));

-- Location: LCCOMB_X29_Y14_N26
\inst2|cmd_xbar_mux_001|src_payload~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_payload~28_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X34_Y19_N24
\inst2|rsp_xbar_mux|src_data[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(3) = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3)) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3))))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \inst2|rsp_xbar_mux|src_data\(3));

-- Location: FF_X34_Y19_N25
\inst2|nios2_qsys_0|i_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(3));

-- Location: LCCOMB_X32_Y24_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~1_combout\);

-- Location: FF_X32_Y24_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(8));

-- Location: FF_X31_Y21_N29
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X31_Y21_N18
\inst2|rsp_xbar_mux|src_data[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(8) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8)) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) & (\inst2|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \inst2|rsp_xbar_mux|src_data\(8));

-- Location: FF_X31_Y21_N19
\inst2|nios2_qsys_0|i_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(8));

-- Location: LCCOMB_X31_Y21_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~29_combout\);

-- Location: FF_X31_Y21_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(9));

-- Location: FF_X31_Y21_N5
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X31_Y21_N22
\inst2|rsp_xbar_mux|src_data[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(9) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9)) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) & \inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data\(9));

-- Location: FF_X31_Y21_N23
\inst2|nios2_qsys_0|i_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(9));

-- Location: LCCOMB_X31_Y21_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~25_combout\);

-- Location: FF_X31_Y21_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(10));

-- Location: FF_X31_Y21_N25
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X31_Y21_N6
\inst2|rsp_xbar_mux|src_data[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(10) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10)) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10))))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \inst2|rsp_xbar_mux|src_data\(10));

-- Location: FF_X31_Y21_N7
\inst2|nios2_qsys_0|i_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(10));

-- Location: LCCOMB_X32_Y23_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~21_combout\);

-- Location: FF_X32_Y23_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(11));

-- Location: FF_X32_Y15_N23
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X32_Y15_N2
\inst2|rsp_xbar_mux|src_data[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(11) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11)) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11))))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(11),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst2|rsp_xbar_mux|src_data\(11));

-- Location: FF_X32_Y15_N3
\inst2|nios2_qsys_0|i_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(11));

-- Location: LCCOMB_X32_Y24_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~17_combout\);

-- Location: FF_X32_Y24_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(12));

-- Location: FF_X31_Y16_N27
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X31_Y16_N20
\inst2|rsp_xbar_mux|src_data[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(12) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12)) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12))))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(12),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst2|rsp_xbar_mux|src_data\(12));

-- Location: FF_X31_Y16_N21
\inst2|nios2_qsys_0|i_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(12));

-- Location: LCCOMB_X30_Y20_N22
\inst2|rsp_xbar_mux|src_data[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(13) = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13)) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13))))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (((\inst2|rsp_xbar_demux|src0_valid~combout\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \inst2|rsp_xbar_mux|src_data\(13));

-- Location: FF_X30_Y20_N23
\inst2|nios2_qsys_0|i_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(13));

-- Location: LCCOMB_X30_Y22_N24
\inst2|rsp_xbar_mux|src_data[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(21) = (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & ((\inst2|rsp_xbar_demux|src0_valid~combout\) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21) & (((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) & \inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data\(21));

-- Location: FF_X30_Y22_N25
\inst2|nios2_qsys_0|i_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(21),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(21));

-- Location: LCCOMB_X26_Y15_N30
\inst2|nios2_qsys_0|F_iw[9]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst2|nios2_qsys_0|F_iw[9]~24_combout\);

-- Location: FF_X26_Y15_N31
\inst2|nios2_qsys_0|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[9]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(9));

-- Location: LCCOMB_X24_Y17_N24
\inst2|nios2_qsys_0|D_src2_imm[3]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(9),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[3]~4_combout\);

-- Location: FF_X24_Y17_N25
\inst2|nios2_qsys_0|E_src2_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[3]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(3));

-- Location: LCCOMB_X24_Y20_N18
\inst2|nios2_qsys_0|M_mul_src2[3]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(3),
	datad => \inst2|nios2_qsys_0|M_st_data[11]~4_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\);

-- Location: LCCOMB_X29_Y21_N16
\inst2|nios2_qsys_0|E_alu_result[3]~35\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[3]~4_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(0),
	datad => \inst2|nios2_qsys_0|E_compare_op\(1),
	combout => \inst2|nios2_qsys_0|E_alu_result[3]~35_combout\);

-- Location: LCCOMB_X29_Y21_N6
\inst2|nios2_qsys_0|E_alu_result[3]~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_extra_pc\(1),
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[4]~8_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[3]~34_combout\);

-- Location: LCCOMB_X29_Y21_N28
\inst2|nios2_qsys_0|E_alu_result[3]~36\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_alu_result[3]~35_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[3]~34_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[3]~36_combout\);

-- Location: FF_X29_Y21_N29
\inst2|nios2_qsys_0|M_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[3]~36_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(3));

-- Location: LCCOMB_X31_Y22_N6
\inst2|cmd_xbar_mux|src_data[39]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(39) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(3)) # ((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_ap_offset\(1))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst2|cmd_xbar_mux|saved_grant\(0) & (\inst2|nios2_qsys_0|ic_fill_ap_offset\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_ap_offset\(1),
	datad => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|cmd_xbar_mux|src_data\(39));

-- Location: FF_X31_Y22_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(1));

-- Location: LCCOMB_X31_Y24_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(3),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(1),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X34_Y25_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X34_Y25_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X34_Y25_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~42\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(25),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(25),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCCOMB_X36_Y25_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~43\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(27),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\);

-- Location: FF_X36_Y25_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X37_Y24_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(26),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X37_Y24_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X31_Y25_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(26),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X31_Y25_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~0_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X31_Y24_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(2),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X32_Y23_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~9_combout\);

-- Location: FF_X32_Y23_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(14));

-- Location: FF_X30_Y20_N1
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X30_Y20_N24
\inst2|rsp_xbar_mux|src_data[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(14) = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14)) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- \inst2|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14) & (\inst2|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst2|rsp_xbar_mux|src_data\(14));

-- Location: FF_X30_Y20_N25
\inst2|nios2_qsys_0|i_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(14));

-- Location: LCCOMB_X20_Y18_N24
\inst2|nios2_qsys_0|F_iw[29]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst2|nios2_qsys_0|F_iw[29]~22_combout\);

-- Location: FF_X20_Y18_N25
\inst2|nios2_qsys_0|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[29]~22_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(29));

-- Location: LCCOMB_X20_Y18_N28
\inst2|nios2_qsys_0|D_src1_hazard_W~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(30),
	datab => \inst2|nios2_qsys_0|D_iw\(29),
	datac => \inst2|nios2_qsys_0|W_dst_regnum\(2),
	datad => \inst2|nios2_qsys_0|W_dst_regnum\(3),
	combout => \inst2|nios2_qsys_0|D_src1_hazard_W~2_combout\);

-- Location: LCCOMB_X21_Y18_N30
\inst2|nios2_qsys_0|W_wr_dst_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_wr_dst_reg~q\,
	combout => \inst2|nios2_qsys_0|W_wr_dst_reg~0_combout\);

-- Location: FF_X21_Y18_N31
\inst2|nios2_qsys_0|W_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|W_wr_dst_reg~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_dst_reg~q\);

-- Location: LCCOMB_X21_Y18_N12
\inst2|nios2_qsys_0|D_src1_hazard_W~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(31),
	datab => \inst2|nios2_qsys_0|W_dst_regnum\(4),
	datac => \inst2|nios2_qsys_0|W_wr_dst_reg~q\,
	combout => \inst2|nios2_qsys_0|D_src1_hazard_W~0_combout\);

-- Location: LCCOMB_X21_Y18_N22
\inst2|nios2_qsys_0|D_src1_hazard_W\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_a_not_src~0_combout\,
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~1_combout\,
	datac => \inst2|nios2_qsys_0|D_src1_hazard_W~2_combout\,
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\);

-- Location: LCCOMB_X19_Y21_N16
\inst2|nios2_qsys_0|E_src1_prelim[2]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(2),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[2]~3_combout\);

-- Location: FF_X19_Y21_N17
\inst2|nios2_qsys_0|E_src1_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[2]~3_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(2));

-- Location: LCCOMB_X20_Y21_N2
\inst2|nios2_qsys_0|E_src1[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[2]~15_combout\,
	datac => \inst2|nios2_qsys_0|E_src1_prelim\(2),
	datad => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|E_src1[2]~5_combout\);

-- Location: LCCOMB_X26_Y21_N10
\inst2|nios2_qsys_0|E_alu_result[2]~37\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_extra_pc\(0),
	datab => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datac => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[3]~6_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[2]~37_combout\);

-- Location: LCCOMB_X26_Y23_N8
\inst2|nios2_qsys_0|E_alu_result[2]~39\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[2]~38_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst2|nios2_qsys_0|E_alu_result[2]~37_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[2]~39_combout\);

-- Location: FF_X26_Y23_N9
\inst2|nios2_qsys_0|M_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[2]~39_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(2));

-- Location: LCCOMB_X34_Y18_N10
\inst2|jtag_uart_0|fifo_wr~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|fifo_wr~0_combout\ = (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst2|nios2_qsys_0|d_write~q\ & (!\inst2|nios2_qsys_0|M_alu_result\(2) & 
-- \inst2|jtag_uart_0|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|jtag_uart_0|av_waitrequest~2_combout\,
	combout => \inst2|jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X34_Y18_N11
\inst2|jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|fifo_wr~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|fifo_wr~q\);

-- Location: LCCOMB_X29_Y23_N0
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst2|jtag_uart_0|r_val~0_combout\ $ (\inst2|jtag_uart_0|fifo_wr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|r_val~0_combout\,
	datac => \inst2|jtag_uart_0|fifo_wr~q\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X29_Y23_N19
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X29_Y23_N30
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) 
-- # (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X29_Y23_N16
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) # (!\inst2|jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|r_val~0_combout\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X29_Y23_N4
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst2|jtag_uart_0|fifo_wr~q\) # ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) 
-- # ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|fifo_wr~q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X29_Y23_N5
\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X23_Y24_N28
\inst2|jtag_uart_0|r_val~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|r_val~0_combout\ = (!\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- ((!\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\) # (!\inst2|jtag_uart_0|r_val~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst2|jtag_uart_0|r_val~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst2|jtag_uart_0|r_val~0_combout\);

-- Location: FF_X23_Y24_N29
\inst2|jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|r_val~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X23_Y24_N14
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|r_val~q\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X21_Y24_N2
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X21_Y24_N3
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X21_Y24_N12
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X21_Y24_N13
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: LCCOMB_X21_Y24_N14
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\);

-- Location: FF_X21_Y24_N15
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: FF_X21_Y24_N9
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X21_Y24_N8
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X23_Y24_N24
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X23_Y24_N25
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X23_Y24_N10
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X23_Y24_N11
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: FF_X23_Y24_N9
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: FF_X21_Y24_N17
\inst2|jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X21_Y25_N0
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|t_dav~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X21_Y25_N1
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X21_Y24_N18
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: FF_X21_Y24_N19
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X21_Y23_N20
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X21_Y23_N30
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X21_Y23_N31
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X23_Y24_N8
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X20_Y23_N24
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X20_Y23_N25
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X21_Y23_N4
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\);

-- Location: FF_X21_Y23_N5
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X16_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X16_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X16_Y23_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X12_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X23_Y23_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\);

-- Location: FF_X23_Y23_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~29_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[37]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X32_Y25_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(37),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X32_Y25_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X35_Y23_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(27),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X35_Y23_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X35_Y25_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~44\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(27),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(27),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCCOMB_X35_Y25_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~58\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~57_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(30),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X35_Y25_N17
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~58_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X35_Y25_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~45\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(29),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\);

-- Location: FF_X35_Y25_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X35_Y25_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(28),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X35_Y25_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X31_Y25_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X30_Y25_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(28),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X30_Y25_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~1_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X31_Y25_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X31_Y25_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(32),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X31_Y25_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~5_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X31_Y25_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X31_Y25_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(33),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X31_Y25_N3
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg~4_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X31_Y25_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonAReg\(10),
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X32_Y25_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X31_Y25_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X31_Y25_N1
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X36_Y23_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X34_Y24_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~28_combout\);

-- Location: FF_X34_Y24_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(17));

-- Location: LCCOMB_X34_Y24_N14
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(17),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\);

-- Location: FF_X34_Y24_N15
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X30_Y22_N28
\inst2|rsp_xbar_mux|src_data[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(17) = (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & ((\inst2|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17))))) # (!\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) & (\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|rsp_xbar_mux|src_data\(17));

-- Location: FF_X30_Y22_N29
\inst2|nios2_qsys_0|i_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(17),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(17));

-- Location: LCCOMB_X25_Y16_N6
\inst2|nios2_qsys_0|F_iw[18]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(18),
	datad => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	combout => \inst2|nios2_qsys_0|F_iw[18]~30_combout\);

-- Location: FF_X25_Y16_N7
\inst2|nios2_qsys_0|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[18]~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(18));

-- Location: LCCOMB_X21_Y17_N10
\inst2|nios2_qsys_0|F_iw[23]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[23]~2_combout\);

-- Location: FF_X21_Y17_N11
\inst2|nios2_qsys_0|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[23]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(23));

-- Location: LCCOMB_X21_Y17_N24
\inst2|nios2_qsys_0|D_dst_regnum[1]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(18),
	datac => \inst2|nios2_qsys_0|D_iw\(23),
	datad => \inst2|nios2_qsys_0|D_dst_regnum[0]~3_combout\,
	combout => \inst2|nios2_qsys_0|D_dst_regnum[1]~4_combout\);

-- Location: LCCOMB_X21_Y17_N20
\inst2|nios2_qsys_0|D_dst_regnum[1]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(5),
	datab => \inst2|nios2_qsys_0|D_dst_regnum[1]~4_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst2|nios2_qsys_0|D_dst_regnum[1]~9_combout\);

-- Location: FF_X21_Y17_N21
\inst2|nios2_qsys_0|E_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_dst_regnum[1]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_dst_regnum\(1));

-- Location: FF_X21_Y17_N27
\inst2|nios2_qsys_0|M_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_dst_regnum\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_dst_regnum\(1));

-- Location: LCCOMB_X21_Y21_N0
\inst2|nios2_qsys_0|E_src1_prelim[5]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst2|nios2_qsys_0|W_wr_data\(5),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[5]~6_combout\);

-- Location: FF_X21_Y21_N1
\inst2|nios2_qsys_0|E_src1_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[5]~6_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(5));

-- Location: LCCOMB_X21_Y21_N10
\inst2|nios2_qsys_0|E_src1[5]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[5]~9_combout\,
	datac => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(5),
	combout => \inst2|nios2_qsys_0|E_src1[5]~2_combout\);

-- Location: LCCOMB_X29_Y21_N2
\inst2|nios2_qsys_0|E_alu_result[5]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_extra_pc\(3),
	datab => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datac => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[6]~12_combout\,
	datad => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[5]~4_combout\);

-- Location: LCCOMB_X29_Y21_N26
\inst2|nios2_qsys_0|E_alu_result[5]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[5]~5_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[5]~4_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[5]~6_combout\);

-- Location: FF_X29_Y21_N27
\inst2|nios2_qsys_0|M_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[5]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(5));

-- Location: LCCOMB_X32_Y21_N28
\inst2|cmd_xbar_mux_001|src_data[41]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|src_data\(41) = (\inst2|nios2_qsys_0|ic_fill_line\(0) & ((\inst2|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst2|nios2_qsys_0|M_alu_result\(5) & \inst2|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst2|nios2_qsys_0|ic_fill_line\(0) & 
-- (\inst2|nios2_qsys_0|M_alu_result\(5) & ((\inst2|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_line\(0),
	datab => \inst2|nios2_qsys_0|M_alu_result\(5),
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X32_Y15_N4
\inst2|rsp_xbar_mux|src_data[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(6) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6)) # ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & 
-- \inst2|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) & (\inst2|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \inst2|rsp_xbar_mux|src_data\(6));

-- Location: FF_X32_Y15_N5
\inst2|nios2_qsys_0|i_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(6));

-- Location: LCCOMB_X25_Y16_N24
\inst2|nios2_qsys_0|F_iw[17]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datad => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	combout => \inst2|nios2_qsys_0|F_iw[17]~31_combout\);

-- Location: FF_X25_Y16_N25
\inst2|nios2_qsys_0|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[17]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(17));

-- Location: LCCOMB_X21_Y17_N22
\inst2|nios2_qsys_0|D_dst_regnum[0]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_b_not_src~1_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(17),
	datac => \inst2|nios2_qsys_0|D_dst_regnum[0]~3_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(22),
	combout => \inst2|nios2_qsys_0|D_dst_regnum[0]~5_combout\);

-- Location: FF_X21_Y17_N23
\inst2|nios2_qsys_0|E_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_dst_regnum[0]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_dst_regnum\(0));

-- Location: FF_X21_Y17_N31
\inst2|nios2_qsys_0|M_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_dst_regnum\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_dst_regnum\(0));

-- Location: FF_X26_Y23_N21
\inst2|nios2_qsys_0|W_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(8));

-- Location: LCCOMB_X23_Y20_N12
\inst2|nios2_qsys_0|E_src2_prelim[8]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst2|nios2_qsys_0|W_wr_data\(8),
	combout => \inst2|nios2_qsys_0|E_src2_prelim[8]~9_combout\);

-- Location: FF_X23_Y20_N13
\inst2|nios2_qsys_0|E_src2_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src2_prelim[8]~9_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src2_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_prelim\(8));

-- Location: LCCOMB_X20_Y20_N26
\inst2|nios2_qsys_0|E_stw_data[8]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src2_prelim\(8),
	datac => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\,
	combout => \inst2|nios2_qsys_0|E_stw_data[8]~6_combout\);

-- Location: FF_X29_Y20_N25
\inst2|nios2_qsys_0|M_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[8]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|E_stw_data[8]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal183~0_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(8));

-- Location: LCCOMB_X35_Y22_N28
\inst2|cmd_xbar_mux|src_payload~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~6_combout\ = (\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0|M_st_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux|saved_grant\(1),
	datad => \inst2|nios2_qsys_0|M_st_data\(8),
	combout => \inst2|cmd_xbar_mux|src_payload~6_combout\);

-- Location: FF_X35_Y22_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(8));

-- Location: LCCOMB_X35_Y22_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(8),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~4_combout\);

-- Location: LCCOMB_X32_Y24_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~2_combout\);

-- Location: FF_X32_Y24_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(24));

-- Location: LCCOMB_X30_Y18_N2
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(24),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\);

-- Location: FF_X30_Y18_N3
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X30_Y18_N8
\inst2|rsp_xbar_mux_001|src_payload~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~124_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~39_combout\) # ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~39_combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \inst2|rsp_xbar_mux_001|src_payload~124_combout\);

-- Location: FF_X30_Y18_N9
\inst2|nios2_qsys_0|d_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~124_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(24));

-- Location: LCCOMB_X31_Y19_N16
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(8),
	datab => \inst2|nios2_qsys_0|d_readdata_d1\(24),
	datad => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9_combout\);

-- Location: FF_X31_Y19_N17
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9_combout\,
	asdata => \inst2|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(8));

-- Location: LCCOMB_X26_Y24_N4
\inst2|nios2_qsys_0|Mn_rot_step2[24]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(24),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(20),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[24]~19_combout\);

-- Location: LCCOMB_X26_Y24_N16
\inst2|nios2_qsys_0|Mn_rot_step2[16]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(12),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(16),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[16]~1_combout\);

-- Location: FF_X26_Y24_N5
\inst2|nios2_qsys_0|Mn_rot_step2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[24]~19_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[16]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(24));

-- Location: LCCOMB_X26_Y24_N22
\inst2|nios2_qsys_0|Mn_rot_step2[8]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(4),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(8),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[8]~18_combout\);

-- Location: LCCOMB_X26_Y24_N2
\inst2|nios2_qsys_0|Mn_rot_step2[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(28),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(0),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[0]~0_combout\);

-- Location: FF_X26_Y24_N23
\inst2|nios2_qsys_0|Mn_rot_step2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[8]~18_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(8));

-- Location: LCCOMB_X26_Y24_N30
\inst2|nios2_qsys_0|M2_rot~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(24),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(8),
	combout => \inst2|nios2_qsys_0|M2_rot~14_combout\);

-- Location: FF_X26_Y24_N31
\inst2|nios2_qsys_0|M2_rot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(8));

-- Location: LCCOMB_X25_Y22_N4
\inst2|nios2_qsys_0|M_shift_rot_result~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_sel_fill1~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass1~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(0),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~28_combout\);

-- Location: LCCOMB_X26_Y23_N0
\inst2|nios2_qsys_0|M_shift_rot_result~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M2_rot\(8),
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~28_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~29_combout\);

-- Location: FF_X26_Y23_N1
\inst2|nios2_qsys_0|M_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(8));

-- Location: LCCOMB_X26_Y23_N2
\inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(8),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(8),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~30_combout\);

-- Location: LCCOMB_X26_Y23_N20
\inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(8),
	datab => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(8),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~30_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\);

-- Location: LCCOMB_X26_Y19_N20
\inst2|nios2_qsys_0|E_src1[8]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[8]~31_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(8),
	combout => \inst2|nios2_qsys_0|E_src1[8]~14_combout\);

-- Location: LCCOMB_X27_Y17_N18
\inst2|nios2_qsys_0|E_alu_result[8]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[8]~8_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[8]~14_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[8]~26_combout\);

-- Location: LCCOMB_X27_Y17_N16
\inst2|nios2_qsys_0|E_alu_result[8]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_extra_pc\(6),
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[9]~18_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[8]~25_combout\);

-- Location: LCCOMB_X27_Y17_N24
\inst2|nios2_qsys_0|E_alu_result[8]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_alu_result[8]~26_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[8]~25_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[8]~27_combout\);

-- Location: FF_X27_Y17_N25
\inst2|nios2_qsys_0|M_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[8]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(8));

-- Location: LCCOMB_X35_Y20_N2
\inst2|addr_router_001|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal2~1_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(10) & (\inst2|addr_router_001|Equal2~0_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(8) & !\inst2|nios2_qsys_0|M_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(10),
	datab => \inst2|addr_router_001|Equal2~0_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(8),
	datad => \inst2|nios2_qsys_0|M_alu_result\(9),
	combout => \inst2|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X35_Y20_N18
\inst2|addr_router_001|Equal8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal8~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(4) & (\inst2|addr_router_001|Equal2~1_combout\ & (\inst2|nios2_qsys_0|M_alu_result\(6) & \inst2|nios2_qsys_0|M_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(4),
	datab => \inst2|addr_router_001|Equal2~1_combout\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(6),
	datad => \inst2|nios2_qsys_0|M_alu_result\(5),
	combout => \inst2|addr_router_001|Equal8~0_combout\);

-- Location: LCCOMB_X35_Y20_N4
\inst2|addr_router_001|src_channel[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|src_channel[1]~3_combout\ = (\inst2|addr_router_001|src_channel[1]~2_combout\ & (!\inst2|addr_router_001|Equal8~0_combout\ & (!\inst2|addr_router_001|Equal2~3_combout\ & !\inst2|addr_router_001|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|src_channel[1]~2_combout\,
	datab => \inst2|addr_router_001|Equal8~0_combout\,
	datac => \inst2|addr_router_001|Equal2~3_combout\,
	datad => \inst2|addr_router_001|Equal6~1_combout\,
	combout => \inst2|addr_router_001|src_channel[1]~3_combout\);

-- Location: LCCOMB_X32_Y21_N6
\inst2|cmd_xbar_demux_001|src1_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|src1_valid~0_combout\ = (\inst2|addr_router_001|src_channel[1]~3_combout\ & ((\inst2|nios2_qsys_0|d_write~q\) # ((\inst2|nios2_qsys_0|d_read~q\ & !\inst2|nios2_qsys_0_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datab => \inst2|addr_router_001|src_channel[1]~3_combout\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|nios2_qsys_0_data_master_translator|read_accepted~q\,
	combout => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X32_Y21_N24
\inst2|cmd_xbar_mux_001|WideOr1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|WideOr1~combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & ((\inst2|cmd_xbar_demux_001|src1_valid~0_combout\) # ((\inst2|cmd_xbar_demux|src1_valid~0_combout\ & \inst2|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst2|cmd_xbar_mux_001|saved_grant\(1) & (\inst2|cmd_xbar_demux|src1_valid~0_combout\ & (\inst2|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst2|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X32_Y17_N16
\inst2|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\inst2|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \inst2|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X32_Y17_N17
\inst2|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X32_Y17_N18
\inst2|cmd_xbar_mux_001|update_grant~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|update_grant~1_combout\ = (\inst2|cmd_xbar_mux_001|WideOr1~combout\ & (\inst2|cmd_xbar_mux_001|update_grant~0_combout\)) # (!\inst2|cmd_xbar_mux_001|WideOr1~combout\ & ((!\inst2|cmd_xbar_mux_001|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux_001|update_grant~0_combout\,
	datab => \inst2|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \inst2|cmd_xbar_mux_001|packet_in_progress~q\,
	combout => \inst2|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: FF_X32_Y21_N27
\inst2|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X32_Y17_N4
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]~q\)))) # (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|cmd_xbar_mux_001|saved_grant\(0)) # 
-- ((\inst2|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]~q\,
	datad => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X32_Y17_N1
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~q\);

-- Location: FF_X34_Y17_N7
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]~q\);

-- Location: LCCOMB_X34_Y17_N6
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]~q\)))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|cmd_xbar_mux|saved_grant\(1)) # ((\inst2|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]~q\,
	datad => \inst2|cmd_xbar_mux|saved_grant\(0),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X34_Y17_N18
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~feeder_combout\ = \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N20
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: LCCOMB_X34_Y17_N2
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\) # 
-- ((\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\);

-- Location: FF_X34_Y17_N3
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X34_Y17_N12
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X34_Y17_N19
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~q\);

-- Location: LCCOMB_X32_Y17_N0
\inst2|limiter|response_accepted~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|limiter|response_accepted~0_combout\ = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~q\) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~q\)))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~q\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]~q\,
	combout => \inst2|limiter|response_accepted~0_combout\);

-- Location: LCCOMB_X32_Y18_N28
\inst2|limiter|nonposted_cmd_accepted\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|limiter|nonposted_cmd_accepted~combout\ = (!\inst2|limiter|suppress~0_combout\ & (\inst2|nios2_qsys_0|i_read~q\ & \inst2|cmd_xbar_demux|WideOr0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|limiter|suppress~0_combout\,
	datac => \inst2|nios2_qsys_0|i_read~q\,
	datad => \inst2|cmd_xbar_demux|WideOr0~1_combout\,
	combout => \inst2|limiter|nonposted_cmd_accepted~combout\);

-- Location: LCCOMB_X32_Y18_N10
\inst2|limiter|has_pending_responses~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|limiter|has_pending_responses~0_combout\ = (\inst2|limiter|pending_response_count\(0) & (\inst2|limiter|has_pending_responses~q\ & ((\inst2|limiter|nonposted_cmd_accepted~combout\) # (!\inst2|limiter|response_accepted~0_combout\)))) # 
-- (!\inst2|limiter|pending_response_count\(0) & ((\inst2|limiter|has_pending_responses~q\) # ((!\inst2|limiter|response_accepted~0_combout\ & \inst2|limiter|nonposted_cmd_accepted~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|limiter|pending_response_count\(0),
	datab => \inst2|limiter|response_accepted~0_combout\,
	datac => \inst2|limiter|has_pending_responses~q\,
	datad => \inst2|limiter|nonposted_cmd_accepted~combout\,
	combout => \inst2|limiter|has_pending_responses~0_combout\);

-- Location: FF_X32_Y18_N11
\inst2|limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|limiter|has_pending_responses~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|limiter|has_pending_responses~q\);

-- Location: LCCOMB_X32_Y18_N22
\inst2|cmd_xbar_demux|src1_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux|src1_valid~0_combout\ = (\inst2|nios2_qsys_0|i_read~q\ & (!\inst2|addr_router|Equal1~0_combout\ & ((\inst2|limiter|last_dest_id\(1)) # (!\inst2|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|i_read~q\,
	datab => \inst2|limiter|last_dest_id\(1),
	datac => \inst2|addr_router|Equal1~0_combout\,
	datad => \inst2|limiter|has_pending_responses~q\,
	combout => \inst2|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X32_Y21_N2
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\inst2|cmd_xbar_mux_001|update_grant~1_combout\ & ((\inst2|cmd_xbar_demux|src1_valid~0_combout\) # (\inst2|cmd_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \inst2|cmd_xbar_mux_001|update_grant~1_combout\,
	datad => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X32_Y21_N31
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X32_Y21_N26
\inst2|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\inst2|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0) & 
-- !\inst2|cmd_xbar_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \inst2|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X32_Y21_N0
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X32_Y21_N1
\inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X32_Y21_N12
\inst2|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\inst2|cmd_xbar_demux|src1_valid~0_combout\ & (((!\inst2|cmd_xbar_demux_001|src1_valid~0_combout\ & \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1))) # 
-- (!\inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \inst2|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \inst2|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X32_Y21_N13
\inst2|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux_001|saved_grant\(0));

-- Location: FF_X32_Y17_N13
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\);

-- Location: LCCOMB_X32_Y17_N12
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\))) # (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\,
	combout => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X31_Y17_N31
\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\);

-- Location: LCCOMB_X31_Y17_N20
\inst2|rsp_xbar_demux_001|src1_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_demux_001|src1_valid~combout\ = (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datad => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X30_Y22_N20
\inst2|rsp_xbar_mux_001|src_payload~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~116_combout\ = (\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17))))) # (!\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & 
-- ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datab => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	combout => \inst2|rsp_xbar_mux_001|src_payload~116_combout\);

-- Location: LCCOMB_X30_Y22_N14
\inst2|rsp_xbar_mux_001|src_payload~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~137_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~116_combout\) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(17),
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|rsp_xbar_mux_001|src_payload~116_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~137_combout\);

-- Location: FF_X30_Y22_N15
\inst2|nios2_qsys_0|d_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~137_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(17));

-- Location: LCCOMB_X29_Y22_N26
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(1),
	datab => \inst2|nios2_qsys_0|d_readdata_d1\(17),
	datad => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2_combout\);

-- Location: LCCOMB_X35_Y14_N28
\inst2|pio_i_max|data_out[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|data_out[9]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(9),
	combout => \inst2|pio_i_max|data_out[9]~feeder_combout\);

-- Location: FF_X35_Y14_N29
\inst2|pio_i_max|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|data_out[9]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(9));

-- Location: LCCOMB_X35_Y14_N14
\inst2|pio_i_max|readdata[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|readdata\(9) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_i_max|data_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_i_max|data_out\(9),
	combout => \inst2|pio_i_max|readdata\(9));

-- Location: FF_X35_Y14_N15
\inst2|pio_i_max_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|readdata\(9),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X32_Y16_N22
\inst2|pio_pwm_in|data_out[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|data_out[9]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(9),
	combout => \inst2|pio_pwm_in|data_out[9]~feeder_combout\);

-- Location: FF_X32_Y16_N23
\inst2|pio_pwm_in|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|data_out[9]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(9));

-- Location: LCCOMB_X31_Y19_N18
\inst2|pio_pwm_in|readdata[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|readdata\(9) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|pio_pwm_in|data_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|pio_pwm_in|data_out\(9),
	combout => \inst2|pio_pwm_in|readdata\(9));

-- Location: FF_X31_Y19_N19
\inst2|pio_pwm_in_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|readdata\(9),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X31_Y19_N28
\inst2|rsp_xbar_mux_001|src_payload~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~117_combout\ = (\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_i_max_s1_translator|av_readdata_pre\(9)) # ((\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(9))))) # (!\inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0) & ((\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_i_max_s1_translator|av_readdata_pre\(9),
	datad => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(9),
	combout => \inst2|rsp_xbar_mux_001|src_payload~117_combout\);

-- Location: LCCOMB_X31_Y21_N4
\inst2|rsp_xbar_mux_001|src_payload~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~120_combout\ = (\inst2|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9)) # ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \inst2|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst2|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9) & \inst2|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \inst2|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~120_combout\);

-- Location: LCCOMB_X29_Y23_N14
\inst2|jtag_uart_0|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|LessThan0~0_combout\ = (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) 
-- # (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst2|jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X29_Y23_N8
\inst2|jtag_uart_0|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|LessThan0~1_combout\ = (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst2|jtag_uart_0|LessThan0~0_combout\ & 
-- (!\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & !\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst2|jtag_uart_0|LessThan0~0_combout\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst2|jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X29_Y23_N9
\inst2|jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|LessThan0~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|fifo_AE~q\);

-- Location: LCCOMB_X30_Y16_N20
\inst2|jtag_uart_0|ien_AE~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|ien_AE~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|jtag_uart_0|ien_AE~feeder_combout\);

-- Location: LCCOMB_X34_Y18_N20
\inst2|jtag_uart_0|ien_AE~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|ien_AE~0_combout\ = (\inst2|nios2_qsys_0|d_write~q\ & (\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|jtag_uart_0|av_waitrequest~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|jtag_uart_0|av_waitrequest~2_combout\,
	combout => \inst2|jtag_uart_0|ien_AE~0_combout\);

-- Location: FF_X30_Y16_N21
\inst2|jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|ien_AE~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X30_Y16_N4
\inst2|jtag_uart_0|av_readdata[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata\(9) = (\inst2|jtag_uart_0|fifo_AE~q\ & \inst2|jtag_uart_0|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|jtag_uart_0|fifo_AE~q\,
	datad => \inst2|jtag_uart_0|ien_AE~q\,
	combout => \inst2|jtag_uart_0|av_readdata\(9));

-- Location: FF_X30_Y16_N5
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata\(9),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X30_Y16_N14
\inst2|rsp_xbar_mux_001|src_payload~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~118_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & ((\inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- (((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|sysid_qsys_0_control_slave_translator|av_readdata_pre\(30),
	datac => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \inst2|rsp_xbar_mux_001|src_payload~118_combout\);

-- Location: LCCOMB_X31_Y19_N22
\inst2|rsp_xbar_mux_001|src_payload~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~121_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~119_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~117_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~120_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_payload~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~119_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_payload~117_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_payload~120_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_payload~118_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_payload~121_combout\);

-- Location: FF_X31_Y19_N23
\inst2|nios2_qsys_0|d_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~121_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(9));

-- Location: LCCOMB_X31_Y19_N30
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(25),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(9),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10_combout\);

-- Location: FF_X29_Y22_N27
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[1]~2_combout\,
	asdata => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[9]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(1));

-- Location: LCCOMB_X29_Y19_N0
\inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(1),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(1),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~16_combout\);

-- Location: FF_X28_Y23_N31
\inst2|nios2_qsys_0|M_rot_step1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[29]~17_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[27]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(29));

-- Location: LCCOMB_X26_Y22_N30
\inst2|nios2_qsys_0|Mn_rot_step2[1]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_step1\(1),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(29),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(2),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[1]~4_combout\);

-- Location: FF_X26_Y22_N31
\inst2|nios2_qsys_0|Mn_rot_step2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[1]~4_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[25]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(1));

-- Location: FF_X27_Y22_N11
\inst2|nios2_qsys_0|M_rot_step1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[9]~22_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[7]~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(9));

-- Location: LCCOMB_X26_Y22_N14
\inst2|nios2_qsys_0|Mn_rot_step2[9]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_step1\(5),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(9),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(2),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[9]~20_combout\);

-- Location: FF_X26_Y22_N5
\inst2|nios2_qsys_0|Mn_rot_step2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[17]~5_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[9]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(17));

-- Location: LCCOMB_X26_Y22_N6
\inst2|nios2_qsys_0|M2_rot~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(1),
	datac => \inst2|nios2_qsys_0|Mn_rot_step2\(17),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst2|nios2_qsys_0|M2_rot~7_combout\);

-- Location: FF_X26_Y22_N7
\inst2|nios2_qsys_0|M2_rot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(1));

-- Location: LCCOMB_X26_Y22_N16
\inst2|nios2_qsys_0|M_shift_rot_result~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~14_combout\,
	datac => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M2_rot\(1),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~15_combout\);

-- Location: FF_X26_Y22_N17
\inst2|nios2_qsys_0|M_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(1));

-- Location: LCCOMB_X29_Y19_N18
\inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(1),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~16_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(1),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\);

-- Location: LCCOMB_X29_Y19_N28
\inst2|nios2_qsys_0|E_src1[1]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[1]~17_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(1),
	combout => \inst2|nios2_qsys_0|E_src1[1]~6_combout\);

-- Location: LCCOMB_X29_Y21_N30
\inst2|nios2_qsys_0|E_alu_result[1]~41\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[1]~40_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[2]~4_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[1]~41_combout\);

-- Location: FF_X29_Y21_N31
\inst2|nios2_qsys_0|M_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[1]~41_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(1));

-- Location: LCCOMB_X30_Y20_N8
\inst2|nios2_qsys_0|M_ld_align_sh16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_alu_result\(1),
	datac => \inst2|nios2_qsys_0|M_iw\(4),
	combout => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\);

-- Location: LCCOMB_X31_Y19_N10
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(15),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(31),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15]~15_combout\);

-- Location: FF_X31_Y19_N11
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[15]~15_combout\,
	asdata => \inst2|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(15));

-- Location: FF_X27_Y24_N5
\inst2|nios2_qsys_0|Mn_rot_step2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[15]~30_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[7]~16_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(15));

-- Location: FF_X27_Y24_N31
\inst2|nios2_qsys_0|Mn_rot_step2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[31]~31_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[23]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(31));

-- Location: LCCOMB_X27_Y24_N14
\inst2|nios2_qsys_0|M2_rot~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(15),
	datac => \inst2|nios2_qsys_0|Mn_rot_step2\(31),
	datad => \inst2|nios2_qsys_0|M_rot_rn\(4),
	combout => \inst2|nios2_qsys_0|M2_rot~31_combout\);

-- Location: FF_X27_Y24_N15
\inst2|nios2_qsys_0|M2_rot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(15));

-- Location: LCCOMB_X25_Y22_N12
\inst2|nios2_qsys_0|M_shift_rot_result~63\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~62_combout\,
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M2_rot\(15),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~63_combout\);

-- Location: FF_X25_Y22_N13
\inst2|nios2_qsys_0|M_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~63_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(15));

-- Location: LCCOMB_X23_Y22_N12
\inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~64\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(15),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result\(15),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~64_combout\);

-- Location: LCCOMB_X23_Y22_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(15),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(15),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~64_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\);

-- Location: FF_X23_Y22_N31
\inst2|nios2_qsys_0|W_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(15));

-- Location: LCCOMB_X23_Y22_N2
\inst2|nios2_qsys_0|E_src1_prelim[15]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst2|nios2_qsys_0|W_wr_data\(15),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[15]~15_combout\);

-- Location: FF_X23_Y22_N3
\inst2|nios2_qsys_0|E_src1_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[15]~15_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(15));

-- Location: LCCOMB_X23_Y22_N10
\inst2|nios2_qsys_0|E_src1[15]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[15]~65_combout\,
	datac => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(15),
	combout => \inst2|nios2_qsys_0|E_src1[15]~15_combout\);

-- Location: LCCOMB_X25_Y20_N14
\inst2|nios2_qsys_0|E_src2[16]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data[16]~8_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(16),
	combout => \inst2|nios2_qsys_0|E_src2[16]~23_combout\);

-- Location: LCCOMB_X27_Y21_N14
\inst2|nios2_qsys_0|E_alu_result[16]~72\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|E_compare_op\(0),
	datac => \inst2|nios2_qsys_0|E_src2[16]~23_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[16]~72_combout\);

-- Location: LCCOMB_X26_Y18_N18
\inst2|nios2_qsys_0|E_alu_result[16]~73\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[17]~34_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[16]~72_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[16]~73_combout\);

-- Location: FF_X26_Y18_N19
\inst2|nios2_qsys_0|M_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[16]~73_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(16));

-- Location: LCCOMB_X30_Y22_N8
\inst2|rsp_xbar_mux_001|src_payload~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~123_combout\ = (\inst2|rsp_xbar_mux_001|src_payload~33_combout\) # ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_payload~33_combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(16),
	combout => \inst2|rsp_xbar_mux_001|src_payload~123_combout\);

-- Location: FF_X30_Y22_N9
\inst2|nios2_qsys_0|d_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_payload~123_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(16));

-- Location: LCCOMB_X26_Y18_N28
\inst2|nios2_qsys_0|av_ld_byte2_data[0]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_sign_bit~2_combout\,
	datab => \inst2|nios2_qsys_0|M_ctrl_ld_signed~q\,
	datac => \inst2|nios2_qsys_0|d_readdata_d1\(16),
	datad => \inst2|nios2_qsys_0|M_iw\(4),
	combout => \inst2|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\);

-- Location: FF_X26_Y18_N29
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_byte2_data[0]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(16));

-- Location: LCCOMB_X26_Y18_N16
\inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~62\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(16),
	datac => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(16),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~62_combout\);

-- Location: LCCOMB_X25_Y23_N14
\inst2|nios2_qsys_0|M_shift_rot_result~60\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_pass2~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill2~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(0),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~60_combout\);

-- Location: FF_X26_Y24_N17
\inst2|nios2_qsys_0|Mn_rot_step2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[16]~1_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[8]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(16));

-- Location: FF_X26_Y24_N3
\inst2|nios2_qsys_0|Mn_rot_step2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[0]~0_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[24]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(0));

-- Location: LCCOMB_X26_Y24_N14
\inst2|nios2_qsys_0|M2_rot~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(16),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(0),
	combout => \inst2|nios2_qsys_0|M2_rot~30_combout\);

-- Location: FF_X26_Y24_N15
\inst2|nios2_qsys_0|M2_rot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~30_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(16));

-- Location: LCCOMB_X26_Y18_N4
\inst2|nios2_qsys_0|M_shift_rot_result~61\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result~60_combout\,
	datad => \inst2|nios2_qsys_0|M2_rot\(16),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~61_combout\);

-- Location: FF_X26_Y18_N5
\inst2|nios2_qsys_0|M_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~61_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(16));

-- Location: LCCOMB_X26_Y18_N6
\inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(16),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~62_combout\,
	datac => \inst2|nios2_qsys_0|M_shift_rot_result\(16),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63_combout\);

-- Location: LCCOMB_X20_Y21_N28
\inst2|nios2_qsys_0|M_mul_src1[16]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_prelim\(16),
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[16]~63_combout\,
	combout => \inst2|nios2_qsys_0|M_mul_src1[16]~0_combout\);

-- Location: FF_X20_Y21_N27
\inst2|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1_nxt[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1_q\);

-- Location: FF_X20_Y21_N29
\inst2|nios2_qsys_0|M_mul_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_src1[0]~_Duplicate_1_q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_mul_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_src1\(16));

-- Location: FF_X14_Y18_N19
\inst2|nios2_qsys_0|M_mul_partial_prod[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[25]~34_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(25));

-- Location: LCCOMB_X18_Y18_N20
\inst2|nios2_qsys_0|M_mul_result[26]~84\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(26),
	datab => \inst2|nios2_qsys_0|M_mul_result\(26),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[25]~83\,
	combout => \inst2|nios2_qsys_0|M_mul_result[26]~84_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[26]~85\);

-- Location: FF_X14_Y18_N21
\inst2|nios2_qsys_0|M_mul_partial_prod[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[26]~36_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(26));

-- Location: FF_X18_Y18_N21
\inst2|nios2_qsys_0|M_mul_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[26]~84_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(26),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(26));

-- Location: FF_X14_Y18_N23
\inst2|nios2_qsys_0|M_mul_partial_prod[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[27]~38_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(27));

-- Location: FF_X18_Y18_N23
\inst2|nios2_qsys_0|M_mul_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[27]~86_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(27),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(27));

-- Location: LCCOMB_X25_Y19_N20
\inst2|nios2_qsys_0|E_src2[27]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(27),
	datad => \inst2|nios2_qsys_0|E_src2[27]~8_combout\,
	combout => \inst2|nios2_qsys_0|E_src2[27]~9_combout\);

-- Location: LCCOMB_X28_Y19_N18
\inst2|nios2_qsys_0|E_alu_result[27]~50\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_compare_op\(1),
	datab => \inst2|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	datac => \inst2|nios2_qsys_0|E_src2[27]~9_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[27]~50_combout\);

-- Location: LCCOMB_X25_Y17_N18
\inst2|nios2_qsys_0|Add8|auto_generated|_~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datab => \inst2|nios2_qsys_0|E_src2[26]~10_combout\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(26),
	datad => \inst2|nios2_qsys_0|E_ctrl_alu_subtract~q\,
	combout => \inst2|nios2_qsys_0|Add8|auto_generated|_~20_combout\);

-- Location: LCCOMB_X25_Y18_N2
\inst2|nios2_qsys_0|E_alu_result[27]~51\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datab => \inst2|nios2_qsys_0|E_alu_result[27]~50_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[28]~56_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[27]~51_combout\);

-- Location: FF_X25_Y18_N3
\inst2|nios2_qsys_0|M_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[27]~51_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(27));

-- Location: LCCOMB_X25_Y18_N4
\inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~40\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result\(27),
	datab => \inst2|nios2_qsys_0|M_alu_result\(27),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~40_combout\);

-- Location: LCCOMB_X25_Y18_N22
\inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(27),
	datab => \inst2|nios2_qsys_0|M_mul_result\(27),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~40_combout\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\);

-- Location: LCCOMB_X25_Y18_N10
\inst2|nios2_qsys_0|E_src1_prelim[27]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_wr_data\(27),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	combout => \inst2|nios2_qsys_0|E_src1_prelim[27]~27_combout\);

-- Location: FF_X25_Y18_N11
\inst2|nios2_qsys_0|E_src1_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[27]~27_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(27));

-- Location: LCCOMB_X21_Y19_N8
\inst2|nios2_qsys_0|M_mul_src1[27]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~41_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(27),
	combout => \inst2|nios2_qsys_0|M_mul_src1[27]~11_combout\);

-- Location: LCCOMB_X28_Y23_N16
\inst2|nios2_qsys_0|M_rot_step1[27]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	datab => \inst2|nios2_qsys_0|Add12~1_combout\,
	datad => \inst2|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	combout => \inst2|nios2_qsys_0|M_rot_step1[27]~26_combout\);

-- Location: FF_X28_Y23_N17
\inst2|nios2_qsys_0|M_rot_step1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_rot_step1[27]~26_combout\,
	asdata => \inst2|nios2_qsys_0|M_rot_step1[25]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Add12~3_combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_step1\(27));

-- Location: LCCOMB_X27_Y24_N16
\inst2|nios2_qsys_0|Mn_rot_step2[27]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(27),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(23),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[27]~25_combout\);

-- Location: LCCOMB_X27_Y24_N12
\inst2|nios2_qsys_0|Mn_rot_step2[19]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(15),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(19),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[19]~9_combout\);

-- Location: FF_X27_Y24_N17
\inst2|nios2_qsys_0|Mn_rot_step2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[27]~25_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[19]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(27));

-- Location: LCCOMB_X27_Y24_N2
\inst2|nios2_qsys_0|Mn_rot_step2[11]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(2),
	datab => \inst2|nios2_qsys_0|M_rot_step1\(11),
	datad => \inst2|nios2_qsys_0|M_rot_step1\(7),
	combout => \inst2|nios2_qsys_0|Mn_rot_step2[11]~24_combout\);

-- Location: FF_X27_Y24_N3
\inst2|nios2_qsys_0|Mn_rot_step2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|Mn_rot_step2[11]~24_combout\,
	asdata => \inst2|nios2_qsys_0|Mn_rot_step2[3]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|Mn_rot_step2\(11));

-- Location: LCCOMB_X27_Y24_N28
\inst2|nios2_qsys_0|M2_rot~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(27),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(11),
	combout => \inst2|nios2_qsys_0|M2_rot~11_combout\);

-- Location: FF_X27_Y24_N29
\inst2|nios2_qsys_0|M2_rot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(11));

-- Location: LCCOMB_X24_Y22_N4
\inst2|nios2_qsys_0|M_shift_rot_result~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_result~22_combout\,
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M2_rot\(11),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~23_combout\);

-- Location: FF_X24_Y22_N5
\inst2|nios2_qsys_0|M_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(11));

-- Location: FF_X31_Y19_N21
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[11]~12_combout\,
	asdata => \inst2|nios2_qsys_0|av_fill_bit~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(11));

-- Location: LCCOMB_X27_Y20_N10
\inst2|nios2_qsys_0|E_alu_result[11]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_extra_pc\(9),
	datab => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[12]~24_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[11]~16_combout\);

-- Location: LCCOMB_X27_Y20_N0
\inst2|nios2_qsys_0|E_alu_result[11]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[11]~17_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[11]~16_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[11]~18_combout\);

-- Location: FF_X27_Y20_N1
\inst2|nios2_qsys_0|M_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[11]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(11));

-- Location: LCCOMB_X24_Y22_N14
\inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datab => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(11),
	datac => \inst2|nios2_qsys_0|M_alu_result\(11),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~24_combout\);

-- Location: LCCOMB_X24_Y22_N0
\inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(11),
	datab => \inst2|nios2_qsys_0|M_shift_rot_result\(11),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~24_combout\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\);

-- Location: LCCOMB_X24_Y22_N26
\inst2|nios2_qsys_0|E_src1[11]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[11]~25_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(11),
	combout => \inst2|nios2_qsys_0|E_src1[11]~11_combout\);

-- Location: FF_X23_Y16_N25
\inst2|nios2_qsys_0|D_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(9));

-- Location: FF_X20_Y16_N27
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[9]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(9));

-- Location: LCCOMB_X20_Y16_N2
\inst2|nios2_qsys_0|D_extra_pc[9]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst2|nios2_qsys_0|D_pc_plus_one\(9),
	datac => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(9),
	datad => \inst2|nios2_qsys_0|D_iw\(21),
	combout => \inst2|nios2_qsys_0|D_extra_pc[9]~5_combout\);

-- Location: FF_X20_Y16_N3
\inst2|nios2_qsys_0|E_extra_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[9]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(9));

-- Location: LCCOMB_X27_Y15_N28
\inst2|nios2_qsys_0|D_ctrl_exception~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(15),
	datab => \inst2|nios2_qsys_0|D_iw\(11),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	datad => \inst2|nios2_qsys_0|D_iw\(14),
	combout => \inst2|nios2_qsys_0|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X27_Y15_N12
\inst2|nios2_qsys_0|D_ctrl_exception~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(16),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	datad => \inst2|nios2_qsys_0|D_ctrl_exception~0_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_exception~1_combout\);

-- Location: FF_X27_Y15_N13
\inst2|nios2_qsys_0|E_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_exception~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_exception~q\);

-- Location: LCCOMB_X27_Y16_N24
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_extra_pc\(9),
	datac => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~27_combout\);

-- Location: LCCOMB_X23_Y17_N4
\inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_jmp_indirect~q\,
	datac => \inst2|nios2_qsys_0|E_hbreak_req~combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\);

-- Location: LCCOMB_X20_Y17_N16
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[11]~11_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~27_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~28_combout\);

-- Location: LCCOMB_X20_Y17_N18
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_pc\(9),
	datab => \inst2|nios2_qsys_0|E_iw\(15),
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~28_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~29_combout\);

-- Location: FF_X20_Y17_N19
\inst2|nios2_qsys_0|M_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~29_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(9));

-- Location: LCCOMB_X20_Y17_N2
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(9),
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(9),
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~13_combout\);

-- Location: LCCOMB_X20_Y17_N4
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(9),
	datab => \inst2|nios2_qsys_0|F_pc_plus_one[9]~18_combout\,
	datac => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~13_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~14_combout\);

-- Location: LCCOMB_X26_Y15_N28
\inst2|nios2_qsys_0|F_iw[11]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst2|nios2_qsys_0|F_iw[11]~15_combout\);

-- Location: FF_X26_Y15_N29
\inst2|nios2_qsys_0|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[11]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(11));

-- Location: LCCOMB_X27_Y15_N2
\inst2|nios2_qsys_0|Equal107~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datab => \inst2|nios2_qsys_0|D_iw\(11),
	datac => \inst2|nios2_qsys_0|D_iw\(14),
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|Equal107~3_combout\);

-- Location: LCCOMB_X27_Y15_N10
\inst2|nios2_qsys_0|D_op_rdctl\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(15),
	datad => \inst2|nios2_qsys_0|Equal107~3_combout\,
	combout => \inst2|nios2_qsys_0|D_op_rdctl~combout\);

-- Location: FF_X27_Y15_N11
\inst2|nios2_qsys_0|E_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_op_rdctl~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X28_Y15_N2
\inst2|nios2_qsys_0|D_ctrl_cmp~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_cmp~11_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(12),
	datac => \inst2|nios2_qsys_0|D_iw\(11),
	datad => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_cmp~12_combout\);

-- Location: FF_X28_Y15_N3
\inst2|nios2_qsys_0|E_ctrl_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_cmp~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_cmp~q\);

-- Location: LCCOMB_X28_Y16_N18
\inst2|nios2_qsys_0|E_alu_result~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datac => \inst2|nios2_qsys_0|E_ctrl_rdctl_inst~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_cmp~q\,
	combout => \inst2|nios2_qsys_0|E_alu_result~0_combout\);

-- Location: LCCOMB_X27_Y17_N0
\inst2|nios2_qsys_0|E_alu_result[10]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datab => \inst2|nios2_qsys_0|E_extra_pc\(8),
	datac => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[11]~22_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[10]~19_combout\);

-- Location: LCCOMB_X27_Y17_N28
\inst2|nios2_qsys_0|E_alu_result[10]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[10]~20_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[10]~19_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[10]~21_combout\);

-- Location: FF_X27_Y17_N29
\inst2|nios2_qsys_0|M_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[10]~21_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(10));

-- Location: LCCOMB_X32_Y22_N8
\inst2|cmd_xbar_mux|src_data[46]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(46) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(10)) # ((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_line\(5))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst2|cmd_xbar_mux|saved_grant\(0) & (\inst2|nios2_qsys_0|ic_fill_line\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_line\(5),
	datad => \inst2|nios2_qsys_0|M_alu_result\(10),
	combout => \inst2|cmd_xbar_mux|src_data\(46));

-- Location: FF_X32_Y22_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8));

-- Location: LCCOMB_X32_Y24_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~3_combout\);

-- Location: FF_X32_Y24_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(7));

-- Location: FF_X31_Y16_N29
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X31_Y16_N14
\inst2|rsp_xbar_mux|src_data[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(7) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7)) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7))))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(7),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst2|rsp_xbar_mux|src_data\(7));

-- Location: FF_X31_Y16_N15
\inst2|nios2_qsys_0|i_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(7));

-- Location: LCCOMB_X21_Y17_N18
\inst2|nios2_qsys_0|F_iw[28]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst2|nios2_qsys_0|F_iw[28]~19_combout\);

-- Location: FF_X21_Y17_N19
\inst2|nios2_qsys_0|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[28]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(28));

-- Location: LCCOMB_X21_Y17_N6
\inst2|nios2_qsys_0|F_iw[27]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst2|nios2_qsys_0|F_iw[27]~20_combout\);

-- Location: FF_X21_Y17_N7
\inst2|nios2_qsys_0|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[27]~20_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(27));

-- Location: LCCOMB_X21_Y17_N0
\inst2|nios2_qsys_0|D_src1_hazard_E~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_dst_regnum\(1),
	datab => \inst2|nios2_qsys_0|D_iw\(28),
	datac => \inst2|nios2_qsys_0|E_dst_regnum\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(27),
	combout => \inst2|nios2_qsys_0|D_src1_hazard_E~0_combout\);

-- Location: LCCOMB_X21_Y18_N20
\inst2|nios2_qsys_0|D_src1_hazard_E~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_E~1_combout\,
	datab => \inst2|nios2_qsys_0|D_src1_hazard_E~0_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_a_not_src~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src1_hazard_E~2_combout\);

-- Location: LCCOMB_X21_Y18_N26
\inst2|nios2_qsys_0|D_src1_hazard_E\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(31),
	datab => \inst2|nios2_qsys_0|D_src1_hazard_E~2_combout\,
	datac => \inst2|nios2_qsys_0|E_dst_regnum\(4),
	datad => \inst2|nios2_qsys_0|E_wr_dst_reg~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src1_hazard_E~combout\);

-- Location: FF_X21_Y18_N27
\inst2|nios2_qsys_0|E_src1_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src1_hazard_E~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_hazard_M~q\);

-- Location: LCCOMB_X20_Y21_N14
\inst2|nios2_qsys_0|E_src1[10]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[10]~27_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(10),
	combout => \inst2|nios2_qsys_0|E_src1[10]~12_combout\);

-- Location: LCCOMB_X28_Y17_N10
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~24_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datac => \inst2|nios2_qsys_0|E_iw\(14),
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~25_combout\);

-- Location: LCCOMB_X20_Y17_N6
\inst2|nios2_qsys_0|E_pc[8]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(8),
	combout => \inst2|nios2_qsys_0|E_pc[8]~feeder_combout\);

-- Location: FF_X20_Y17_N7
\inst2|nios2_qsys_0|E_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_pc[8]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(8));

-- Location: LCCOMB_X20_Y17_N22
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[10]~12_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~25_combout\,
	datad => \inst2|nios2_qsys_0|E_pc\(8),
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~26_combout\);

-- Location: FF_X20_Y17_N23
\inst2|nios2_qsys_0|M_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~26_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X20_Y17_N8
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[8]~16_combout\,
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(8),
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~11_combout\);

-- Location: FF_X20_Y16_N25
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[8]~27_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(8));

-- Location: LCCOMB_X20_Y17_N26
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(8),
	datac => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~11_combout\,
	datad => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(8),
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12_combout\);

-- Location: FF_X20_Y17_N27
\inst2|nios2_qsys_0|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(8));

-- Location: FF_X20_Y17_N9
\inst2|nios2_qsys_0|D_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(8));

-- Location: LCCOMB_X29_Y18_N24
\inst2|nios2_qsys_0|ic_tag_wraddress[5]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_line\(5),
	datad => \inst2|nios2_qsys_0|D_pc\(8),
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[5]~4_combout\);

-- Location: FF_X29_Y18_N25
\inst2|nios2_qsys_0|ic_fill_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[5]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_line\(5));

-- Location: LCCOMB_X20_Y16_N12
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[2]~4_combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[1]~14\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]~16\);

-- Location: LCCOMB_X20_Y16_N14
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]~16\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]~18\);

-- Location: LCCOMB_X20_Y16_N16
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]~18\,
	combout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]~20\);

-- Location: FF_X20_Y16_N21
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[6]~23_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(6));

-- Location: LCCOMB_X21_Y16_N0
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|F_pc_plus_one[6]~12_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(6),
	datad => \inst2|nios2_qsys_0|F_kill~2_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~7_combout\);

-- Location: LCCOMB_X21_Y16_N4
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(6),
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(6),
	datac => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~7_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8_combout\);

-- Location: FF_X21_Y16_N5
\inst2|nios2_qsys_0|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(6));

-- Location: FF_X21_Y16_N1
\inst2|nios2_qsys_0|D_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(6));

-- Location: LCCOMB_X29_Y18_N16
\inst2|nios2_qsys_0|ic_tag_wraddress[3]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_line\(3),
	datad => \inst2|nios2_qsys_0|D_pc\(6),
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[3]~2_combout\);

-- Location: FF_X29_Y18_N17
\inst2|nios2_qsys_0|ic_fill_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[3]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_line\(3));

-- Location: LCCOMB_X28_Y18_N8
\inst2|nios2_qsys_0|F_iw[4]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[4]~8_combout\);

-- Location: FF_X28_Y18_N9
\inst2|nios2_qsys_0|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[4]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(4));

-- Location: LCCOMB_X25_Y15_N10
\inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(3),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X25_Y15_N12
\inst2|nios2_qsys_0|D_ctrl_a_not_src~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_a_not_src~0_combout\);

-- Location: FF_X25_Y15_N13
\inst2|nios2_qsys_0|E_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_a_not_src~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X23_Y17_N24
\inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_jmp_indirect~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_jmp_direct~q\,
	datac => \inst2|nios2_qsys_0|E_hbreak_req~combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\);

-- Location: FF_X23_Y16_N13
\inst2|nios2_qsys_0|D_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(3));

-- Location: FF_X20_Y16_N15
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[3]~17_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(3));

-- Location: LCCOMB_X21_Y16_N30
\inst2|nios2_qsys_0|D_extra_pc[3]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(21),
	datac => \inst2|nios2_qsys_0|D_pc_plus_one\(3),
	datad => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(3),
	combout => \inst2|nios2_qsys_0|D_extra_pc[3]~1_combout\);

-- Location: FF_X21_Y16_N31
\inst2|nios2_qsys_0|E_extra_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[3]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(3));

-- Location: LCCOMB_X27_Y16_N28
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(3),
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~9_combout\);

-- Location: LCCOMB_X28_Y17_N16
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[5]~2_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~9_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~10_combout\);

-- Location: LCCOMB_X24_Y16_N24
\inst2|nios2_qsys_0|E_pc[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_pc\(3),
	combout => \inst2|nios2_qsys_0|E_pc[3]~feeder_combout\);

-- Location: FF_X24_Y16_N25
\inst2|nios2_qsys_0|E_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_pc[3]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(3));

-- Location: LCCOMB_X24_Y16_N18
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(9),
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~10_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datad => \inst2|nios2_qsys_0|E_pc\(3),
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~11_combout\);

-- Location: FF_X24_Y16_N19
\inst2|nios2_qsys_0|M_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X24_Y16_N2
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(3),
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(3),
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~1_combout\);

-- Location: LCCOMB_X24_Y16_N26
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[3]~6_combout\,
	datab => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	datac => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(3),
	datad => \inst2|nios2_qsys_0|F_kill~2_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2_combout\);

-- Location: FF_X24_Y16_N27
\inst2|nios2_qsys_0|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(3));

-- Location: FF_X24_Y16_N3
\inst2|nios2_qsys_0|D_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(3),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(3));

-- Location: LCCOMB_X28_Y22_N30
\inst2|nios2_qsys_0|ic_tag_wraddress_nxt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_pc\(3),
	datac => \inst2|nios2_qsys_0|ic_fill_line\(0),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~1_combout\);

-- Location: FF_X28_Y22_N31
\inst2|nios2_qsys_0|ic_fill_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_line\(0));

-- Location: FF_X20_Y16_N13
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[2]~15_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(2));

-- Location: LCCOMB_X21_Y16_N26
\inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(2),
	datab => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~4_combout\,
	datac => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(2),
	combout => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\);

-- Location: FF_X21_Y16_N27
\inst2|nios2_qsys_0|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(2));

-- Location: LCCOMB_X28_Y22_N22
\inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~2_combout\,
	datad => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3_combout\);

-- Location: FF_X28_Y22_N23
\inst2|nios2_qsys_0|ic_tag_wraddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_tag_wraddress\(0));

-- Location: LCCOMB_X29_Y18_N26
\inst2|nios2_qsys_0|ic_tag_wraddress[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|ic_tag_wraddress[1]~0_combout\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[1]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N14
\inst2|nios2_qsys_0|D_ctrl_crst~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\,
	datab => \inst2|nios2_qsys_0|D_ctrl_crst~0_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|D_ctrl_crst~1_combout\);

-- Location: FF_X27_Y15_N15
\inst2|nios2_qsys_0|E_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_crst~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_crst~q\);

-- Location: FF_X28_Y22_N27
\inst2|nios2_qsys_0|M_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_ctrl_crst~q\);

-- Location: LCCOMB_X28_Y22_N26
\inst2|nios2_qsys_0|ic_tag_wraddress[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_valid_from_E~q\,
	datac => \inst2|nios2_qsys_0|M_ctrl_crst~q\,
	datad => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5_combout\);

-- Location: LCCOMB_X28_Y22_N16
\inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_ctrl_invalidate_i~q\,
	datad => \inst2|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: FF_X29_Y18_N27
\inst2|nios2_qsys_0|ic_tag_wraddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[1]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|M_alu_result\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_tag_wraddress\(1));

-- Location: LCCOMB_X29_Y18_N28
\inst2|nios2_qsys_0|ic_tag_wraddress[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~1_combout\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~feeder_combout\);

-- Location: FF_X29_Y18_N29
\inst2|nios2_qsys_0|ic_tag_wraddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|M_alu_result\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_tag_wraddress\(2));

-- Location: LCCOMB_X29_Y18_N22
\inst2|nios2_qsys_0|ic_tag_wraddress[3]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|ic_tag_wraddress[3]~2_combout\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[3]~feeder_combout\);

-- Location: FF_X29_Y18_N23
\inst2|nios2_qsys_0|ic_tag_wraddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[3]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|M_alu_result\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_tag_wraddress\(3));

-- Location: LCCOMB_X29_Y18_N8
\inst2|nios2_qsys_0|ic_tag_wraddress[4]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|ic_tag_wraddress[4]~3_combout\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[4]~feeder_combout\);

-- Location: FF_X29_Y18_N9
\inst2|nios2_qsys_0|ic_tag_wraddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[4]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|M_alu_result\(9),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_tag_wraddress\(4));

-- Location: LCCOMB_X29_Y18_N10
\inst2|nios2_qsys_0|ic_tag_wraddress[5]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|ic_tag_wraddress[5]~4_combout\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[5]~feeder_combout\);

-- Location: FF_X29_Y18_N11
\inst2|nios2_qsys_0|ic_tag_wraddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[5]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|M_alu_result\(10),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|ic_tag_wraddress[2]~5_combout\,
	sload => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_tag_wraddress\(5));

-- Location: LCCOMB_X28_Y22_N24
\inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~4_combout\,
	datad => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5_combout\);

-- Location: FF_X28_Y22_N25
\inst2|nios2_qsys_0|ic_tag_wraddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress_nxt[6]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_tag_wraddress\(6));

-- Location: LCCOMB_X21_Y22_N12
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~9_combout\,
	datab => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_valid_bits\(1),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: LCCOMB_X21_Y22_N2
\inst2|nios2_qsys_0|ic_fill_valid_bits_en\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\);

-- Location: FF_X21_Y22_N13
\inst2|nios2_qsys_0|ic_fill_valid_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[1]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X21_Y22_N26
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~7_combout\,
	datab => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_valid_bits\(2),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: FF_X21_Y22_N27
\inst2|nios2_qsys_0|ic_fill_valid_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[2]~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X21_Y22_N0
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~13_combout\,
	datab => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_valid_bits\(3),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: FF_X21_Y22_N1
\inst2|nios2_qsys_0|ic_fill_valid_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[3]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X20_Y22_N28
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X21_Y22_N14
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_valid_bits\(4),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: FF_X21_Y22_N15
\inst2|nios2_qsys_0|ic_fill_valid_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[4]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X21_Y22_N10
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~0_combout\,
	datab => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_valid_bits\(5),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: FF_X21_Y22_N11
\inst2|nios2_qsys_0|ic_fill_valid_bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[5]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X21_Y22_N28
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Equal159~0_combout\,
	datab => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_valid_bits\(6),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: FF_X21_Y22_N29
\inst2|nios2_qsys_0|ic_fill_valid_bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[6]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X20_Y22_N30
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X21_Y22_N16
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~5_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_valid_bits\(7),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: FF_X21_Y22_N17
\inst2|nios2_qsys_0|ic_fill_valid_bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[7]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_valid_bits\(7));

-- Location: LCCOMB_X23_Y16_N30
\inst2|nios2_qsys_0|F_pc_plus_one[12]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|F_pc\(12),
	cin => \inst2|nios2_qsys_0|F_pc_plus_one[11]~23\,
	combout => \inst2|nios2_qsys_0|F_pc_plus_one[12]~24_combout\);

-- Location: LCCOMB_X24_Y16_N22
\inst2|nios2_qsys_0|F_pc_nxt[12]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(12),
	datad => \inst2|nios2_qsys_0|F_kill~2_combout\,
	combout => \inst2|nios2_qsys_0|F_pc_nxt[12]~0_combout\);

-- Location: FF_X24_Y16_N29
\inst2|nios2_qsys_0|E_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_pc\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(12));

-- Location: LCCOMB_X25_Y16_N28
\inst2|nios2_qsys_0|E_iw[18]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|D_iw\(18),
	combout => \inst2|nios2_qsys_0|E_iw[18]~feeder_combout\);

-- Location: FF_X25_Y16_N29
\inst2|nios2_qsys_0|E_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_iw[18]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(18));

-- Location: LCCOMB_X24_Y16_N8
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~31_combout\,
	datab => \inst2|nios2_qsys_0|E_pc\(12),
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datad => \inst2|nios2_qsys_0|E_iw\(18),
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~32_combout\);

-- Location: FF_X24_Y16_N9
\inst2|nios2_qsys_0|M_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[12]~32_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(12));

-- Location: LCCOMB_X24_Y16_N30
\inst2|nios2_qsys_0|F_pc_nxt[12]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add1~6_combout\,
	datab => \inst2|nios2_qsys_0|F_pc_nxt[12]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(12),
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_pc_nxt[12]~1_combout\);

-- Location: FF_X24_Y16_N31
\inst2|nios2_qsys_0|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_nxt[12]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(12));

-- Location: FF_X24_Y16_N23
\inst2|nios2_qsys_0|D_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(12));

-- Location: FF_X24_Y16_N17
\inst2|nios2_qsys_0|ic_fill_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_pc\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_tag\(2));

-- Location: LCCOMB_X21_Y19_N30
\inst2|nios2_qsys_0|F_ic_valid~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc\(1),
	datab => \inst2|nios2_qsys_0|F_pc\(0),
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst2|nios2_qsys_0|F_ic_valid~0_combout\);

-- Location: LCCOMB_X21_Y19_N16
\inst2|nios2_qsys_0|F_ic_valid~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst2|nios2_qsys_0|F_pc\(0),
	datac => \inst2|nios2_qsys_0|F_ic_valid~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst2|nios2_qsys_0|F_ic_valid~1_combout\);

-- Location: LCCOMB_X21_Y19_N22
\inst2|nios2_qsys_0|F_inst_ram_hit~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_valid~3_combout\,
	datab => \inst2|nios2_qsys_0|F_pc\(2),
	datad => \inst2|nios2_qsys_0|F_ic_valid~1_combout\,
	combout => \inst2|nios2_qsys_0|F_inst_ram_hit~1_combout\);

-- Location: LCCOMB_X24_Y15_N6
\inst2|nios2_qsys_0|F_issue\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_inst_ram_hit~0_combout\,
	datab => \inst2|nios2_qsys_0|F_inst_ram_hit~2_combout\,
	datac => \inst2|nios2_qsys_0|F_kill~combout\,
	datad => \inst2|nios2_qsys_0|F_inst_ram_hit~1_combout\,
	combout => \inst2|nios2_qsys_0|F_issue~combout\);

-- Location: FF_X24_Y15_N7
\inst2|nios2_qsys_0|D_issue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_issue~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_issue~q\);

-- Location: LCCOMB_X24_Y15_N14
\inst2|nios2_qsys_0|F_kill\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datab => \inst2|nios2_qsys_0|D_br_pred_taken~0_combout\,
	datac => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datad => \inst2|nios2_qsys_0|D_issue~q\,
	combout => \inst2|nios2_qsys_0|F_kill~combout\);

-- Location: FF_X24_Y15_N15
\inst2|nios2_qsys_0|D_kill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_kill~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_kill~q\);

-- Location: LCCOMB_X20_Y17_N20
\inst2|nios2_qsys_0|F_ic_fill_same_tag_line~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_line\(6),
	datab => \inst2|nios2_qsys_0|F_pc\(9),
	datac => \inst2|nios2_qsys_0|F_pc\(8),
	datad => \inst2|nios2_qsys_0|ic_fill_line\(5),
	combout => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X23_Y16_N2
\inst2|nios2_qsys_0|F_ic_fill_same_tag_line~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_line\(4),
	datab => \inst2|nios2_qsys_0|ic_fill_line\(3),
	datac => \inst2|nios2_qsys_0|F_pc\(7),
	datad => \inst2|nios2_qsys_0|F_pc\(6),
	combout => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X26_Y16_N28
\inst2|nios2_qsys_0|F_ic_fill_same_tag_line~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc\(11),
	datab => \inst2|nios2_qsys_0|F_pc\(10),
	datac => \inst2|nios2_qsys_0|ic_fill_tag\(1),
	datad => \inst2|nios2_qsys_0|ic_fill_tag\(0),
	combout => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X23_Y16_N0
\inst2|nios2_qsys_0|F_ic_fill_same_tag_line~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_line\(2),
	datab => \inst2|nios2_qsys_0|ic_fill_line\(1),
	datac => \inst2|nios2_qsys_0|F_pc\(4),
	datad => \inst2|nios2_qsys_0|F_pc\(5),
	combout => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~3_combout\);

-- Location: LCCOMB_X23_Y16_N4
\inst2|nios2_qsys_0|F_ic_fill_same_tag_line~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~2_combout\,
	datab => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~4_combout\,
	datac => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~1_combout\,
	datad => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~3_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X24_Y15_N0
\inst2|nios2_qsys_0|F_ic_fill_same_tag_line\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~0_combout\,
	datad => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~5_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~combout\);

-- Location: FF_X24_Y15_N1
\inst2|nios2_qsys_0|D_ic_fill_same_tag_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_fill_same_tag_line~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_ic_fill_same_tag_line~q\);

-- Location: LCCOMB_X24_Y15_N18
\inst2|nios2_qsys_0|D_ic_fill_starting~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_prevent_refill~q\,
	datab => \inst2|nios2_qsys_0|D_kill~q\,
	datac => \inst2|nios2_qsys_0|D_iw_valid~q\,
	datad => \inst2|nios2_qsys_0|D_ic_fill_same_tag_line~q\,
	combout => \inst2|nios2_qsys_0|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X31_Y18_N22
\inst2|nios2_qsys_0|D_ic_fill_starting~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datac => \inst2|nios2_qsys_0|D_ic_fill_starting~0_combout\,
	datad => \inst2|nios2_qsys_0|ic_fill_active~q\,
	combout => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\);

-- Location: LCCOMB_X21_Y22_N24
\inst2|nios2_qsys_0|D_ic_fill_starting_d1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	combout => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~0_combout\);

-- Location: FF_X21_Y22_N25
\inst2|nios2_qsys_0|D_ic_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\);

-- Location: LCCOMB_X20_Y22_N10
\inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_initial_offset\(1),
	datab => \inst2|nios2_qsys_0|ic_fill_dp_offset\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset\(1),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: FF_X20_Y22_N11
\inst2|nios2_qsys_0|ic_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_dp_offset\(1));

-- Location: FF_X20_Y16_N9
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[0]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(0));

-- Location: FF_X23_Y16_N7
\inst2|nios2_qsys_0|D_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(0));

-- Location: LCCOMB_X21_Y16_N16
\inst2|nios2_qsys_0|D_extra_pc[0]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(0),
	datac => \inst2|nios2_qsys_0|D_pc_plus_one\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(21),
	combout => \inst2|nios2_qsys_0|D_extra_pc[0]~12_combout\);

-- Location: FF_X21_Y16_N17
\inst2|nios2_qsys_0|E_extra_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[0]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(0));

-- Location: LCCOMB_X29_Y16_N0
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datac => \inst2|nios2_qsys_0|E_extra_pc\(0),
	datad => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~0_combout\);

-- Location: LCCOMB_X29_Y16_N2
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(6),
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~1_combout\);

-- Location: FF_X21_Y16_N23
\inst2|nios2_qsys_0|E_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_pc\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_pc\(0));

-- Location: LCCOMB_X21_Y16_N24
\inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr[2]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~1_combout\,
	datac => \inst2|nios2_qsys_0|E_pc\(0),
	datad => \inst2|nios2_qsys_0|E_src1[2]~5_combout\,
	combout => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~2_combout\);

-- Location: FF_X21_Y16_N25
\inst2|nios2_qsys_0|M_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X21_Y16_N14
\inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~0_combout\,
	datab => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(0),
	datac => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(0),
	combout => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: FF_X21_Y16_N15
\inst2|nios2_qsys_0|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(0));

-- Location: FF_X21_Y16_N13
\inst2|nios2_qsys_0|D_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(0));

-- Location: FF_X20_Y22_N21
\inst2|nios2_qsys_0|ic_fill_initial_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_pc\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X20_Y22_N16
\inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|ic_fill_initial_offset\(0),
	datac => \inst2|nios2_qsys_0|ic_fill_dp_offset\(0),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: FF_X20_Y22_N17
\inst2|nios2_qsys_0|ic_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_dp_offset_nxt[0]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X23_Y18_N4
\inst2|nios2_qsys_0|F_iw[21]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datad => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst2|nios2_qsys_0|F_iw[21]~11_combout\);

-- Location: FF_X23_Y18_N5
\inst2|nios2_qsys_0|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[21]~11_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(21));

-- Location: LCCOMB_X25_Y15_N8
\inst2|nios2_qsys_0|Equal4~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|Equal4~6_combout\);

-- Location: LCCOMB_X24_Y15_N2
\inst2|nios2_qsys_0|D_ctrl_br~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(1),
	combout => \inst2|nios2_qsys_0|D_ctrl_br~0_combout\);

-- Location: LCCOMB_X24_Y15_N28
\inst2|nios2_qsys_0|D_br_pred_taken~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_implicit_dst_retaddr~1_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(21),
	datac => \inst2|nios2_qsys_0|Equal4~6_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_br~0_combout\,
	combout => \inst2|nios2_qsys_0|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X24_Y15_N24
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datab => \inst2|nios2_qsys_0|D_br_pred_taken~0_combout\,
	datac => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datad => \inst2|nios2_qsys_0|D_issue~q\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\);

-- Location: LCCOMB_X23_Y17_N0
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[4]~8_combout\,
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(4),
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X20_Y16_N17
\inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_br_taken_waddr_partial[4]~19_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(4));

-- Location: LCCOMB_X23_Y17_N14
\inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(4),
	datab => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~3_combout\,
	datac => \inst2|nios2_qsys_0|D_br_taken_waddr_partial\(4),
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4_combout\);

-- Location: FF_X23_Y17_N15
\inst2|nios2_qsys_0|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(4));

-- Location: FF_X23_Y17_N1
\inst2|nios2_qsys_0|D_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(4),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(4));

-- Location: LCCOMB_X29_Y18_N12
\inst2|nios2_qsys_0|ic_tag_wraddress[1]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_line\(1),
	datad => \inst2|nios2_qsys_0|D_pc\(4),
	combout => \inst2|nios2_qsys_0|ic_tag_wraddress[1]~0_combout\);

-- Location: FF_X29_Y18_N13
\inst2|nios2_qsys_0|ic_fill_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_tag_wraddress[1]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_line\(1));

-- Location: LCCOMB_X31_Y22_N24
\inst2|cmd_xbar_mux|src_data[42]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(42) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(6)) # ((\inst2|nios2_qsys_0|ic_fill_line\(1) & \inst2|cmd_xbar_mux|saved_grant\(0))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst2|nios2_qsys_0|ic_fill_line\(1) & (\inst2|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|nios2_qsys_0|ic_fill_line\(1),
	datac => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|nios2_qsys_0|M_alu_result\(6),
	combout => \inst2|cmd_xbar_mux|src_data\(42));

-- Location: FF_X31_Y22_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(4));

-- Location: LCCOMB_X31_Y22_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(2),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(4),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(3),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(1),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y22_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(6),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(7),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(5),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y24_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y20_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_go~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(21),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~23_combout\);

-- Location: LCCOMB_X31_Y20_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata~23_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X31_Y20_N29
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(2));

-- Location: LCCOMB_X32_Y15_N28
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~feeder_combout\ = \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(2),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: FF_X32_Y15_N29
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X32_Y15_N24
\inst2|rsp_xbar_mux|src_data[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(2) = (\inst2|rsp_xbar_demux|src0_valid~combout\ & ((\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2)) # ((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2))))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (((\inst2|rsp_xbar_demux_001|src0_valid~combout\ & \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst2|rsp_xbar_mux|src_data\(2));

-- Location: FF_X32_Y15_N25
\inst2|nios2_qsys_0|i_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(2));

-- Location: LCCOMB_X25_Y16_N8
\inst2|nios2_qsys_0|F_iw[13]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst2|nios2_qsys_0|F_iw[13]~12_combout\);

-- Location: FF_X25_Y16_N9
\inst2|nios2_qsys_0|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[13]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(13));

-- Location: LCCOMB_X28_Y15_N6
\inst2|nios2_qsys_0|D_op_rdctl~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Equal4~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(13),
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(5),
	combout => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\);

-- Location: LCCOMB_X26_Y15_N26
\inst2|nios2_qsys_0|Equal107~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(12),
	datab => \inst2|nios2_qsys_0|D_iw\(14),
	datac => \inst2|nios2_qsys_0|D_iw\(16),
	datad => \inst2|nios2_qsys_0|D_iw\(11),
	combout => \inst2|nios2_qsys_0|Equal107~4_combout\);

-- Location: LCCOMB_X25_Y15_N14
\inst2|nios2_qsys_0|Equal4~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(3),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|Equal4~1_combout\);

-- Location: LCCOMB_X26_Y15_N10
\inst2|nios2_qsys_0|D_op_rsvx55\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(5),
	datab => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|Equal4~1_combout\,
	combout => \inst2|nios2_qsys_0|D_op_rsvx55~combout\);

-- Location: LCCOMB_X26_Y15_N22
\inst2|nios2_qsys_0|D_ctrl_mul_lsw~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Equal107~5_combout\,
	datab => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\,
	datac => \inst2|nios2_qsys_0|Equal107~4_combout\,
	datad => \inst2|nios2_qsys_0|D_op_rsvx55~combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_mul_lsw~0_combout\);

-- Location: FF_X26_Y15_N23
\inst2|nios2_qsys_0|E_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_mul_lsw~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_mul_lsw~q\);

-- Location: FF_X26_Y15_N7
\inst2|nios2_qsys_0|M_ctrl_mul_lsw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_ctrl_mul_lsw~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_ctrl_mul_lsw~q\);

-- Location: LCCOMB_X26_Y15_N6
\inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_ctrl_mul_lsw~q\,
	datad => \inst2|nios2_qsys_0|M_ctrl_shift_rot~q\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\);

-- Location: LCCOMB_X25_Y22_N6
\inst2|nios2_qsys_0|M_shift_rot_result~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_pass3~q\,
	datac => \inst2|nios2_qsys_0|M_rot_sel_fill3~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(7),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~30_combout\);

-- Location: LCCOMB_X25_Y22_N22
\inst2|nios2_qsys_0|M_shift_rot_result~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M2_rot\(31),
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~30_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~31_combout\);

-- Location: FF_X25_Y22_N23
\inst2|nios2_qsys_0|M_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~31_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(31));

-- Location: LCCOMB_X25_Y18_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(31),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datad => \inst2|nios2_qsys_0|M_shift_rot_result\(31),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~32_combout\);

-- Location: LCCOMB_X18_Y18_N28
\inst2|nios2_qsys_0|M_mul_result[30]~92\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(30),
	datab => \inst2|nios2_qsys_0|M_mul_result\(30),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_result[29]~91\,
	combout => \inst2|nios2_qsys_0|M_mul_result[30]~92_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_result[30]~93\);

-- Location: LCCOMB_X14_Y18_N28
\inst2|nios2_qsys_0|M_mul_partial_prod[30]~44\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30),
	datad => VCC,
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[29]~43\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[30]~44_combout\,
	cout => \inst2|nios2_qsys_0|M_mul_partial_prod[30]~45\);

-- Location: FF_X14_Y18_N29
\inst2|nios2_qsys_0|M_mul_partial_prod[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[30]~44_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(30));

-- Location: FF_X18_Y18_N29
\inst2|nios2_qsys_0|M_mul_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[30]~92_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(30),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(30));

-- Location: LCCOMB_X18_Y18_N30
\inst2|nios2_qsys_0|M_mul_result[31]~94\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_partial_prod\(31),
	datad => \inst2|nios2_qsys_0|M_mul_result\(31),
	cin => \inst2|nios2_qsys_0|M_mul_result[30]~93\,
	combout => \inst2|nios2_qsys_0|M_mul_result[31]~94_combout\);

-- Location: LCCOMB_X14_Y18_N30
\inst2|nios2_qsys_0|M_mul_partial_prod[31]~46\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31),
	cin => \inst2|nios2_qsys_0|M_mul_partial_prod[30]~45\,
	combout => \inst2|nios2_qsys_0|M_mul_partial_prod[31]~46_combout\);

-- Location: FF_X14_Y18_N31
\inst2|nios2_qsys_0|M_mul_partial_prod[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_partial_prod[31]~46_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_partial_prod\(31));

-- Location: FF_X18_Y18_N31
\inst2|nios2_qsys_0|M_mul_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_mul_result[31]~94_combout\,
	asdata => \inst2|nios2_qsys_0|M_mul_partial_prod\(31),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|ALT_INV_M_mul_stall_d3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_mul_result\(31));

-- Location: LCCOMB_X25_Y18_N0
\inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(31),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~32_combout\,
	datac => \inst2|nios2_qsys_0|M_mul_result\(31),
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\);

-- Location: FF_X25_Y18_N1
\inst2|nios2_qsys_0|W_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_wr_data\(31));

-- Location: LCCOMB_X25_Y18_N24
\inst2|nios2_qsys_0|E_src1_prelim[31]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src1_hazard_W~combout\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datad => \inst2|nios2_qsys_0|W_wr_data\(31),
	combout => \inst2|nios2_qsys_0|E_src1_prelim[31]~31_combout\);

-- Location: FF_X25_Y18_N25
\inst2|nios2_qsys_0|E_src1_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_src1_prelim[31]~31_combout\,
	asdata => \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|D_src1_hazard_M~combout\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src1_prelim\(31));

-- Location: LCCOMB_X24_Y18_N18
\inst2|nios2_qsys_0|M_mul_src1[31]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1_hazard_M~q\,
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[31]~33_combout\,
	datad => \inst2|nios2_qsys_0|E_src1_prelim\(31),
	combout => \inst2|nios2_qsys_0|M_mul_src1[31]~15_combout\);

-- Location: LCCOMB_X24_Y21_N10
\inst2|nios2_qsys_0|D_ctrl_shift_right_arith~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ctrl_crst~0_combout\,
	datac => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~0_combout\,
	datad => \inst2|nios2_qsys_0|D_iw\(16),
	combout => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~1_combout\);

-- Location: FF_X24_Y21_N11
\inst2|nios2_qsys_0|E_ctrl_shift_right_arith\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_shift_right_arith~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_shift_right_arith~q\);

-- Location: LCCOMB_X24_Y21_N24
\inst2|nios2_qsys_0|E_rot_fill_bit~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_shift_right_arith~q\,
	combout => \inst2|nios2_qsys_0|E_rot_fill_bit~0_combout\);

-- Location: FF_X24_Y21_N25
\inst2|nios2_qsys_0|M_rot_fill_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_rot_fill_bit~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_rot_fill_bit~q\);

-- Location: LCCOMB_X26_Y24_N0
\inst2|nios2_qsys_0|M2_rot~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Mn_rot_step2\(16),
	datac => \inst2|nios2_qsys_0|M_rot_rn\(4),
	datad => \inst2|nios2_qsys_0|Mn_rot_step2\(0),
	combout => \inst2|nios2_qsys_0|M2_rot~0_combout\);

-- Location: FF_X26_Y24_N1
\inst2|nios2_qsys_0|M2_rot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M2_rot~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M2_rot\(0));

-- Location: LCCOMB_X25_Y22_N20
\inst2|nios2_qsys_0|M_shift_rot_result~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_rot_sel_fill0~q\,
	datac => \inst2|nios2_qsys_0|M_rot_pass0~q\,
	datad => \inst2|nios2_qsys_0|M_rot_mask\(0),
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~0_combout\);

-- Location: LCCOMB_X25_Y22_N0
\inst2|nios2_qsys_0|M_shift_rot_result~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_rot_fill_bit~q\,
	datac => \inst2|nios2_qsys_0|M2_rot\(0),
	datad => \inst2|nios2_qsys_0|M_shift_rot_result~0_combout\,
	combout => \inst2|nios2_qsys_0|M_shift_rot_result~1_combout\);

-- Location: FF_X25_Y22_N1
\inst2|nios2_qsys_0|M_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_shift_rot_result~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_shift_rot_result\(0));

-- Location: LCCOMB_X37_Y17_N2
\inst2|pio_led2_led1|data_out[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1|data_out[0]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(0),
	combout => \inst2|pio_led2_led1|data_out[0]~feeder_combout\);

-- Location: LCCOMB_X37_Y17_N28
\inst2|pio_led2_led1|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1|always0~0_combout\ = (!\inst2|pio_led2_led1_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nwr|always0~1_combout\ & (!\inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\inst2|pio_led2_led1_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_led2_led1_s1_translator|wait_latency_counter\(1),
	datab => \inst2|pio_res_nwr|always0~1_combout\,
	datac => \inst2|pio_led2_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|pio_led2_led1_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_led2_led1|always0~0_combout\);

-- Location: LCCOMB_X37_Y17_N30
\inst2|pio_led2_led1|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1|always0~1_combout\ = (\inst2|addr_router_001|Equal2~3_combout\ & (!\inst2|nios2_qsys_0|M_alu_result\(4) & (!\inst2|nios2_qsys_0|M_alu_result\(7) & \inst2|pio_led2_led1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal2~3_combout\,
	datab => \inst2|nios2_qsys_0|M_alu_result\(4),
	datac => \inst2|nios2_qsys_0|M_alu_result\(7),
	datad => \inst2|pio_led2_led1|always0~0_combout\,
	combout => \inst2|pio_led2_led1|always0~1_combout\);

-- Location: FF_X37_Y17_N3
\inst2|pio_led2_led1|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1|data_out[0]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_led2_led1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1|data_out\(0));

-- Location: LCCOMB_X31_Y14_N18
\inst2|pio_led2_led1|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1|readdata\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_led2_led1|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|pio_led2_led1|data_out\(0),
	combout => \inst2|pio_led2_led1|readdata\(0));

-- Location: FF_X31_Y14_N19
\inst2|pio_led2_led1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X31_Y17_N0
\inst2|rsp_xbar_mux_001|src_data[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~11_combout\ = (\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(0) & ((\inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_led2_led1_s1_translator|av_readdata_pre\(0) & 
-- \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0))))) # (!\inst2|pio_pwm_in_s1_translator|av_readdata_pre\(0) & (\inst2|pio_led2_led1_s1_translator|av_readdata_pre\(0) & (\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in_s1_translator|av_readdata_pre\(0),
	datab => \inst2|pio_led2_led1_s1_translator|av_readdata_pre\(0),
	datac => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg\(0),
	datad => \inst2|pio_pwm_in_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~11_combout\);

-- Location: LCCOMB_X31_Y17_N2
\inst2|rsp_xbar_mux_001|src_data[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~12_combout\ = (\inst2|rsp_xbar_mux_001|src_data[0]~11_combout\) # ((\inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & (\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) & 
-- !\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \inst2|rsp_xbar_mux_001|src_data[0]~11_combout\,
	datac => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~12_combout\);

-- Location: LCCOMB_X30_Y15_N20
\inst2|pio_lcd_control|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control|readdata\(0) = (\inst2|pio_lcd_control|data_out\(0) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & !\inst2|nios2_qsys_0|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_control|data_out\(0),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|nios2_qsys_0|M_alu_result\(3),
	combout => \inst2|pio_lcd_control|readdata\(0));

-- Location: FF_X30_Y15_N21
\inst2|pio_lcd_control_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X38_Y16_N22
\inst2|rsp_xbar_mux_001|src_data[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~4_combout\ = (\inst2|pio_res_nwr_s1_translator|av_readdata_pre\(0) & ((\inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_lcd_control_s1_translator|av_readdata_pre\(0))))) # (!\inst2|pio_res_nwr_s1_translator|av_readdata_pre\(0) & (\inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_lcd_control_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|av_readdata_pre\(0),
	datab => \inst2|pio_lcd_control_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_lcd_control_s1_translator|av_readdata_pre\(0),
	datad => \inst2|pio_res_nwr_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~4_combout\);

-- Location: FF_X30_Y16_N31
\inst2|jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X30_Y16_N0
\inst2|jtag_uart_0|av_readdata[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata[0]~1_combout\ = (\inst2|jtag_uart_0|read_0~q\ & (\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))) # (!\inst2|jtag_uart_0|read_0~q\ & 
-- ((\inst2|jtag_uart_0|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|read_0~q\,
	datac => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	datad => \inst2|jtag_uart_0|ien_AF~q\,
	combout => \inst2|jtag_uart_0|av_readdata[0]~1_combout\);

-- Location: FF_X30_Y16_N1
\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|av_readdata[0]~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X30_Y16_N26
\inst2|rsp_xbar_mux_001|src_data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~2_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & ((\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\) # 
-- ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0))))) # (!\inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|read_latency_shift_reg\(0),
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datad => \inst2|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~2_combout\);

-- Location: LCCOMB_X37_Y14_N28
\inst2|pio_res_nsample|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample|always0~1_combout\ = (\inst2|pio_res_nsample|always0~0_combout\ & (!\inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0) & (\inst2|pio_res_nwr|always0~1_combout\ & 
-- !\inst2|pio_res_nsample_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample|always0~0_combout\,
	datab => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_res_nwr|always0~1_combout\,
	datad => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_res_nsample|always0~1_combout\);

-- Location: LCCOMB_X37_Y15_N16
\inst2|pio_res_nsample|data_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample|data_out~0_combout\ = (\inst2|pio_res_nsample|always0~1_combout\ & (\inst2|nios2_qsys_0|M_st_data\(0))) # (!\inst2|pio_res_nsample|always0~1_combout\ & ((\inst2|pio_res_nsample|data_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(0),
	datac => \inst2|pio_res_nsample|data_out~q\,
	datad => \inst2|pio_res_nsample|always0~1_combout\,
	combout => \inst2|pio_res_nsample|data_out~0_combout\);

-- Location: FF_X37_Y15_N17
\inst2|pio_res_nsample|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsample|data_out~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsample|data_out~q\);

-- Location: LCCOMB_X37_Y15_N12
\inst2|pio_res_nsample|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample|readdata\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(2) & (!\inst2|nios2_qsys_0|M_alu_result\(3) & \inst2|pio_res_nsample|data_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|nios2_qsys_0|M_alu_result\(3),
	datad => \inst2|pio_res_nsample|data_out~q\,
	combout => \inst2|pio_res_nsample|readdata\(0));

-- Location: FF_X37_Y15_N13
\inst2|pio_res_nsample_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsample|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsample_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X38_Y18_N4
\inst2|rsp_xbar_mux_001|src_data[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~5_combout\ = (\inst2|pio_res_nrd_s1_translator|av_readdata_pre\(0) & ((\inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0)) # ((\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_res_nsample_s1_translator|av_readdata_pre\(0))))) # (!\inst2|pio_res_nrd_s1_translator|av_readdata_pre\(0) & (\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0) & (\inst2|pio_res_nsample_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nrd_s1_translator|av_readdata_pre\(0),
	datab => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_res_nsample_s1_translator|av_readdata_pre\(0),
	datad => \inst2|pio_res_nrd_s1_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~5_combout\);

-- Location: LCCOMB_X30_Y16_N12
\inst2|rsp_xbar_mux_001|src_data[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~6_combout\ = (\inst2|rsp_xbar_mux_001|src_data[0]~3_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[0]~4_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[0]~2_combout\) # (\inst2|rsp_xbar_mux_001|src_data[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[0]~3_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_data[0]~4_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_data[0]~2_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_data[0]~5_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~6_combout\);

-- Location: LCCOMB_X37_Y15_N20
\inst2|pio_res_nsoe|data_dir~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe|data_dir~0_combout\ = (\inst2|pio_res_nsoe|always2~0_combout\ & ((\inst2|pio_res_nsoe|always1~0_combout\ & (\inst2|nios2_qsys_0|M_st_data\(0))) # (!\inst2|pio_res_nsoe|always1~0_combout\ & ((\inst2|pio_res_nsoe|data_dir~q\))))) # 
-- (!\inst2|pio_res_nsoe|always2~0_combout\ & (((\inst2|pio_res_nsoe|data_dir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(0),
	datab => \inst2|pio_res_nsoe|always2~0_combout\,
	datac => \inst2|pio_res_nsoe|data_dir~q\,
	datad => \inst2|pio_res_nsoe|always1~0_combout\,
	combout => \inst2|pio_res_nsoe|data_dir~0_combout\);

-- Location: FF_X37_Y15_N21
\inst2|pio_res_nsoe|data_dir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe|data_dir~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe|data_dir~q\);

-- Location: LCCOMB_X37_Y15_N2
\inst2|pio_res_nsoe|read_mux_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe|read_mux_out~0_combout\ = (\inst2|pio_res_nsoe|data_dir~q\ & ((\inst2|pio_res_nsoe|data_out~q\) # (\inst2|nios2_qsys_0|M_alu_result\(2)))) # (!\inst2|pio_res_nsoe|data_dir~q\ & ((!\inst2|nios2_qsys_0|M_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe|data_out~q\,
	datab => \inst2|pio_res_nsoe|data_dir~q\,
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	combout => \inst2|pio_res_nsoe|read_mux_out~0_combout\);

-- Location: FF_X37_Y15_N3
\inst2|pio_res_nsoe|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe|read_mux_out~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst2|nios2_qsys_0|M_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe|readdata\(0));

-- Location: FF_X38_Y17_N13
\inst2|pio_res_nsoe_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|pio_res_nsoe|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X38_Y17_N12
\inst2|rsp_xbar_mux_001|src_payload~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_payload~32_combout\ = (\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0) & \inst2|pio_res_nsoe_s1_translator|av_readdata_pre\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|pio_res_nsoe_s1_translator|av_readdata_pre\(0),
	combout => \inst2|rsp_xbar_mux_001|src_payload~32_combout\);

-- Location: LCCOMB_X37_Y14_N26
\inst2|pio_res_ncs|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs|always0~1_combout\ = (\inst2|pio_res_ncs|always0~0_combout\ & (!\inst2|pio_res_ncs_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nwr|always0~1_combout\ & !\inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_ncs|always0~0_combout\,
	datab => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(1),
	datac => \inst2|pio_res_nwr|always0~1_combout\,
	datad => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_res_ncs|always0~1_combout\);

-- Location: LCCOMB_X32_Y14_N30
\inst2|pio_res_ncs|data_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs|data_out~0_combout\ = (\inst2|pio_res_ncs|always0~1_combout\ & (\inst2|nios2_qsys_0|M_st_data\(0))) # (!\inst2|pio_res_ncs|always0~1_combout\ & ((\inst2|pio_res_ncs|data_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(0),
	datac => \inst2|pio_res_ncs|data_out~q\,
	datad => \inst2|pio_res_ncs|always0~1_combout\,
	combout => \inst2|pio_res_ncs|data_out~0_combout\);

-- Location: FF_X32_Y14_N31
\inst2|pio_res_ncs|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_ncs|data_out~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_ncs|data_out~q\);

-- Location: LCCOMB_X32_Y14_N28
\inst2|pio_res_ncs|readdata[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs|readdata\(0) = (!\inst2|nios2_qsys_0|M_alu_result\(3) & (!\inst2|nios2_qsys_0|M_alu_result\(2) & \inst2|pio_res_ncs|data_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(3),
	datab => \inst2|nios2_qsys_0|M_alu_result\(2),
	datac => \inst2|pio_res_ncs|data_out~q\,
	combout => \inst2|pio_res_ncs|readdata\(0));

-- Location: FF_X32_Y14_N29
\inst2|pio_res_ncs_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_ncs|readdata\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_ncs_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X32_Y14_N6
\inst2|rsp_xbar_mux_001|src_data[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~8_combout\ = (\inst2|rsp_xbar_mux_001|src_data[0]~7_combout\) # ((\inst2|rsp_xbar_mux_001|src_payload~32_combout\) # ((\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0) & 
-- \inst2|pio_res_ncs_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[0]~7_combout\,
	datab => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg\(0),
	datac => \inst2|rsp_xbar_mux_001|src_payload~32_combout\,
	datad => \inst2|pio_res_ncs_s1_translator|av_readdata_pre\(0),
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~8_combout\);

-- Location: LCCOMB_X32_Y14_N8
\inst2|rsp_xbar_mux_001|src_data[0]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux_001|src_data[0]~13_combout\ = (\inst2|rsp_xbar_mux_001|src_data[0]~10_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[0]~12_combout\) # ((\inst2|rsp_xbar_mux_001|src_data[0]~6_combout\) # 
-- (\inst2|rsp_xbar_mux_001|src_data[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_mux_001|src_data[0]~10_combout\,
	datab => \inst2|rsp_xbar_mux_001|src_data[0]~12_combout\,
	datac => \inst2|rsp_xbar_mux_001|src_data[0]~6_combout\,
	datad => \inst2|rsp_xbar_mux_001|src_data[0]~8_combout\,
	combout => \inst2|rsp_xbar_mux_001|src_data[0]~13_combout\);

-- Location: FF_X32_Y14_N9
\inst2|nios2_qsys_0|d_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux_001|src_data[0]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_readdata_d1\(0));

-- Location: LCCOMB_X30_Y19_N16
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_readdata_d1\(16),
	datab => \inst2|nios2_qsys_0|M_ld_align_sh16~combout\,
	datad => \inst2|nios2_qsys_0|d_readdata_d1\(0),
	combout => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[0]~0_combout\);

-- Location: FF_X30_Y19_N17
\inst2|nios2_qsys_0|av_ld_data_aligned_or_div[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[0]~0_combout\,
	asdata => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div[8]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst2|nios2_qsys_0|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(0));

-- Location: LCCOMB_X30_Y19_N20
\inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(0),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~1_combout\,
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|av_ld_data_aligned_or_div\(0),
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~2_combout\);

-- Location: LCCOMB_X30_Y19_N30
\inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_result\(0),
	datab => \inst2|nios2_qsys_0|M_shift_rot_result\(0),
	datac => \inst2|nios2_qsys_0|M_wr_data_unfiltered[27]~0_combout\,
	datad => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~2_combout\,
	combout => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\);

-- Location: LCCOMB_X29_Y20_N16
\inst2|nios2_qsys_0|M_st_data[8]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2_prelim\(0),
	datab => \inst2|nios2_qsys_0|M_wr_data_unfiltered[0]~3_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_hazard_M~q\,
	combout => \inst2|nios2_qsys_0|M_st_data[8]~7_combout\);

-- Location: FF_X29_Y20_N17
\inst2|nios2_qsys_0|M_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_st_data[8]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_st_data\(0));

-- Location: LCCOMB_X31_Y20_N18
\inst2|cmd_xbar_mux|src_payload~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~2_combout\ = (\inst2|nios2_qsys_0|M_st_data\(0) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_st_data\(0),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X31_Y20_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(0));

-- Location: LCCOMB_X31_Y20_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|debugaccess~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X31_Y20_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|always1~0_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X31_Y20_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X38_Y23_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_ready~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X38_Y23_N25
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X38_Y23_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X38_Y23_N5
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X38_Y23_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X18_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: LCCOMB_X18_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCCOMB_X17_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X17_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: FF_X17_Y23_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X18_Y23_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X18_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X18_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: FF_X18_Y23_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X16_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X17_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X17_Y22_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X18_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X18_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: LCCOMB_X18_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: FF_X18_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: FF_X18_Y23_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X18_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: FF_X18_Y23_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X17_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: FF_X17_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X34_Y25_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~50\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(22),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(22),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCCOMB_X36_Y25_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~51\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(24),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\);

-- Location: FF_X36_Y25_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X38_Y23_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_break|break_readreg\(21),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|MonDReg\(21),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCCOMB_X36_Y25_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~33\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(23),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|cpu_ASK2_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\);

-- Location: FF_X36_Y25_N31
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr[16]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X37_Y24_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_tck|sr\(22),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X37_Y24_N7
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X32_Y26_N19
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_wrapper|the_cpu_ASK2_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X32_Y26_N18
\inst2|rst_controller|merged_reset~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rst_controller|merged_reset~0_combout\ = (\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetrequest~q\) # (!\inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|resetrequest~q\,
	datad => \inst3|n_RESET~q\,
	combout => \inst2|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G14
\inst2|rst_controller|merged_reset~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X31_Y23_N3
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst2|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X31_Y23_N12
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X31_Y23_N13
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst2|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X31_Y23_N26
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X31_Y23_N27
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst2|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G10
\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X35_Y21_N1
\inst2|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X34_Y20_N30
\inst2|cmd_xbar_mux|arb|grant[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\inst2|cmd_xbar_demux|src0_valid~0_combout\ & (((!\inst2|cmd_xbar_demux_001|src0_valid~0_combout\ & \inst2|cmd_xbar_mux|arb|top_priority_reg\(1))) # (!\inst2|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst2|cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \inst2|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \inst2|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \inst2|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X34_Y20_N31
\inst2|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X31_Y22_N26
\inst2|cmd_xbar_mux|src_data[38]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_data\(38) = (\inst2|cmd_xbar_mux|saved_grant\(1) & ((\inst2|nios2_qsys_0|M_alu_result\(2)) # ((\inst2|cmd_xbar_mux|saved_grant\(0) & \inst2|nios2_qsys_0|ic_fill_ap_offset\(0))))) # (!\inst2|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst2|cmd_xbar_mux|saved_grant\(0) & ((\inst2|nios2_qsys_0|ic_fill_ap_offset\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|saved_grant\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(0),
	datac => \inst2|nios2_qsys_0|M_alu_result\(2),
	datad => \inst2|nios2_qsys_0|ic_fill_ap_offset\(0),
	combout => \inst2|cmd_xbar_mux|src_data\(38));

-- Location: FF_X31_Y22_N27
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(0));

-- Location: LCCOMB_X31_Y24_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(0),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y16_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(0),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X29_Y16_N23
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X31_Y20_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|monitor_error~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\);

-- Location: LCCOMB_X31_Y20_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X31_Y20_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|cpu_ASK2_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(0));

-- Location: FF_X34_Y19_N9
\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|readdata\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X34_Y19_N30
\inst2|rsp_xbar_mux|src_data[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_mux|src_data\(0) = (\inst2|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0)) # ((\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0))))) # (!\inst2|rsp_xbar_demux_001|src0_valid~combout\ & (\inst2|rsp_xbar_demux|src0_valid~combout\ & (\inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \inst2|onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	combout => \inst2|rsp_xbar_mux|src_data\(0));

-- Location: FF_X34_Y19_N31
\inst2|nios2_qsys_0|i_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|rsp_xbar_mux|src_data\(0),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdata_d1\(0));

-- Location: LCCOMB_X29_Y17_N30
\inst2|nios2_qsys_0|F_iw[1]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[1]~6_combout\);

-- Location: FF_X29_Y17_N31
\inst2|nios2_qsys_0|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[1]~6_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(1));

-- Location: LCCOMB_X29_Y15_N14
\inst2|nios2_qsys_0|D_ctrl_st~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(0),
	datac => \inst2|nios2_qsys_0|D_iw\(2),
	datad => \inst2|nios2_qsys_0|D_iw\(1),
	combout => \inst2|nios2_qsys_0|D_ctrl_st~0_combout\);

-- Location: FF_X29_Y15_N15
\inst2|nios2_qsys_0|E_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_st~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_st~q\);

-- Location: LCCOMB_X29_Y15_N8
\inst2|nios2_qsys_0|d_write_nxt\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_stall~0_combout\,
	datab => \inst2|nios2_qsys_0|W_stall~combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_st~q\,
	datad => \inst2|nios2_qsys_0|E_valid~1_combout\,
	combout => \inst2|nios2_qsys_0|d_write_nxt~combout\);

-- Location: FF_X29_Y15_N9
\inst2|nios2_qsys_0|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|d_write_nxt~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_write~q\);

-- Location: FF_X23_Y16_N31
\inst2|nios2_qsys_0|D_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_plus_one[12]~24_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc_plus_one\(12));

-- Location: LCCOMB_X26_Y16_N6
\inst2|nios2_qsys_0|Add1~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw\(20),
	datad => \inst2|nios2_qsys_0|D_pc_plus_one\(12),
	cin => \inst2|nios2_qsys_0|Add1~5\,
	combout => \inst2|nios2_qsys_0|Add1~6_combout\);

-- Location: LCCOMB_X26_Y16_N16
\inst2|nios2_qsys_0|D_extra_pc[12]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(21),
	datab => \inst2|nios2_qsys_0|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst2|nios2_qsys_0|D_pc_plus_one\(12),
	datad => \inst2|nios2_qsys_0|Add1~6_combout\,
	combout => \inst2|nios2_qsys_0|D_extra_pc[12]~2_combout\);

-- Location: FF_X26_Y16_N17
\inst2|nios2_qsys_0|E_extra_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_extra_pc[12]~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_extra_pc\(12));

-- Location: LCCOMB_X27_Y17_N2
\inst2|nios2_qsys_0|E_alu_result[14]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[15]~30_combout\,
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datad => \inst2|nios2_qsys_0|E_extra_pc\(12),
	combout => \inst2|nios2_qsys_0|E_alu_result[14]~7_combout\);

-- Location: LCCOMB_X27_Y17_N8
\inst2|nios2_qsys_0|E_alu_result[14]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_alu_result[14]~8_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_alu_result[14]~7_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[14]~9_combout\);

-- Location: FF_X27_Y17_N9
\inst2|nios2_qsys_0|M_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[14]~9_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(14));

-- Location: LCCOMB_X35_Y20_N0
\inst2|addr_router_001|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal1~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(13) & (!\inst2|nios2_qsys_0|M_alu_result\(12) & (\inst2|nios2_qsys_0|M_alu_result\(11) & \inst2|nios2_qsys_0|M_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(13),
	datab => \inst2|nios2_qsys_0|M_alu_result\(12),
	datac => \inst2|nios2_qsys_0|M_alu_result\(11),
	datad => \inst2|nios2_qsys_0|M_alu_result\(14),
	combout => \inst2|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X34_Y20_N28
\inst2|cmd_xbar_demux_001|sink_ready~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|sink_ready~0_combout\ = (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|cmd_xbar_mux|saved_grant\(1) & (\inst2|addr_router_001|Equal1~0_combout\ & 
-- !\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|addr_router_001|Equal1~0_combout\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	combout => \inst2|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X35_Y18_N22
\inst2|cmd_xbar_demux_001|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~0_combout\ = (\inst2|cmd_xbar_demux_001|sink_ready~0_combout\) # ((\inst2|jtag_uart_0|av_waitrequest~q\ & (!\inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst2|addr_router_001|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|av_waitrequest~q\,
	datab => \inst2|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|cmd_xbar_demux_001|sink_ready~0_combout\,
	datad => \inst2|addr_router_001|Equal17~0_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X36_Y15_N26
\inst2|pio_angle_s1_translator|read_latency_shift_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle_s1_translator|read_latency_shift_reg~2_combout\ = (\inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ & (!\inst2|pio_angle_s1_translator|wait_latency_counter\(1) & 
-- (\inst2|pio_angle_s1_translator|wait_latency_counter\(0) $ (\inst2|nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datab => \inst2|pio_angle_s1_translator|wait_latency_counter\(1),
	datac => \inst2|pio_angle_s1_translator|wait_latency_counter\(0),
	datad => \inst2|nios2_qsys_0|d_write~q\,
	combout => \inst2|pio_angle_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X36_Y17_N0
\inst2|cmd_xbar_demux_001|WideOr0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~1_combout\ = (\inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2_combout\) # ((\inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2_combout\) # 
-- (\inst2|pio_angle_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \inst2|pio_lcd_data_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \inst2|pio_angle_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X32_Y17_N20
\inst2|cmd_xbar_demux_001|WideOr0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~3_combout\ = (\inst2|cmd_xbar_mux_001|saved_grant\(1) & !\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: LCCOMB_X37_Y18_N20
\inst2|cmd_xbar_demux_001|WideOr0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~2_combout\ = (\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ & ((\inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\) # 
-- ((\inst2|pio_res_nrd|always0~0_combout\ & \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\)))) # (!\inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\ & (((\inst2|pio_res_nrd|always0~0_combout\ & 
-- \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datab => \inst2|sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst2|pio_res_nrd|always0~0_combout\,
	datad => \inst2|pio_res_nrd_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X36_Y17_N26
\inst2|cmd_xbar_demux_001|WideOr0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~4_combout\ = (\inst2|pio_i_max_s1_translator|read_latency_shift_reg~0_combout\) # ((\inst2|cmd_xbar_demux_001|WideOr0~2_combout\) # ((\inst2|cmd_xbar_demux_001|WideOr0~3_combout\ & 
-- \inst2|addr_router_001|src_channel[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \inst2|cmd_xbar_demux_001|WideOr0~3_combout\,
	datac => \inst2|addr_router_001|src_channel[1]~3_combout\,
	datad => \inst2|cmd_xbar_demux_001|WideOr0~2_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X37_Y19_N18
\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~0_combout\ = (!\inst2|pio_a1_a0_s1_translator|wait_latency_counter\(1) & (\inst2|pio_a1_a0|always0~3_combout\ & (\inst2|nios2_qsys_0|d_write~q\ $ 
-- (\inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(1),
	datab => \inst2|pio_a1_a0|always0~3_combout\,
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X37_Y14_N22
\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~0_combout\ = (\inst2|pio_res_ncs|always0~0_combout\ & (!\inst2|pio_res_ncs_s1_translator|wait_latency_counter\(1) & (\inst2|nios2_qsys_0|d_write~q\ $ 
-- (\inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_ncs|always0~0_combout\,
	datab => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(1),
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|pio_res_ncs_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X37_Y14_N20
\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~0_combout\ = (\inst2|pio_res_nsample|always0~0_combout\ & (!\inst2|pio_res_nsample_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0) $ 
-- (\inst2|nios2_qsys_0|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsample|always0~0_combout\,
	datab => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(0),
	datac => \inst2|nios2_qsys_0|d_write~q\,
	datad => \inst2|pio_res_nsample_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X37_Y14_N2
\inst2|cmd_xbar_demux_001|WideOr0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~5_combout\ = (\inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~0_combout\) # ((\inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~0_combout\) # (\inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_led2_led1_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \inst2|pio_a1_a0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst2|pio_res_ncs_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \inst2|pio_res_nsample_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~5_combout\);

-- Location: LCCOMB_X36_Y17_N6
\inst2|cmd_xbar_demux_001|WideOr0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux_001|WideOr0~8_combout\ = (\inst2|cmd_xbar_demux_001|WideOr0~7_combout\) # ((\inst2|cmd_xbar_demux_001|WideOr0~1_combout\) # ((\inst2|cmd_xbar_demux_001|WideOr0~4_combout\) # (\inst2|cmd_xbar_demux_001|WideOr0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|WideOr0~7_combout\,
	datab => \inst2|cmd_xbar_demux_001|WideOr0~1_combout\,
	datac => \inst2|cmd_xbar_demux_001|WideOr0~4_combout\,
	datad => \inst2|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \inst2|cmd_xbar_demux_001|WideOr0~8_combout\);

-- Location: LCCOMB_X36_Y17_N16
\inst2|nios2_qsys_0_data_master_translator|read_accepted~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_data_master_translator|read_accepted~0_combout\ = (\inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\inst2|cmd_xbar_demux_001|WideOr0~0_combout\) # 
-- ((\inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\ & \inst2|cmd_xbar_demux_001|WideOr0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_keyboard_sw6_sw1_s1_translator|waitrequest_reset_override~q\,
	datab => \inst2|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \inst2|cmd_xbar_demux_001|WideOr0~8_combout\,
	combout => \inst2|nios2_qsys_0_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X29_Y15_N12
\inst2|nios2_qsys_0|M_st_stall~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_read~q\,
	datab => \inst2|nios2_qsys_0|d_write~q\,
	datac => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12_combout\,
	datad => \inst2|nios2_qsys_0_data_master_translator|read_accepted~0_combout\,
	combout => \inst2|nios2_qsys_0|M_st_stall~0_combout\);

-- Location: LCCOMB_X29_Y15_N30
\inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_stall~q\,
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|rden_b_store~q\,
	datac => \inst2|nios2_qsys_0|W_stall~0_combout\,
	datad => \inst2|nios2_qsys_0|M_st_stall~0_combout\,
	combout => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\);

-- Location: LCCOMB_X28_Y17_N26
\inst2|nios2_qsys_0|F_iw[16]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst2|nios2_qsys_0|F_iw[16]~14_combout\);

-- Location: FF_X28_Y17_N27
\inst2|nios2_qsys_0|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[16]~14_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(16));

-- Location: LCCOMB_X27_Y15_N18
\inst2|nios2_qsys_0|D_ctrl_break~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(15),
	datac => \inst2|nios2_qsys_0|D_iw\(12),
	datad => \inst2|nios2_qsys_0|D_iw\(14),
	combout => \inst2|nios2_qsys_0|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X27_Y15_N26
\inst2|nios2_qsys_0|D_ctrl_break~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_op_rdctl~0_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(16),
	datad => \inst2|nios2_qsys_0|D_ctrl_break~0_combout\,
	combout => \inst2|nios2_qsys_0|D_ctrl_break~1_combout\);

-- Location: FF_X27_Y15_N27
\inst2|nios2_qsys_0|E_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_break~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_break~q\);

-- Location: FF_X29_Y17_N29
\inst2|nios2_qsys_0|M_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_ctrl_break~q\);

-- Location: FF_X28_Y17_N9
\inst2|nios2_qsys_0|E_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(13),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(13));

-- Location: LCCOMB_X28_Y17_N2
\inst2|nios2_qsys_0|M_iw[13]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|E_iw\(13),
	combout => \inst2|nios2_qsys_0|M_iw[13]~feeder_combout\);

-- Location: FF_X28_Y17_N3
\inst2|nios2_qsys_0|M_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_iw[13]~feeder_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(13));

-- Location: FF_X28_Y17_N21
\inst2|nios2_qsys_0|M_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_iw\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(14));

-- Location: FF_X28_Y17_N25
\inst2|nios2_qsys_0|M_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_iw\(15),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(15));

-- Location: LCCOMB_X28_Y17_N20
\inst2|nios2_qsys_0|hbreak_enabled~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_iw\(16),
	datab => \inst2|nios2_qsys_0|M_iw\(13),
	datac => \inst2|nios2_qsys_0|M_iw\(14),
	datad => \inst2|nios2_qsys_0|M_iw\(15),
	combout => \inst2|nios2_qsys_0|hbreak_enabled~0_combout\);

-- Location: FF_X29_Y17_N19
\inst2|nios2_qsys_0|M_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_iw\(2),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(2));

-- Location: FF_X29_Y17_N1
\inst2|nios2_qsys_0|M_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_iw\(1),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_iw\(1));

-- Location: LCCOMB_X29_Y17_N0
\inst2|nios2_qsys_0|hbreak_enabled~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_iw\(0),
	datab => \inst2|nios2_qsys_0|M_iw\(2),
	datac => \inst2|nios2_qsys_0|M_iw\(1),
	datad => \inst2|nios2_qsys_0|M_iw\(3),
	combout => \inst2|nios2_qsys_0|hbreak_enabled~2_combout\);

-- Location: LCCOMB_X29_Y17_N28
\inst2|nios2_qsys_0|hbreak_enabled~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|hbreak_enabled~1_combout\,
	datab => \inst2|nios2_qsys_0|hbreak_enabled~0_combout\,
	datac => \inst2|nios2_qsys_0|M_ctrl_break~q\,
	datad => \inst2|nios2_qsys_0|hbreak_enabled~2_combout\,
	combout => \inst2|nios2_qsys_0|hbreak_enabled~3_combout\);

-- Location: LCCOMB_X29_Y17_N14
\inst2|nios2_qsys_0|hbreak_enabled~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|W_valid~0_combout\,
	datab => \inst2|nios2_qsys_0|M_ctrl_break~q\,
	datac => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	datad => \inst2|nios2_qsys_0|hbreak_enabled~3_combout\,
	combout => \inst2|nios2_qsys_0|hbreak_enabled~4_combout\);

-- Location: FF_X29_Y17_N15
\inst2|nios2_qsys_0|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|hbreak_enabled~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|hbreak_enabled~q\);

-- Location: LCCOMB_X31_Y20_N14
\inst2|cmd_xbar_mux|src_payload~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|src_payload~0_combout\ = (\inst2|nios2_qsys_0|M_st_data\(3) & \inst2|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(3),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X31_Y20_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(3));

-- Location: LCCOMB_X31_Y20_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|writedata\(3),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X31_Y20_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X25_Y16_N10
\inst2|nios2_qsys_0|wait_for_one_post_bret_inst~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_valid~0_combout\,
	datab => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	datac => \inst2|nios2_qsys_0|W_stall~combout\,
	datad => \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	combout => \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X25_Y16_N2
\inst2|nios2_qsys_0|wait_for_one_post_bret_inst~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~0_combout\,
	combout => \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~1_combout\);

-- Location: FF_X25_Y16_N3
\inst2|nios2_qsys_0|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X25_Y16_N4
\inst2|nios2_qsys_0|hbreak_req~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_oci_debug|jtag_break~q\,
	datab => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	datac => \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datad => \inst2|nios2_qsys_0|wait_for_one_post_bret_inst~q\,
	combout => \inst2|nios2_qsys_0|hbreak_req~0_combout\);

-- Location: LCCOMB_X25_Y16_N16
\inst2|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_valid~0_combout\,
	datab => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	datac => \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datad => \inst2|nios2_qsys_0|hbreak_req~0_combout\,
	combout => \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0_combout\);

-- Location: FF_X25_Y16_N17
\inst2|nios2_qsys_0|latched_oci_tb_hbreak_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req_next~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req~q\);

-- Location: LCCOMB_X25_Y16_N26
\inst2|nios2_qsys_0|F_iw[14]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datab => \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	combout => \inst2|nios2_qsys_0|F_iw[14]~13_combout\);

-- Location: FF_X25_Y16_N27
\inst2|nios2_qsys_0|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[14]~13_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(14));

-- Location: FF_X28_Y16_N29
\inst2|nios2_qsys_0|E_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(14),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(14));

-- Location: FF_X28_Y17_N13
\inst2|nios2_qsys_0|E_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(16),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(16));

-- Location: LCCOMB_X28_Y17_N12
\inst2|nios2_qsys_0|E_hbreak_req~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(15),
	datab => \inst2|nios2_qsys_0|E_iw\(14),
	datac => \inst2|nios2_qsys_0|E_iw\(16),
	datad => \inst2|nios2_qsys_0|E_iw\(13),
	combout => \inst2|nios2_qsys_0|E_hbreak_req~0_combout\);

-- Location: LCCOMB_X29_Y15_N24
\inst2|nios2_qsys_0|E_valid~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|hbreak_req~0_combout\,
	datab => \inst2|nios2_qsys_0|E_hbreak_req~0_combout\,
	datac => \inst2|nios2_qsys_0|E_valid~0_combout\,
	datad => \inst2|nios2_qsys_0|E_op_eret~0_combout\,
	combout => \inst2|nios2_qsys_0|E_valid~1_combout\);

-- Location: FF_X29_Y15_N25
\inst2|nios2_qsys_0|M_valid_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_valid~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_valid_from_E~q\);

-- Location: FF_X28_Y17_N19
\inst2|nios2_qsys_0|E_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(12),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(12));

-- Location: LCCOMB_X28_Y17_N28
\inst2|nios2_qsys_0|E_ctrl_invalidate_i~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(15),
	datac => \inst2|nios2_qsys_0|E_iw\(12),
	datad => \inst2|nios2_qsys_0|E_iw\(14),
	combout => \inst2|nios2_qsys_0|E_ctrl_invalidate_i~0_combout\);

-- Location: LCCOMB_X28_Y17_N8
\inst2|nios2_qsys_0|E_ctrl_invalidate_i~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_iw\(11),
	datab => \inst2|nios2_qsys_0|E_iw\(12),
	datac => \inst2|nios2_qsys_0|E_iw\(13),
	datad => \inst2|nios2_qsys_0|E_iw\(16),
	combout => \inst2|nios2_qsys_0|E_ctrl_invalidate_i~1_combout\);

-- Location: LCCOMB_X28_Y17_N4
\inst2|nios2_qsys_0|E_ctrl_invalidate_i~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_ctrl_invalidate_i~0_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_invalidate_i~1_combout\,
	datad => \inst2|nios2_qsys_0|Equal132~1_combout\,
	combout => \inst2|nios2_qsys_0|E_ctrl_invalidate_i~2_combout\);

-- Location: FF_X28_Y17_N5
\inst2|nios2_qsys_0|M_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_ctrl_invalidate_i~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_ctrl_invalidate_i~q\);

-- Location: LCCOMB_X28_Y22_N10
\inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_ic_fill_starting~1_combout\,
	datab => \inst2|nios2_qsys_0|M_valid_from_E~q\,
	datac => \inst2|nios2_qsys_0|M_ctrl_invalidate_i~q\,
	datad => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	combout => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: LCCOMB_X21_Y22_N6
\inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~11_combout\,
	datab => \inst2|nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst2|nios2_qsys_0|ic_fill_valid_bits\(0),
	datad => \inst2|nios2_qsys_0|D_ic_fill_starting_d1~q\,
	combout => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: FF_X21_Y22_N7
\inst2|nios2_qsys_0|ic_fill_valid_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|ic_fill_valid_bits_nxt[0]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_valid_bits\(0));

-- Location: LCCOMB_X21_Y15_N16
\inst2|nios2_qsys_0|F_inst_ram_hit~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc\(12),
	datab => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst2|nios2_qsys_0|F_pc\(11),
	combout => \inst2|nios2_qsys_0|F_inst_ram_hit~2_combout\);

-- Location: FF_X28_Y22_N29
\inst2|nios2_qsys_0|W_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_ctrl_crst~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_ctrl_crst~q\);

-- Location: LCCOMB_X29_Y15_N4
\inst2|nios2_qsys_0|W_valid~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_stall~q\,
	datab => \inst2|nios2_qsys_0|W_stall~0_combout\,
	datac => \inst2|nios2_qsys_0|M_valid_from_E~q\,
	datad => \inst2|nios2_qsys_0|M_st_stall~0_combout\,
	combout => \inst2|nios2_qsys_0|W_valid~0_combout\);

-- Location: FF_X29_Y15_N5
\inst2|nios2_qsys_0|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|W_valid~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|W_valid~q\);

-- Location: LCCOMB_X28_Y22_N28
\inst2|nios2_qsys_0|F_inst_ram_hit~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	datab => \inst2|nios2_qsys_0|F_pc\(10),
	datac => \inst2|nios2_qsys_0|W_ctrl_crst~q\,
	datad => \inst2|nios2_qsys_0|W_valid~q\,
	combout => \inst2|nios2_qsys_0|F_inst_ram_hit~0_combout\);

-- Location: LCCOMB_X24_Y15_N4
\inst2|nios2_qsys_0|F_inst_ram_hit~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|F_inst_ram_hit~2_combout\,
	datac => \inst2|nios2_qsys_0|F_inst_ram_hit~0_combout\,
	datad => \inst2|nios2_qsys_0|F_inst_ram_hit~1_combout\,
	combout => \inst2|nios2_qsys_0|F_inst_ram_hit~3_combout\);

-- Location: FF_X24_Y15_N5
\inst2|nios2_qsys_0|D_iw_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_inst_ram_hit~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw_valid~q\);

-- Location: LCCOMB_X24_Y15_N30
\inst2|nios2_qsys_0|F_kill~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush~q\,
	datab => \inst2|nios2_qsys_0|D_iw_valid~q\,
	datac => \inst2|nios2_qsys_0|D_kill~q\,
	combout => \inst2|nios2_qsys_0|F_kill~2_combout\);

-- Location: LCCOMB_X26_Y16_N22
\inst2|nios2_qsys_0|F_pc_nxt[11]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_pipe_flush_waddr\(11),
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|D_pc\(11),
	datad => \inst2|nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_pc_nxt[11]~2_combout\);

-- Location: LCCOMB_X26_Y16_N30
\inst2|nios2_qsys_0|F_pc_nxt[11]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|F_pc_plus_one[11]~22_combout\,
	datab => \inst2|nios2_qsys_0|F_kill~2_combout\,
	datac => \inst2|nios2_qsys_0|Add1~4_combout\,
	datad => \inst2|nios2_qsys_0|F_pc_nxt[11]~2_combout\,
	combout => \inst2|nios2_qsys_0|F_pc_nxt[11]~3_combout\);

-- Location: FF_X26_Y16_N31
\inst2|nios2_qsys_0|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_pc_nxt[11]~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|F_pc\(11));

-- Location: FF_X26_Y16_N23
\inst2|nios2_qsys_0|D_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|F_pc\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_pc\(11));

-- Location: FF_X26_Y16_N29
\inst2|nios2_qsys_0|ic_fill_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_pc\(11),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|ic_fill_tag\(1));

-- Location: LCCOMB_X32_Y18_N4
\inst2|addr_router|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router|Equal1~0_combout\ = (!\inst2|nios2_qsys_0|ic_fill_tag\(0) & (!\inst2|nios2_qsys_0|ic_fill_tag\(1) & (\inst2|nios2_qsys_0|ic_fill_line\(6) & \inst2|nios2_qsys_0|ic_fill_tag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|ic_fill_tag\(0),
	datab => \inst2|nios2_qsys_0|ic_fill_tag\(1),
	datac => \inst2|nios2_qsys_0|ic_fill_line\(6),
	datad => \inst2|nios2_qsys_0|ic_fill_tag\(2),
	combout => \inst2|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y18_N16
\inst2|cmd_xbar_demux|src0_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_demux|src0_valid~0_combout\ = (\inst2|addr_router|Equal1~0_combout\ & (\inst2|nios2_qsys_0|i_read~q\ & ((\inst2|limiter|last_dest_id\(0)) # (!\inst2|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|limiter|has_pending_responses~q\,
	datab => \inst2|addr_router|Equal1~0_combout\,
	datac => \inst2|nios2_qsys_0|i_read~q\,
	datad => \inst2|limiter|last_dest_id\(0),
	combout => \inst2|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X34_Y20_N16
\inst2|cmd_xbar_mux|WideOr1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|cmd_xbar_mux|WideOr1~combout\ = (\inst2|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\inst2|cmd_xbar_mux|saved_grant\(1)) # ((\inst2|cmd_xbar_demux|src0_valid~0_combout\ & \inst2|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\inst2|cmd_xbar_demux_001|src0_valid~0_combout\ & (\inst2|cmd_xbar_demux|src0_valid~0_combout\ & (\inst2|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_demux_001|src0_valid~0_combout\,
	datab => \inst2|cmd_xbar_demux|src0_valid~0_combout\,
	datac => \inst2|cmd_xbar_mux|saved_grant\(0),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X34_Y20_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X34_Y20_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~1_combout\);

-- Location: FF_X34_Y20_N9
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\);

-- Location: LCCOMB_X34_Y20_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X34_Y20_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X34_Y20_N15
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X34_Y20_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|address\(8),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X34_Y20_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|read~q\,
	datab => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|write~q\,
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X34_Y20_N11
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X32_Y18_N2
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\inst2|nios2_qsys_0|i_read~q\ & \inst2|cmd_xbar_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|i_read~q\,
	datad => \inst2|cmd_xbar_mux|saved_grant\(0),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X32_Y18_N20
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\inst2|cmd_xbar_mux|WideOr1~combout\ & 
-- ((\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\) # ((\inst2|cmd_xbar_mux|saved_grant\(1) & \inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cmd_xbar_mux|WideOr1~combout\,
	datab => \inst2|cmd_xbar_mux|saved_grant\(1),
	datac => \inst2|nios2_qsys_0_data_master_translator|uav_read~0_combout\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X34_Y17_N14
\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ = (\inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X34_Y17_N15
\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~2_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X34_Y17_N0
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCCOMB_X34_Y17_N28
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\) # 
-- ((!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ & (!\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\ & 
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_ocimem|waitrequest~q\,
	datad => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: FF_X34_Y17_N29
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X34_Y17_N23
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\);

-- Location: LCCOMB_X34_Y17_N22
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\)) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst2|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~q\,
	datad => \inst2|cmd_xbar_mux|saved_grant\(0),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X34_Y17_N11
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\);

-- Location: LCCOMB_X30_Y18_N4
\inst2|rsp_xbar_demux|src0_valid\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|rsp_xbar_demux|src0_valid~combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\ & \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~q\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst2|rsp_xbar_demux|src0_valid~combout\);

-- Location: FF_X34_Y17_N9
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\);

-- Location: LCCOMB_X34_Y17_N8
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\)))) # (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst2|nios2_qsys_0|d_write~q\ & 
-- ((\inst2|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|d_write~q\,
	datab => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~q\,
	datad => \inst2|cmd_xbar_mux|saved_grant\(1),
	combout => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X34_Y17_N25
\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\);

-- Location: LCCOMB_X30_Y17_N14
\inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\inst2|rsp_xbar_demux|src0_valid~combout\ & 
-- (!\inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & ((!\inst2|rsp_xbar_demux_001|src0_valid~combout\) # 
-- (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\)))) # (!\inst2|rsp_xbar_demux|src0_valid~combout\ & (!\inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\ & 
-- ((\inst2|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datab => \inst2|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst2|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~q\,
	datad => \inst2|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: FF_X30_Y17_N15
\inst2|nios2_qsys_0|i_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|i_readdatavalid_d1~q\);

-- Location: LCCOMB_X23_Y15_N24
\inst2|nios2_qsys_0|F_iw[2]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst2|nios2_qsys_0|F_iw[2]~10_combout\);

-- Location: FF_X23_Y15_N25
\inst2|nios2_qsys_0|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[2]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(2));

-- Location: LCCOMB_X25_Y15_N4
\inst2|nios2_qsys_0|D_ctrl_ld~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(0),
	datab => \inst2|nios2_qsys_0|D_iw\(2),
	datac => \inst2|nios2_qsys_0|D_iw\(1),
	datad => \inst2|nios2_qsys_0|D_iw\(4),
	combout => \inst2|nios2_qsys_0|D_ctrl_ld~8_combout\);

-- Location: FF_X25_Y15_N5
\inst2|nios2_qsys_0|E_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_ctrl_ld~8_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_ctrl_ld~q\);

-- Location: LCCOMB_X29_Y15_N28
\inst2|nios2_qsys_0|M_status_reg_pie~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_stall~q\,
	datab => \inst2|nios2_qsys_0|E_valid~1_combout\,
	datac => \inst2|nios2_qsys_0|W_stall~0_combout\,
	datad => \inst2|nios2_qsys_0|M_st_stall~0_combout\,
	combout => \inst2|nios2_qsys_0|M_status_reg_pie~0_combout\);

-- Location: LCCOMB_X29_Y15_N26
\inst2|nios2_qsys_0|d_read_nxt\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12_combout\,
	datab => \inst2|nios2_qsys_0|E_ctrl_ld~q\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	datad => \inst2|nios2_qsys_0|M_status_reg_pie~0_combout\,
	combout => \inst2|nios2_qsys_0|d_read_nxt~combout\);

-- Location: FF_X29_Y15_N27
\inst2|nios2_qsys_0|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|d_read_nxt~combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|d_read~q\);

-- Location: LCCOMB_X29_Y15_N0
\inst2|nios2_qsys_0|av_ld_data_transfer~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~12_combout\,
	datac => \inst2|nios2_qsys_0|d_read~q\,
	combout => \inst2|nios2_qsys_0|av_ld_data_transfer~0_combout\);

-- Location: FF_X29_Y15_N1
\inst2|nios2_qsys_0|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|av_ld_data_transfer~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_aligning_data~q\);

-- Location: FF_X26_Y15_N5
\inst2|nios2_qsys_0|av_ld_or_div_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|av_ld_aligning_data~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|av_ld_or_div_done~q\);

-- Location: FF_X29_Y15_N19
\inst2|nios2_qsys_0|M_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|E_ctrl_ld~q\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_ctrl_ld~q\);

-- Location: LCCOMB_X29_Y15_N18
\inst2|nios2_qsys_0|W_stall~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_stall~q\,
	datab => \inst2|nios2_qsys_0|av_ld_or_div_done~q\,
	datac => \inst2|nios2_qsys_0|M_ctrl_ld~q\,
	datad => \inst2|nios2_qsys_0|M_valid_from_E~q\,
	combout => \inst2|nios2_qsys_0|W_stall~0_combout\);

-- Location: LCCOMB_X29_Y15_N20
\inst2|nios2_qsys_0|W_stall\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_shift_rot_stall~q\,
	datab => \inst2|nios2_qsys_0|W_stall~0_combout\,
	datad => \inst2|nios2_qsys_0|M_st_stall~0_combout\,
	combout => \inst2|nios2_qsys_0|W_stall~combout\);

-- Location: LCCOMB_X26_Y15_N20
\inst2|nios2_qsys_0|F_iw[0]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[0]~5_combout\);

-- Location: FF_X26_Y15_N21
\inst2|nios2_qsys_0|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[0]~5_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(0));

-- Location: LCCOMB_X28_Y15_N18
\inst2|nios2_qsys_0|Equal4~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Equal4~0_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(0),
	datad => \inst2|nios2_qsys_0|D_iw\(5),
	combout => \inst2|nios2_qsys_0|Equal4~5_combout\);

-- Location: LCCOMB_X28_Y18_N20
\inst2|nios2_qsys_0|D_compare_op[0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|Equal4~5_combout\,
	datac => \inst2|nios2_qsys_0|D_iw\(3),
	datad => \inst2|nios2_qsys_0|D_iw\(14),
	combout => \inst2|nios2_qsys_0|D_compare_op[0]~1_combout\);

-- Location: FF_X28_Y18_N21
\inst2|nios2_qsys_0|E_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_compare_op[0]~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_compare_op\(0));

-- Location: LCCOMB_X23_Y18_N18
\inst2|nios2_qsys_0|E_src2[31]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[31]~0_combout\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(31),
	datad => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|nios2_qsys_0|E_src2[31]~1_combout\);

-- Location: LCCOMB_X25_Y17_N4
\inst2|nios2_qsys_0|E_src2[30]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[30]~2_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(30),
	combout => \inst2|nios2_qsys_0|E_src2[30]~3_combout\);

-- Location: LCCOMB_X25_Y17_N10
\inst2|nios2_qsys_0|E_src2[26]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|E_src2_imm\(26),
	datad => \inst2|nios2_qsys_0|E_src2[26]~10_combout\,
	combout => \inst2|nios2_qsys_0|E_src2[26]~11_combout\);

-- Location: LCCOMB_X26_Y17_N14
\inst2|nios2_qsys_0|D_src2_imm[19]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_src2_imm[15]~16_combout\,
	datab => \inst2|nios2_qsys_0|D_iw\(9),
	datac => \inst2|nios2_qsys_0|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~1_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[19]~28_combout\);

-- Location: FF_X26_Y17_N15
\inst2|nios2_qsys_0|E_src2_imm[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[19]~28_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(19));

-- Location: LCCOMB_X27_Y18_N22
\inst2|nios2_qsys_0|E_src2[19]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	datac => \inst2|nios2_qsys_0|M_st_data[19]~12_combout\,
	datad => \inst2|nios2_qsys_0|E_src2_imm\(19),
	combout => \inst2|nios2_qsys_0|E_src2[19]~20_combout\);

-- Location: LCCOMB_X28_Y21_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[0]~7_combout\,
	datad => VCC,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~1_cout\);

-- Location: LCCOMB_X28_Y21_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[1]~1_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[1]~6_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~1_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~3_cout\);

-- Location: LCCOMB_X28_Y21_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[2]~2_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[2]~5_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~3_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~5_cout\);

-- Location: LCCOMB_X28_Y21_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[3]~3_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[3]~4_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~5_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~7_cout\);

-- Location: LCCOMB_X28_Y21_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[4]~4_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[4]~3_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~7_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~9_cout\);

-- Location: LCCOMB_X28_Y21_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[5]~5_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[5]~2_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~9_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~11_cout\);

-- Location: LCCOMB_X28_Y21_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[6]~1_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[6]~6_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~11_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~13_cout\);

-- Location: LCCOMB_X28_Y21_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[7]~0_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[7]~7_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~13_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~15_cout\);

-- Location: LCCOMB_X28_Y20_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[8]~14_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[8]~8_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~15_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~17_cout\);

-- Location: LCCOMB_X28_Y20_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[9]~13_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[9]~9_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~17_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~19_cout\);

-- Location: LCCOMB_X28_Y20_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[10]~12_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[10]~10_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~19_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~21_cout\);

-- Location: LCCOMB_X28_Y20_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[11]~11_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[11]~11_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~21_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~23_cout\);

-- Location: LCCOMB_X28_Y20_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[12]~12_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[12]~10_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~23_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~25_cout\);

-- Location: LCCOMB_X28_Y20_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[13]~13_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[13]~9_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~25_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~27_cout\);

-- Location: LCCOMB_X28_Y20_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src2[14]~14_combout\,
	datab => \inst2|nios2_qsys_0|E_src1[14]~8_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~27_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~29_cout\);

-- Location: LCCOMB_X28_Y20_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[15]~15_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[15]~15_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~29_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~31_cout\);

-- Location: LCCOMB_X28_Y20_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~33\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[16]~0_combout\,
	datab => \inst2|nios2_qsys_0|E_src2[16]~23_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~31_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~33_cout\);

-- Location: LCCOMB_X28_Y20_N18
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~35\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[17]~22_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[17]~1_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~33_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~35_cout\);

-- Location: LCCOMB_X28_Y20_N20
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~37\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[18]~21_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[18]~2_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~35_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~37_cout\);

-- Location: LCCOMB_X28_Y20_N22
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~39\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[19]~3_combout\,
	datab => \inst2|nios2_qsys_0|E_src2[19]~20_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~37_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~39_cout\);

-- Location: LCCOMB_X28_Y20_N24
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~41\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[20]~19_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[20]~4_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~39_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~41_cout\);

-- Location: LCCOMB_X28_Y20_N26
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~43\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[21]~18_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[21]~5_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~41_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~43_cout\);

-- Location: LCCOMB_X28_Y20_N28
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~45\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[22]~17_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[22]~6_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~43_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~45_cout\);

-- Location: LCCOMB_X28_Y20_N30
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~47\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[23]~16_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[23]~7_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~45_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~47_cout\);

-- Location: LCCOMB_X28_Y19_N0
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~49\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[24]~15_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[24]~8_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~47_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~49_cout\);

-- Location: LCCOMB_X28_Y19_N2
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~51\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[25]~13_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[25]~9_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~49_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~51_cout\);

-- Location: LCCOMB_X28_Y19_N4
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~53\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[26]~10_combout\,
	datab => \inst2|nios2_qsys_0|E_src2[26]~11_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~51_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~53_cout\);

-- Location: LCCOMB_X28_Y19_N6
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~55\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[27]~9_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[27]~11_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~53_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~55_cout\);

-- Location: LCCOMB_X28_Y19_N8
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~57\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[28]~7_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[28]~12_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~55_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~57_cout\);

-- Location: LCCOMB_X28_Y19_N10
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~59\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src2[29]~5_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src1[29]~13_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~57_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~59_cout\);

-- Location: LCCOMB_X28_Y19_N12
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~61\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[30]~14_combout\,
	datab => \inst2|nios2_qsys_0|E_src2[30]~3_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~59_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~61_cout\);

-- Location: LCCOMB_X28_Y19_N14
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~63\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_mul_src1[31]~15_combout\,
	datab => \inst2|nios2_qsys_0|E_src2[31]~1_combout\,
	datad => VCC,
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~61_cout\,
	cout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~63_cout\);

-- Location: LCCOMB_X28_Y19_N16
\inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~64\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~63_cout\,
	combout => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~64_combout\);

-- Location: LCCOMB_X28_Y19_N26
\inst2|nios2_qsys_0|E_br_result~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[33]~66_combout\,
	datab => \inst2|nios2_qsys_0|E_compare_op\(0),
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_test_bench|Add0~64_combout\,
	combout => \inst2|nios2_qsys_0|E_br_result~0_combout\);

-- Location: LCCOMB_X28_Y21_N4
\inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[0]~7_combout\,
	datab => \inst2|nios2_qsys_0|E_compare_op\(1),
	datac => \inst2|nios2_qsys_0|M_mul_src2[0]~0_combout\,
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0_combout\);

-- Location: LCCOMB_X28_Y16_N30
\inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	datad => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~0_combout\,
	combout => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1_combout\);

-- Location: LCCOMB_X28_Y16_N24
\inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~2_combout\,
	datab => \inst2|nios2_qsys_0|E_br_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~1_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_cmp~q\,
	combout => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\);

-- Location: FF_X28_Y16_N17
\inst2|nios2_qsys_0|E_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(8),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(8));

-- Location: FF_X28_Y16_N23
\inst2|nios2_qsys_0|E_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(7),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(7));

-- Location: FF_X28_Y16_N21
\inst2|nios2_qsys_0|E_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|D_iw\(6),
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_iw\(6));

-- Location: LCCOMB_X28_Y16_N22
\inst2|nios2_qsys_0|E_wrctl_estatus\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_wrctl_inst~q\,
	datab => \inst2|nios2_qsys_0|E_iw\(8),
	datac => \inst2|nios2_qsys_0|E_iw\(7),
	datad => \inst2|nios2_qsys_0|E_iw\(6),
	combout => \inst2|nios2_qsys_0|E_wrctl_estatus~combout\);

-- Location: LCCOMB_X27_Y16_N0
\inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_estatus_reg_pie~q\,
	datac => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\,
	datad => \inst2|nios2_qsys_0|E_wrctl_estatus~combout\,
	combout => \inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X27_Y16_N20
\inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~0_combout\,
	datac => \inst2|nios2_qsys_0|M_status_reg_pie~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	combout => \inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1_combout\);

-- Location: FF_X27_Y16_N21
\inst2|nios2_qsys_0|M_estatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_estatus_reg_pie_inst_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_estatus_reg_pie~q\);

-- Location: LCCOMB_X28_Y16_N16
\inst2|nios2_qsys_0|E_wrctl_bstatus\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_wrctl_inst~q\,
	datab => \inst2|nios2_qsys_0|E_iw\(7),
	datac => \inst2|nios2_qsys_0|E_iw\(8),
	datad => \inst2|nios2_qsys_0|E_iw\(6),
	combout => \inst2|nios2_qsys_0|E_wrctl_bstatus~combout\);

-- Location: LCCOMB_X28_Y16_N2
\inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~0_combout\,
	datab => \inst2|nios2_qsys_0|E_wrctl_bstatus~combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	datad => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\,
	combout => \inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: FF_X28_Y16_N3
\inst2|nios2_qsys_0|M_bstatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_bstatus_reg_pie_inst_nxt~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_bstatus_reg_pie~q\);

-- Location: LCCOMB_X28_Y16_N28
\inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_estatus_reg_pie~q\,
	datac => \inst2|nios2_qsys_0|E_iw\(14),
	datad => \inst2|nios2_qsys_0|M_bstatus_reg_pie~q\,
	combout => \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X27_Y16_N14
\inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_crst~q\,
	datab => \inst2|nios2_qsys_0|E_ctrl_exception~q\,
	datad => \inst2|nios2_qsys_0|E_ctrl_break~q\,
	combout => \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X28_Y16_N20
\inst2|nios2_qsys_0|E_wrctl_status\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_ctrl_wrctl_inst~q\,
	datab => \inst2|nios2_qsys_0|E_iw\(7),
	datac => \inst2|nios2_qsys_0|E_iw\(6),
	datad => \inst2|nios2_qsys_0|E_iw\(8),
	combout => \inst2|nios2_qsys_0|E_wrctl_status~combout\);

-- Location: LCCOMB_X29_Y16_N20
\inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|M_status_reg_pie~q\,
	datac => \inst2|nios2_qsys_0|E_wrctl_status~combout\,
	datad => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\,
	combout => \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X27_Y16_N10
\inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_op_eret~1_combout\,
	datab => \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~0_combout\,
	datac => \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~1_combout\,
	datad => \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~2_combout\,
	combout => \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~3_combout\);

-- Location: FF_X27_Y16_N11
\inst2|nios2_qsys_0|M_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_status_reg_pie_inst_nxt~3_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_status_reg_pie~q\);

-- Location: LCCOMB_X29_Y16_N4
\inst2|nios2_qsys_0|M_ienable_reg_irq0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_ienable_reg_irq0~0_combout\,
	datab => \inst2|nios2_qsys_0|M_status_reg_pie~0_combout\,
	datac => \inst2|nios2_qsys_0|M_ienable_reg_irq0~q\,
	datad => \inst2|nios2_qsys_0|E_wrctl_data_ienable_reg_irq0~3_combout\,
	combout => \inst2|nios2_qsys_0|M_ienable_reg_irq0~1_combout\);

-- Location: FF_X29_Y16_N5
\inst2|nios2_qsys_0|M_ienable_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_ienable_reg_irq0~1_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_ienable_reg_irq0~q\);

-- Location: LCCOMB_X23_Y24_N16
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X23_Y24_N17
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X23_Y24_N12
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X23_Y24_N13
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X23_Y24_N30
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X23_Y24_N31
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X23_Y24_N22
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datac => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datad => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X23_Y24_N23
\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X30_Y16_N24
\inst2|jtag_uart_0|pause_irq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|pause_irq~0_combout\ = (\inst2|jtag_uart_0|read_0~q\ & (\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & 
-- ((\inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))) # (!\inst2|jtag_uart_0|read_0~q\ & ((\inst2|jtag_uart_0|pause_irq~q\) # 
-- ((\inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|read_0~q\,
	datab => \inst2|jtag_uart_0|cpu_ASK2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datac => \inst2|jtag_uart_0|pause_irq~q\,
	datad => \inst2|jtag_uart_0|the_cpu_ASK2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst2|jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X30_Y16_N25
\inst2|jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|jtag_uart_0|pause_irq~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X30_Y16_N16
\inst2|jtag_uart_0|av_readdata[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|jtag_uart_0|av_readdata[8]~0_combout\ = (\inst2|jtag_uart_0|ien_AF~q\ & ((\inst2|jtag_uart_0|fifo_AF~q\) # (\inst2|jtag_uart_0|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|fifo_AF~q\,
	datab => \inst2|jtag_uart_0|pause_irq~q\,
	datad => \inst2|jtag_uart_0|ien_AF~q\,
	combout => \inst2|jtag_uart_0|av_readdata[8]~0_combout\);

-- Location: LCCOMB_X29_Y16_N24
\inst2|nios2_qsys_0|M_ipending_reg_irq0_nxt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|jtag_uart_0|av_readdata\(9),
	datab => \inst2|nios2_qsys_0|M_ienable_reg_irq0~q\,
	datac => \inst2|nios2_qsys_0|the_cpu_ASK2_nios2_qsys_0_nios2_oci|the_cpu_ASK2_nios2_qsys_0_nios2_avalon_reg|oci_ienable\(0),
	datad => \inst2|jtag_uart_0|av_readdata[8]~0_combout\,
	combout => \inst2|nios2_qsys_0|M_ipending_reg_irq0_nxt~0_combout\);

-- Location: FF_X29_Y16_N25
\inst2|nios2_qsys_0|M_ipending_reg_irq0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|M_ipending_reg_irq0_nxt~0_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_ipending_reg_irq0~q\);

-- Location: LCCOMB_X29_Y16_N10
\inst2|nios2_qsys_0|D_iw[6]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|hbreak_enabled~q\,
	datab => \inst2|nios2_qsys_0|M_status_reg_pie~q\,
	datac => \inst2|nios2_qsys_0|latched_oci_tb_hbreak_req~q\,
	datad => \inst2|nios2_qsys_0|M_ipending_reg_irq0~q\,
	combout => \inst2|nios2_qsys_0|D_iw[6]~0_combout\);

-- Location: LCCOMB_X29_Y17_N26
\inst2|nios2_qsys_0|F_iw[5]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|cpu_ASK2_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst2|nios2_qsys_0|D_iw[6]~0_combout\,
	combout => \inst2|nios2_qsys_0|F_iw[5]~7_combout\);

-- Location: FF_X29_Y17_N27
\inst2|nios2_qsys_0|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|F_iw[5]~7_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|D_iw\(5));

-- Location: LCCOMB_X24_Y17_N20
\inst2|nios2_qsys_0|D_src2_imm[12]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|D_iw\(2),
	datab => \inst2|nios2_qsys_0|D_iw\(5),
	datac => \inst2|nios2_qsys_0|D_iw\(18),
	datad => \inst2|nios2_qsys_0|D_ctrl_hi_imm16~0_combout\,
	combout => \inst2|nios2_qsys_0|D_src2_imm[12]~10_combout\);

-- Location: FF_X24_Y17_N21
\inst2|nios2_qsys_0|E_src2_imm[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|D_src2_imm[12]~10_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|E_src2_imm\(12));

-- Location: LCCOMB_X27_Y20_N8
\inst2|nios2_qsys_0|M_mul_src2[12]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_stw_data[12]~2_combout\,
	datab => \inst2|nios2_qsys_0|E_src2_imm\(12),
	datad => \inst2|nios2_qsys_0|E_ctrl_src2_choose_imm~q\,
	combout => \inst2|nios2_qsys_0|M_mul_src2[12]~12_combout\);

-- Location: LCCOMB_X27_Y20_N16
\inst2|nios2_qsys_0|E_alu_result[12]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_src1[12]~10_combout\,
	datab => \inst2|nios2_qsys_0|M_mul_src2[12]~12_combout\,
	datac => \inst2|nios2_qsys_0|E_compare_op\(1),
	datad => \inst2|nios2_qsys_0|E_compare_op\(0),
	combout => \inst2|nios2_qsys_0|E_alu_result[12]~11_combout\);

-- Location: LCCOMB_X27_Y20_N14
\inst2|nios2_qsys_0|E_alu_result[12]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|E_extra_pc\(10),
	datab => \inst2|nios2_qsys_0|E_alu_result~0_combout\,
	datac => \inst2|nios2_qsys_0|E_ctrl_retaddr~q\,
	datad => \inst2|nios2_qsys_0|Add8|auto_generated|result_int[13]~26_combout\,
	combout => \inst2|nios2_qsys_0|E_alu_result[12]~10_combout\);

-- Location: LCCOMB_X27_Y20_N22
\inst2|nios2_qsys_0|E_alu_result[12]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|nios2_qsys_0|E_alu_result[12]~11_combout\,
	datac => \inst2|nios2_qsys_0|E_alu_result[12]~10_combout\,
	datad => \inst2|nios2_qsys_0|E_ctrl_logic~q\,
	combout => \inst2|nios2_qsys_0|E_alu_result[12]~12_combout\);

-- Location: FF_X27_Y20_N23
\inst2|nios2_qsys_0|M_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|nios2_qsys_0|E_alu_result[12]~12_combout\,
	clrn => \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|nios2_qsys_0|W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|nios2_qsys_0|M_alu_result\(12));

-- Location: LCCOMB_X35_Y20_N24
\inst2|addr_router_001|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal2~0_combout\ = (!\inst2|nios2_qsys_0|M_alu_result\(13) & (\inst2|nios2_qsys_0|M_alu_result\(12) & (!\inst2|nios2_qsys_0|M_alu_result\(11) & \inst2|nios2_qsys_0|M_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_alu_result\(13),
	datab => \inst2|nios2_qsys_0|M_alu_result\(12),
	datac => \inst2|nios2_qsys_0|M_alu_result\(11),
	datad => \inst2|nios2_qsys_0|M_alu_result\(14),
	combout => \inst2|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X35_Y19_N4
\inst2|addr_router_001|Equal9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|addr_router_001|Equal9~1_combout\ = (\inst2|addr_router_001|Equal9~0_combout\ & (\inst2|addr_router_001|Equal2~0_combout\ & (\inst2|addr_router_001|Equal2~2_combout\ & \inst2|addr_router_001|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|addr_router_001|Equal9~0_combout\,
	datab => \inst2|addr_router_001|Equal2~0_combout\,
	datac => \inst2|addr_router_001|Equal2~2_combout\,
	datad => \inst2|addr_router_001|Equal3~2_combout\,
	combout => \inst2|addr_router_001|Equal9~1_combout\);

-- Location: LCCOMB_X38_Y17_N18
\inst2|pio_res_nsoe|always1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe|always1~0_combout\ = (!\inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(1) & (\inst2|addr_router_001|Equal9~1_combout\ & (!\inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0) & 
-- !\inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(1),
	datab => \inst2|addr_router_001|Equal9~1_combout\,
	datac => \inst2|pio_res_nsoe_s1_translator|wait_latency_counter\(0),
	datad => \inst2|pio_res_nsoe_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst2|pio_res_nsoe|always1~0_combout\);

-- Location: LCCOMB_X37_Y15_N26
\inst2|pio_res_nsoe|data_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nsoe|data_out~0_combout\ = (\inst2|pio_res_nwr|always0~1_combout\ & ((\inst2|pio_res_nsoe|always1~0_combout\ & ((\inst2|nios2_qsys_0|M_st_data\(0)))) # (!\inst2|pio_res_nsoe|always1~0_combout\ & (\inst2|pio_res_nsoe|data_out~q\)))) # 
-- (!\inst2|pio_res_nwr|always0~1_combout\ & (((\inst2|pio_res_nsoe|data_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr|always0~1_combout\,
	datab => \inst2|pio_res_nsoe|always1~0_combout\,
	datac => \inst2|pio_res_nsoe|data_out~q\,
	datad => \inst2|nios2_qsys_0|M_st_data\(0),
	combout => \inst2|pio_res_nsoe|data_out~0_combout\);

-- Location: FF_X37_Y15_N27
\inst2|pio_res_nsoe|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nsoe|data_out~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nsoe|data_out~q\);

-- Location: LCCOMB_X36_Y11_N16
\inst2|pio_angle|data_out[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[15]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(15),
	combout => \inst2|pio_angle|data_out[15]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N18
\inst2|pio_angle|always1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|always1~0_combout\ = (!\inst2|pio_angle_s1_translator|wait_latency_counter\(0) & (!\inst2|pio_angle_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nwr|always0~1_combout\ & 
-- \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_angle_s1_translator|wait_latency_counter\(0),
	datab => \inst2|pio_angle_s1_translator|wait_latency_counter\(1),
	datac => \inst2|pio_res_nwr|always0~1_combout\,
	datad => \inst2|pio_angle_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	combout => \inst2|pio_angle|always1~0_combout\);

-- Location: FF_X36_Y11_N17
\inst2|pio_angle|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[15]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(15));

-- Location: LCCOMB_X35_Y11_N6
\inst2|pio_angle|data_dir[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[15]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(15),
	combout => \inst2|pio_angle|data_dir[15]~feeder_combout\);

-- Location: FF_X35_Y11_N7
\inst2|pio_angle|data_dir[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[15]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(15));

-- Location: LCCOMB_X36_Y11_N2
\inst2|pio_angle|data_out[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[14]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(14),
	combout => \inst2|pio_angle|data_out[14]~feeder_combout\);

-- Location: FF_X36_Y11_N3
\inst2|pio_angle|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[14]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(14));

-- Location: LCCOMB_X35_Y11_N0
\inst2|pio_angle|data_dir[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[14]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(14),
	combout => \inst2|pio_angle|data_dir[14]~feeder_combout\);

-- Location: FF_X35_Y11_N1
\inst2|pio_angle|data_dir[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[14]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(14));

-- Location: LCCOMB_X36_Y11_N4
\inst2|pio_angle|data_out[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[13]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(13),
	combout => \inst2|pio_angle|data_out[13]~feeder_combout\);

-- Location: FF_X36_Y11_N5
\inst2|pio_angle|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[13]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(13));

-- Location: LCCOMB_X36_Y11_N30
\inst2|pio_angle|data_out[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[12]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(12),
	combout => \inst2|pio_angle|data_out[12]~feeder_combout\);

-- Location: FF_X36_Y11_N31
\inst2|pio_angle|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[12]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(12));

-- Location: LCCOMB_X37_Y11_N30
\inst2|pio_angle|data_dir[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[12]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(12),
	combout => \inst2|pio_angle|data_dir[12]~feeder_combout\);

-- Location: FF_X37_Y11_N31
\inst2|pio_angle|data_dir[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[12]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(12));

-- Location: LCCOMB_X36_Y11_N8
\inst2|pio_angle|data_out[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[11]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(11),
	combout => \inst2|pio_angle|data_out[11]~feeder_combout\);

-- Location: FF_X36_Y11_N9
\inst2|pio_angle|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[11]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(11));

-- Location: LCCOMB_X35_Y11_N12
\inst2|pio_angle|data_dir[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[11]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(11),
	combout => \inst2|pio_angle|data_dir[11]~feeder_combout\);

-- Location: FF_X35_Y11_N13
\inst2|pio_angle|data_dir[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[11]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(11));

-- Location: LCCOMB_X36_Y11_N26
\inst2|pio_angle|data_out[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[10]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(10),
	combout => \inst2|pio_angle|data_out[10]~feeder_combout\);

-- Location: FF_X36_Y11_N27
\inst2|pio_angle|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[10]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(10));

-- Location: LCCOMB_X35_Y11_N14
\inst2|pio_angle|data_dir[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[10]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(10),
	combout => \inst2|pio_angle|data_dir[10]~feeder_combout\);

-- Location: FF_X35_Y11_N15
\inst2|pio_angle|data_dir[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[10]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(10));

-- Location: FF_X36_Y11_N13
\inst2|pio_angle|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(9),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(9));

-- Location: LCCOMB_X37_Y15_N6
\inst2|pio_angle|data_dir[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[9]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(9),
	combout => \inst2|pio_angle|data_dir[9]~feeder_combout\);

-- Location: FF_X37_Y15_N7
\inst2|pio_angle|data_dir[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[9]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(9));

-- Location: LCCOMB_X36_Y11_N14
\inst2|pio_angle|data_out[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[8]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(8),
	combout => \inst2|pio_angle|data_out[8]~feeder_combout\);

-- Location: FF_X36_Y11_N15
\inst2|pio_angle|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[8]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(8));

-- Location: LCCOMB_X35_Y11_N16
\inst2|pio_angle|data_dir[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[8]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(8),
	combout => \inst2|pio_angle|data_dir[8]~feeder_combout\);

-- Location: FF_X35_Y11_N17
\inst2|pio_angle|data_dir[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[8]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(8));

-- Location: FF_X36_Y11_N1
\inst2|pio_angle|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(7),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(7));

-- Location: LCCOMB_X36_Y11_N10
\inst2|pio_angle|data_out[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[6]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(6),
	combout => \inst2|pio_angle|data_out[6]~feeder_combout\);

-- Location: FF_X36_Y11_N11
\inst2|pio_angle|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[6]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(6));

-- Location: LCCOMB_X37_Y11_N10
\inst2|pio_angle|data_dir[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[6]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(6),
	combout => \inst2|pio_angle|data_dir[6]~feeder_combout\);

-- Location: FF_X37_Y11_N11
\inst2|pio_angle|data_dir[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[6]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(6));

-- Location: LCCOMB_X36_Y11_N20
\inst2|pio_angle|data_out[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[5]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(5),
	combout => \inst2|pio_angle|data_out[5]~feeder_combout\);

-- Location: FF_X36_Y11_N21
\inst2|pio_angle|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[5]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(5));

-- Location: LCCOMB_X37_Y11_N28
\inst2|pio_angle|data_dir[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[5]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(5),
	combout => \inst2|pio_angle|data_dir[5]~feeder_combout\);

-- Location: FF_X37_Y11_N29
\inst2|pio_angle|data_dir[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[5]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(5));

-- Location: FF_X36_Y11_N7
\inst2|pio_angle|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(4));

-- Location: LCCOMB_X37_Y11_N6
\inst2|pio_angle|data_dir[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[4]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(4),
	combout => \inst2|pio_angle|data_dir[4]~feeder_combout\);

-- Location: FF_X37_Y11_N7
\inst2|pio_angle|data_dir[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[4]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(4));

-- Location: LCCOMB_X36_Y11_N24
\inst2|pio_angle|data_out[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[3]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(3),
	combout => \inst2|pio_angle|data_out[3]~feeder_combout\);

-- Location: FF_X36_Y11_N25
\inst2|pio_angle|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[3]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(3));

-- Location: LCCOMB_X36_Y11_N18
\inst2|pio_angle|data_out[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_out[2]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(2),
	combout => \inst2|pio_angle|data_out[2]~feeder_combout\);

-- Location: FF_X36_Y11_N19
\inst2|pio_angle|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_out[2]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(2));

-- Location: FF_X36_Y11_N29
\inst2|pio_angle|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(1),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(1));

-- Location: LCCOMB_X35_Y11_N26
\inst2|pio_angle|data_dir[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[1]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|pio_angle|data_dir[1]~feeder_combout\);

-- Location: FF_X35_Y11_N27
\inst2|pio_angle|data_dir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[1]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(1));

-- Location: FF_X36_Y11_N23
\inst2|pio_angle|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_angle|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_out\(0));

-- Location: LCCOMB_X37_Y15_N24
\inst2|pio_angle|data_dir[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_angle|data_dir[0]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(0),
	combout => \inst2|pio_angle|data_dir[0]~feeder_combout\);

-- Location: FF_X37_Y15_N25
\inst2|pio_angle|data_dir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_angle|data_dir[0]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_angle|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_angle|data_dir\(0));

-- Location: LCCOMB_X29_Y14_N30
\inst2|pio_lcd_data|data_out[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_out[7]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(7),
	combout => \inst2|pio_lcd_data|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N26
\inst2|pio_lcd_data_s1_translator|wait_latency_counter~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data_s1_translator|wait_latency_counter~1_combout\ = (\inst2|pio_lcd_data_s1_translator|Add0~0_combout\ & (\inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & !\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_lcd_data_s1_translator|Add0~0_combout\,
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst2|pio_lcd_data_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X36_Y18_N27
\inst2|pio_lcd_data_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X36_Y18_N0
\inst2|pio_lcd_data|always1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|always1~0_combout\ = (\inst2|pio_res_nwr|always0~1_combout\ & (!\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0) & (\inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- !\inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr|always0~1_combout\,
	datab => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_lcd_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst2|pio_lcd_data_s1_translator|wait_latency_counter\(1),
	combout => \inst2|pio_lcd_data|always1~0_combout\);

-- Location: FF_X29_Y14_N31
\inst2|pio_lcd_data|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_out[7]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_out\(7));

-- Location: LCCOMB_X30_Y15_N10
\inst2|pio_lcd_data|data_dir[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_dir[7]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(7),
	combout => \inst2|pio_lcd_data|data_dir[7]~feeder_combout\);

-- Location: FF_X30_Y15_N11
\inst2|pio_lcd_data|data_dir[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_dir[7]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_dir\(7));

-- Location: LCCOMB_X29_Y14_N24
\inst2|pio_lcd_data|data_out[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_out[6]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(6),
	combout => \inst2|pio_lcd_data|data_out[6]~feeder_combout\);

-- Location: FF_X29_Y14_N25
\inst2|pio_lcd_data|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_out[6]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_out\(6));

-- Location: FF_X29_Y14_N3
\inst2|pio_lcd_data|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_lcd_data|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_out\(5));

-- Location: FF_X29_Y14_N21
\inst2|pio_lcd_data|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_lcd_data|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_out\(4));

-- Location: LCCOMB_X30_Y15_N24
\inst2|pio_lcd_data|data_dir[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_dir[4]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(4),
	combout => \inst2|pio_lcd_data|data_dir[4]~feeder_combout\);

-- Location: FF_X30_Y15_N25
\inst2|pio_lcd_data|data_dir[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_dir[4]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_dir\(4));

-- Location: FF_X29_Y14_N23
\inst2|pio_lcd_data|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(3),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_lcd_data|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_out\(3));

-- Location: LCCOMB_X30_Y15_N18
\inst2|pio_lcd_data|data_dir[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_dir[3]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(3),
	combout => \inst2|pio_lcd_data|data_dir[3]~feeder_combout\);

-- Location: FF_X30_Y15_N19
\inst2|pio_lcd_data|data_dir[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_dir[3]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_dir\(3));

-- Location: LCCOMB_X29_Y14_N16
\inst2|pio_lcd_data|data_out[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_out[2]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(2),
	combout => \inst2|pio_lcd_data|data_out[2]~feeder_combout\);

-- Location: FF_X29_Y14_N17
\inst2|pio_lcd_data|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_out[2]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_out\(2));

-- Location: LCCOMB_X29_Y14_N18
\inst2|pio_lcd_data|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_out[1]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|pio_lcd_data|data_out[1]~feeder_combout\);

-- Location: FF_X29_Y14_N19
\inst2|pio_lcd_data|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_out[1]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_out\(1));

-- Location: LCCOMB_X32_Y14_N20
\inst2|pio_lcd_data|data_dir[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_dir[1]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|pio_lcd_data|data_dir[1]~feeder_combout\);

-- Location: FF_X32_Y14_N21
\inst2|pio_lcd_data|data_dir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_dir[1]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_dir\(1));

-- Location: FF_X29_Y14_N5
\inst2|pio_lcd_data|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_lcd_data|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_out\(0));

-- Location: LCCOMB_X32_Y14_N22
\inst2|pio_lcd_data|data_dir[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_data|data_dir[0]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(0),
	combout => \inst2|pio_lcd_data|data_dir[0]~feeder_combout\);

-- Location: FF_X32_Y14_N23
\inst2|pio_lcd_data|data_dir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_data|data_dir[0]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_data|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_data|data_dir\(0));

-- Location: LCCOMB_X38_Y16_N24
\inst2|pio_res_nwr|always0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr|always0~2_combout\ = (!\inst2|pio_res_nwr_s1_translator|wait_latency_counter\(1) & (!\inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0) & (\inst2|pio_res_nwr|always0~1_combout\ & \inst2|pio_res_nwr|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(1),
	datab => \inst2|pio_res_nwr_s1_translator|wait_latency_counter\(0),
	datac => \inst2|pio_res_nwr|always0~1_combout\,
	datad => \inst2|pio_res_nwr|always0~0_combout\,
	combout => \inst2|pio_res_nwr|always0~2_combout\);

-- Location: LCCOMB_X37_Y15_N22
\inst2|pio_res_nwr|data_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nwr|data_out~0_combout\ = (\inst2|pio_res_nwr|always0~2_combout\ & (\inst2|nios2_qsys_0|M_st_data\(0))) # (!\inst2|pio_res_nwr|always0~2_combout\ & ((\inst2|pio_res_nwr|data_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(0),
	datac => \inst2|pio_res_nwr|data_out~q\,
	datad => \inst2|pio_res_nwr|always0~2_combout\,
	combout => \inst2|pio_res_nwr|data_out~0_combout\);

-- Location: FF_X37_Y15_N23
\inst2|pio_res_nwr|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nwr|data_out~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nwr|data_out~q\);

-- Location: LCCOMB_X37_Y18_N4
\inst2|pio_res_nrd|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd|always0~1_combout\ = (!\inst2|pio_res_nrd_s1_translator|wait_latency_counter\(1) & (\inst2|pio_res_nwr|always0~1_combout\ & !\inst2|pio_res_nrd_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(1),
	datac => \inst2|pio_res_nwr|always0~1_combout\,
	datad => \inst2|pio_res_nrd_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_res_nrd|always0~1_combout\);

-- Location: LCCOMB_X32_Y16_N24
\inst2|pio_res_nrd|data_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_res_nrd|data_out~0_combout\ = (\inst2|pio_res_nrd|always0~1_combout\ & ((\inst2|pio_res_nrd|always0~0_combout\ & (\inst2|nios2_qsys_0|M_st_data\(0))) # (!\inst2|pio_res_nrd|always0~0_combout\ & ((\inst2|pio_res_nrd|data_out~q\))))) # 
-- (!\inst2|pio_res_nrd|always0~1_combout\ & (((\inst2|pio_res_nrd|data_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|nios2_qsys_0|M_st_data\(0),
	datab => \inst2|pio_res_nrd|always0~1_combout\,
	datac => \inst2|pio_res_nrd|data_out~q\,
	datad => \inst2|pio_res_nrd|always0~0_combout\,
	combout => \inst2|pio_res_nrd|data_out~0_combout\);

-- Location: FF_X32_Y16_N25
\inst2|pio_res_nrd|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_res_nrd|data_out~0_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_res_nrd|data_out~q\);

-- Location: CLKCTRL_G19
\inst1|HOLD_1CLK~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|HOLD_1CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|HOLD_1CLK~clkctrl_outclk\);

-- Location: LCCOMB_X36_Y12_N8
\inst1|CNV~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|CNV~0_combout\ = !\inst1|state.S6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|state.S6~q\,
	combout => \inst1|CNV~0_combout\);

-- Location: FF_X36_Y12_N9
\inst1|CNV\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|CNV~0_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|CNV~q\);

-- Location: LCCOMB_X36_Y12_N16
\inst1|HOLD_2CLK\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|HOLD_2CLK~combout\ = LCELL(GLOBAL(\inst1|HOLD_1CLK~clkctrl_outclk\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|HOLD_1CLK~clkctrl_outclk\,
	combout => \inst1|HOLD_2CLK~combout\);

-- Location: LCCOMB_X36_Y12_N30
\inst1|HOLD_3CLK\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|HOLD_3CLK~combout\ = LCELL(\inst1|HOLD_2CLK~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|HOLD_2CLK~combout\,
	combout => \inst1|HOLD_3CLK~combout\);

-- Location: LCCOMB_X36_Y12_N12
\inst1|HOLD_4CLK\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|HOLD_4CLK~combout\ = LCELL(\inst1|HOLD_3CLK~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|HOLD_3CLK~combout\,
	combout => \inst1|HOLD_4CLK~combout\);

-- Location: LCCOMB_X36_Y12_N10
\inst1|wireCLK\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|wireCLK~combout\ = LCELL((\inst1|state.S5~q\ & \inst1|HOLD_4CLK~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|state.S5~q\,
	datad => \inst1|HOLD_4CLK~combout\,
	combout => \inst1|wireCLK~combout\);

-- Location: CLKCTRL_G17
\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X34_Y12_N10
\inst1|SHIFT_REG_REC~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|SHIFT_REG_REC~2_combout\ = (\inst1|SHIFT_REG_REC\(14) & \inst3|n_RESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|SHIFT_REG_REC\(14),
	datad => \inst3|n_RESET~q\,
	combout => \inst1|SHIFT_REG_REC~2_combout\);

-- Location: FF_X34_Y12_N11
\inst1|SHIFT_REG_REC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|wireCLK~clkctrl_outclk\,
	d => \inst1|SHIFT_REG_REC~2_combout\,
	ena => \inst1|SHIFT_REG_REC[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|SHIFT_REG_REC\(15));

-- Location: FF_X34_Y13_N25
\inst1|DATA_OUT_ADC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	asdata => \inst1|SHIFT_REG_REC\(15),
	sload => VCC,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(15));

-- Location: FF_X34_Y13_N27
\inst1|DATA_OUT_ADC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	asdata => \inst1|SHIFT_REG_REC\(12),
	sload => VCC,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(12));

-- Location: LCCOMB_X34_Y13_N30
\inst1|DATA_OUT_ADC[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[9]~feeder_combout\ = \inst1|SHIFT_REG_REC\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(9),
	combout => \inst1|DATA_OUT_ADC[9]~feeder_combout\);

-- Location: FF_X34_Y13_N31
\inst1|DATA_OUT_ADC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[9]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(9));

-- Location: LCCOMB_X34_Y13_N8
\inst1|DATA_OUT_ADC[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[8]~feeder_combout\ = \inst1|SHIFT_REG_REC\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(8),
	combout => \inst1|DATA_OUT_ADC[8]~feeder_combout\);

-- Location: FF_X34_Y13_N9
\inst1|DATA_OUT_ADC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[8]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(8));

-- Location: LCCOMB_X34_Y13_N2
\inst1|DATA_OUT_ADC[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[7]~feeder_combout\ = \inst1|SHIFT_REG_REC\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(7),
	combout => \inst1|DATA_OUT_ADC[7]~feeder_combout\);

-- Location: FF_X34_Y13_N3
\inst1|DATA_OUT_ADC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[7]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(7));

-- Location: LCCOMB_X35_Y12_N18
\inst1|DATA_OUT_ADC[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[3]~feeder_combout\ = \inst1|SHIFT_REG_REC\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|SHIFT_REG_REC\(3),
	combout => \inst1|DATA_OUT_ADC[3]~feeder_combout\);

-- Location: FF_X35_Y12_N19
\inst1|DATA_OUT_ADC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[3]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(3));

-- Location: LCCOMB_X35_Y12_N4
\inst1|DATA_OUT_ADC[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst1|DATA_OUT_ADC[1]~feeder_combout\ = \inst1|SHIFT_REG_REC\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|SHIFT_REG_REC\(1),
	combout => \inst1|DATA_OUT_ADC[1]~feeder_combout\);

-- Location: FF_X35_Y12_N5
\inst1|DATA_OUT_ADC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|HOLD_1CLK~clkctrl_outclk\,
	d => \inst1|DATA_OUT_ADC[1]~feeder_combout\,
	ena => \inst1|state.S6~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|DATA_OUT_ADC\(1));

-- Location: LCCOMB_X35_Y13_N4
\inst7|I_in_mod[1]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[1]~17_combout\ = (\inst7|I_in_mod[0]~16\ & (\inst1|DATA_OUT_ADC\(15) $ ((!\inst1|DATA_OUT_ADC\(1))))) # (!\inst7|I_in_mod[0]~16\ & ((\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(1))) # (GND)))
-- \inst7|I_in_mod[1]~18\ = CARRY((\inst1|DATA_OUT_ADC\(15) $ (!\inst1|DATA_OUT_ADC\(1))) # (!\inst7|I_in_mod[0]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(15),
	datab => \inst1|DATA_OUT_ADC\(1),
	datad => VCC,
	cin => \inst7|I_in_mod[0]~16\,
	combout => \inst7|I_in_mod[1]~17_combout\,
	cout => \inst7|I_in_mod[1]~18\);

-- Location: LCCOMB_X35_Y13_N6
\inst7|I_in_mod[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[2]~19_combout\ = (\inst7|I_in_mod[1]~18\ & ((\inst1|DATA_OUT_ADC\(2) $ (\inst1|DATA_OUT_ADC\(15))))) # (!\inst7|I_in_mod[1]~18\ & (\inst1|DATA_OUT_ADC\(2) $ (\inst1|DATA_OUT_ADC\(15) $ (VCC))))
-- \inst7|I_in_mod[2]~20\ = CARRY((!\inst7|I_in_mod[1]~18\ & (\inst1|DATA_OUT_ADC\(2) $ (\inst1|DATA_OUT_ADC\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(2),
	datab => \inst1|DATA_OUT_ADC\(15),
	datad => VCC,
	cin => \inst7|I_in_mod[1]~18\,
	combout => \inst7|I_in_mod[2]~19_combout\,
	cout => \inst7|I_in_mod[2]~20\);

-- Location: LCCOMB_X35_Y13_N14
\inst7|I_in_mod[6]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[6]~27_combout\ = (\inst7|I_in_mod[5]~26\ & ((\inst1|DATA_OUT_ADC\(6) $ (\inst1|DATA_OUT_ADC\(15))))) # (!\inst7|I_in_mod[5]~26\ & (\inst1|DATA_OUT_ADC\(6) $ (\inst1|DATA_OUT_ADC\(15) $ (VCC))))
-- \inst7|I_in_mod[6]~28\ = CARRY((!\inst7|I_in_mod[5]~26\ & (\inst1|DATA_OUT_ADC\(6) $ (\inst1|DATA_OUT_ADC\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(6),
	datab => \inst1|DATA_OUT_ADC\(15),
	datad => VCC,
	cin => \inst7|I_in_mod[5]~26\,
	combout => \inst7|I_in_mod[6]~27_combout\,
	cout => \inst7|I_in_mod[6]~28\);

-- Location: LCCOMB_X35_Y13_N20
\inst7|I_in_mod[9]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[9]~33_combout\ = (\inst7|I_in_mod[8]~32\ & (\inst1|DATA_OUT_ADC\(15) $ ((!\inst1|DATA_OUT_ADC\(9))))) # (!\inst7|I_in_mod[8]~32\ & ((\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(9))) # (GND)))
-- \inst7|I_in_mod[9]~34\ = CARRY((\inst1|DATA_OUT_ADC\(15) $ (!\inst1|DATA_OUT_ADC\(9))) # (!\inst7|I_in_mod[8]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(15),
	datab => \inst1|DATA_OUT_ADC\(9),
	datad => VCC,
	cin => \inst7|I_in_mod[8]~32\,
	combout => \inst7|I_in_mod[9]~33_combout\,
	cout => \inst7|I_in_mod[9]~34\);

-- Location: LCCOMB_X35_Y13_N22
\inst7|I_in_mod[10]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[10]~35_combout\ = (\inst7|I_in_mod[9]~34\ & ((\inst1|DATA_OUT_ADC\(10) $ (\inst1|DATA_OUT_ADC\(15))))) # (!\inst7|I_in_mod[9]~34\ & (\inst1|DATA_OUT_ADC\(10) $ (\inst1|DATA_OUT_ADC\(15) $ (VCC))))
-- \inst7|I_in_mod[10]~36\ = CARRY((!\inst7|I_in_mod[9]~34\ & (\inst1|DATA_OUT_ADC\(10) $ (\inst1|DATA_OUT_ADC\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(10),
	datab => \inst1|DATA_OUT_ADC\(15),
	datad => VCC,
	cin => \inst7|I_in_mod[9]~34\,
	combout => \inst7|I_in_mod[10]~35_combout\,
	cout => \inst7|I_in_mod[10]~36\);

-- Location: LCCOMB_X35_Y13_N26
\inst7|I_in_mod[12]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[12]~39_combout\ = (\inst7|I_in_mod[11]~38\ & ((\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(12))))) # (!\inst7|I_in_mod[11]~38\ & (\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(12) $ (VCC))))
-- \inst7|I_in_mod[12]~40\ = CARRY((!\inst7|I_in_mod[11]~38\ & (\inst1|DATA_OUT_ADC\(15) $ (\inst1|DATA_OUT_ADC\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|DATA_OUT_ADC\(15),
	datab => \inst1|DATA_OUT_ADC\(12),
	datad => VCC,
	cin => \inst7|I_in_mod[11]~38\,
	combout => \inst7|I_in_mod[12]~39_combout\,
	cout => \inst7|I_in_mod[12]~40\);

-- Location: LCCOMB_X35_Y13_N30
\inst7|I_in_mod[14]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|I_in_mod[14]~43_combout\ = \inst1|DATA_OUT_ADC\(15) $ (\inst7|I_in_mod[13]~42\ $ (!\inst1|DATA_OUT_ADC\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|DATA_OUT_ADC\(15),
	datad => \inst1|DATA_OUT_ADC\(14),
	cin => \inst7|I_in_mod[13]~42\,
	combout => \inst7|I_in_mod[14]~43_combout\);

-- Location: FF_X35_Y13_N31
\inst7|I_in_mod[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[14]~43_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(14));

-- Location: LCCOMB_X35_Y14_N26
\inst2|pio_i_max|data_out[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|data_out[14]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(14),
	combout => \inst2|pio_i_max|data_out[14]~feeder_combout\);

-- Location: FF_X35_Y14_N27
\inst2|pio_i_max|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|data_out[14]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(14));

-- Location: LCCOMB_X35_Y14_N20
\inst2|pio_i_max|data_out[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|data_out[13]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(13),
	combout => \inst2|pio_i_max|data_out[13]~feeder_combout\);

-- Location: FF_X35_Y14_N21
\inst2|pio_i_max|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|data_out[13]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(13));

-- Location: FF_X35_Y13_N27
\inst7|I_in_mod[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[12]~39_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(12));

-- Location: FF_X35_Y13_N23
\inst7|I_in_mod[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[10]~35_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(10));

-- Location: FF_X35_Y13_N21
\inst7|I_in_mod[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[9]~33_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(9));

-- Location: FF_X35_Y14_N7
\inst2|pio_i_max|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(8),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(8));

-- Location: LCCOMB_X35_Y14_N16
\inst2|pio_i_max|data_out[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_i_max|data_out[7]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(7),
	combout => \inst2|pio_i_max|data_out[7]~feeder_combout\);

-- Location: FF_X35_Y14_N17
\inst2|pio_i_max|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_i_max|data_out[7]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(7));

-- Location: FF_X35_Y13_N15
\inst7|I_in_mod[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[6]~27_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(6));

-- Location: FF_X35_Y14_N13
\inst2|pio_i_max|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(5),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(5));

-- Location: FF_X35_Y14_N31
\inst2|pio_i_max|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(4));

-- Location: FF_X35_Y13_N7
\inst7|I_in_mod[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[2]~19_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(2));

-- Location: FF_X35_Y13_N5
\inst7|I_in_mod[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|I_in_mod[1]~17_combout\,
	sclr => \inst3|ALT_INV_n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|I_in_mod\(1));

-- Location: FF_X35_Y14_N3
\inst2|pio_i_max|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_i_max|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_i_max|data_out\(0));

-- Location: LCCOMB_X36_Y13_N0
\inst7|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~1_cout\ = CARRY((\inst7|I_in_mod\(0) & !\inst2|pio_i_max|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|I_in_mod\(0),
	datab => \inst2|pio_i_max|data_out\(0),
	datad => VCC,
	cout => \inst7|LessThan0~1_cout\);

-- Location: LCCOMB_X36_Y13_N2
\inst7|LessThan0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~3_cout\ = CARRY((\inst2|pio_i_max|data_out\(1) & ((!\inst7|LessThan0~1_cout\) # (!\inst7|I_in_mod\(1)))) # (!\inst2|pio_i_max|data_out\(1) & (!\inst7|I_in_mod\(1) & !\inst7|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(1),
	datab => \inst7|I_in_mod\(1),
	datad => VCC,
	cin => \inst7|LessThan0~1_cout\,
	cout => \inst7|LessThan0~3_cout\);

-- Location: LCCOMB_X36_Y13_N4
\inst7|LessThan0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~5_cout\ = CARRY((\inst2|pio_i_max|data_out\(2) & (\inst7|I_in_mod\(2) & !\inst7|LessThan0~3_cout\)) # (!\inst2|pio_i_max|data_out\(2) & ((\inst7|I_in_mod\(2)) # (!\inst7|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(2),
	datab => \inst7|I_in_mod\(2),
	datad => VCC,
	cin => \inst7|LessThan0~3_cout\,
	cout => \inst7|LessThan0~5_cout\);

-- Location: LCCOMB_X36_Y13_N6
\inst7|LessThan0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~7_cout\ = CARRY((\inst7|I_in_mod\(3) & (\inst2|pio_i_max|data_out\(3) & !\inst7|LessThan0~5_cout\)) # (!\inst7|I_in_mod\(3) & ((\inst2|pio_i_max|data_out\(3)) # (!\inst7|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|I_in_mod\(3),
	datab => \inst2|pio_i_max|data_out\(3),
	datad => VCC,
	cin => \inst7|LessThan0~5_cout\,
	cout => \inst7|LessThan0~7_cout\);

-- Location: LCCOMB_X36_Y13_N8
\inst7|LessThan0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~9_cout\ = CARRY((\inst7|I_in_mod\(4) & ((!\inst7|LessThan0~7_cout\) # (!\inst2|pio_i_max|data_out\(4)))) # (!\inst7|I_in_mod\(4) & (!\inst2|pio_i_max|data_out\(4) & !\inst7|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|I_in_mod\(4),
	datab => \inst2|pio_i_max|data_out\(4),
	datad => VCC,
	cin => \inst7|LessThan0~7_cout\,
	cout => \inst7|LessThan0~9_cout\);

-- Location: LCCOMB_X36_Y13_N10
\inst7|LessThan0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~11_cout\ = CARRY((\inst7|I_in_mod\(5) & (\inst2|pio_i_max|data_out\(5) & !\inst7|LessThan0~9_cout\)) # (!\inst7|I_in_mod\(5) & ((\inst2|pio_i_max|data_out\(5)) # (!\inst7|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|I_in_mod\(5),
	datab => \inst2|pio_i_max|data_out\(5),
	datad => VCC,
	cin => \inst7|LessThan0~9_cout\,
	cout => \inst7|LessThan0~11_cout\);

-- Location: LCCOMB_X36_Y13_N12
\inst7|LessThan0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~13_cout\ = CARRY((\inst2|pio_i_max|data_out\(6) & (\inst7|I_in_mod\(6) & !\inst7|LessThan0~11_cout\)) # (!\inst2|pio_i_max|data_out\(6) & ((\inst7|I_in_mod\(6)) # (!\inst7|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(6),
	datab => \inst7|I_in_mod\(6),
	datad => VCC,
	cin => \inst7|LessThan0~11_cout\,
	cout => \inst7|LessThan0~13_cout\);

-- Location: LCCOMB_X36_Y13_N14
\inst7|LessThan0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~15_cout\ = CARRY((\inst7|I_in_mod\(7) & (\inst2|pio_i_max|data_out\(7) & !\inst7|LessThan0~13_cout\)) # (!\inst7|I_in_mod\(7) & ((\inst2|pio_i_max|data_out\(7)) # (!\inst7|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|I_in_mod\(7),
	datab => \inst2|pio_i_max|data_out\(7),
	datad => VCC,
	cin => \inst7|LessThan0~13_cout\,
	cout => \inst7|LessThan0~15_cout\);

-- Location: LCCOMB_X36_Y13_N16
\inst7|LessThan0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~17_cout\ = CARRY((\inst7|I_in_mod\(8) & ((!\inst7|LessThan0~15_cout\) # (!\inst2|pio_i_max|data_out\(8)))) # (!\inst7|I_in_mod\(8) & (!\inst2|pio_i_max|data_out\(8) & !\inst7|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|I_in_mod\(8),
	datab => \inst2|pio_i_max|data_out\(8),
	datad => VCC,
	cin => \inst7|LessThan0~15_cout\,
	cout => \inst7|LessThan0~17_cout\);

-- Location: LCCOMB_X36_Y13_N18
\inst7|LessThan0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~19_cout\ = CARRY((\inst2|pio_i_max|data_out\(9) & ((!\inst7|LessThan0~17_cout\) # (!\inst7|I_in_mod\(9)))) # (!\inst2|pio_i_max|data_out\(9) & (!\inst7|I_in_mod\(9) & !\inst7|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(9),
	datab => \inst7|I_in_mod\(9),
	datad => VCC,
	cin => \inst7|LessThan0~17_cout\,
	cout => \inst7|LessThan0~19_cout\);

-- Location: LCCOMB_X36_Y13_N20
\inst7|LessThan0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~21_cout\ = CARRY((\inst2|pio_i_max|data_out\(10) & (\inst7|I_in_mod\(10) & !\inst7|LessThan0~19_cout\)) # (!\inst2|pio_i_max|data_out\(10) & ((\inst7|I_in_mod\(10)) # (!\inst7|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(10),
	datab => \inst7|I_in_mod\(10),
	datad => VCC,
	cin => \inst7|LessThan0~19_cout\,
	cout => \inst7|LessThan0~21_cout\);

-- Location: LCCOMB_X36_Y13_N22
\inst7|LessThan0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~23_cout\ = CARRY((\inst7|I_in_mod\(11) & (\inst2|pio_i_max|data_out\(11) & !\inst7|LessThan0~21_cout\)) # (!\inst7|I_in_mod\(11) & ((\inst2|pio_i_max|data_out\(11)) # (!\inst7|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|I_in_mod\(11),
	datab => \inst2|pio_i_max|data_out\(11),
	datad => VCC,
	cin => \inst7|LessThan0~21_cout\,
	cout => \inst7|LessThan0~23_cout\);

-- Location: LCCOMB_X36_Y13_N24
\inst7|LessThan0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~25_cout\ = CARRY((\inst2|pio_i_max|data_out\(12) & (\inst7|I_in_mod\(12) & !\inst7|LessThan0~23_cout\)) # (!\inst2|pio_i_max|data_out\(12) & ((\inst7|I_in_mod\(12)) # (!\inst7|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(12),
	datab => \inst7|I_in_mod\(12),
	datad => VCC,
	cin => \inst7|LessThan0~23_cout\,
	cout => \inst7|LessThan0~25_cout\);

-- Location: LCCOMB_X36_Y13_N26
\inst7|LessThan0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~27_cout\ = CARRY((\inst7|I_in_mod\(13) & (\inst2|pio_i_max|data_out\(13) & !\inst7|LessThan0~25_cout\)) # (!\inst7|I_in_mod\(13) & ((\inst2|pio_i_max|data_out\(13)) # (!\inst7|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|I_in_mod\(13),
	datab => \inst2|pio_i_max|data_out\(13),
	datad => VCC,
	cin => \inst7|LessThan0~25_cout\,
	cout => \inst7|LessThan0~27_cout\);

-- Location: LCCOMB_X36_Y13_N28
\inst7|LessThan0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~28_combout\ = (\inst7|I_in_mod\(14) & ((!\inst2|pio_i_max|data_out\(14)) # (!\inst7|LessThan0~27_cout\))) # (!\inst7|I_in_mod\(14) & (!\inst7|LessThan0~27_cout\ & !\inst2|pio_i_max|data_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|I_in_mod\(14),
	datad => \inst2|pio_i_max|data_out\(14),
	cin => \inst7|LessThan0~27_cout\,
	combout => \inst7|LessThan0~28_combout\);

-- Location: FF_X35_Y16_N3
\inst2|pio_pwm_in|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(14),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(14));

-- Location: LCCOMB_X35_Y16_N26
\inst2|pio_pwm_in|data_out[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|data_out[13]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(13),
	combout => \inst2|pio_pwm_in|data_out[13]~feeder_combout\);

-- Location: FF_X35_Y16_N27
\inst2|pio_pwm_in|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|data_out[13]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(13));

-- Location: LCCOMB_X31_Y16_N18
\inst2|pio_pwm_in|data_out[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|data_out[12]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(12),
	combout => \inst2|pio_pwm_in|data_out[12]~feeder_combout\);

-- Location: FF_X31_Y16_N19
\inst2|pio_pwm_in|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|data_out[12]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(12));

-- Location: FF_X32_Y16_N13
\inst2|pio_pwm_in|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(10),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(10));

-- Location: FF_X35_Y16_N29
\inst2|pio_pwm_in|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(8),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(8));

-- Location: LCCOMB_X32_Y16_N0
\inst2|pio_pwm_in|data_out[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_pwm_in|data_out[6]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(6),
	combout => \inst2|pio_pwm_in|data_out[6]~feeder_combout\);

-- Location: FF_X32_Y16_N1
\inst2|pio_pwm_in|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_pwm_in|data_out[6]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(6));

-- Location: FF_X35_Y16_N1
\inst2|pio_pwm_in|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(15),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(15));

-- Location: FF_X32_Y16_N21
\inst2|pio_pwm_in|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(4),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_pwm_in|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_pwm_in|data_out\(4));

-- Location: LCCOMB_X35_Y16_N0
\inst7|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Add0~0_combout\ = \inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|pio_pwm_in|data_out\(15),
	datad => \inst2|pio_pwm_in|data_out\(4),
	combout => \inst7|Add0~0_combout\);

-- Location: LCCOMB_X35_Y16_N6
\inst7|Pwm_in_reg[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[1]~13_combout\ = (\inst7|Pwm_in_reg[0]~12\ & (\inst2|pio_pwm_in|data_out\(15) $ ((!\inst2|pio_pwm_in|data_out\(5))))) # (!\inst7|Pwm_in_reg[0]~12\ & ((\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(5))) # (GND)))
-- \inst7|Pwm_in_reg[1]~14\ = CARRY((\inst2|pio_pwm_in|data_out\(15) $ (!\inst2|pio_pwm_in|data_out\(5))) # (!\inst7|Pwm_in_reg[0]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|pio_pwm_in|data_out\(5),
	datad => VCC,
	cin => \inst7|Pwm_in_reg[0]~12\,
	combout => \inst7|Pwm_in_reg[1]~13_combout\,
	cout => \inst7|Pwm_in_reg[1]~14\);

-- Location: LCCOMB_X35_Y16_N8
\inst7|Pwm_in_reg[2]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[2]~15_combout\ = (\inst7|Pwm_in_reg[1]~14\ & ((\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(6))))) # (!\inst7|Pwm_in_reg[1]~14\ & (\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(6) $ (VCC))))
-- \inst7|Pwm_in_reg[2]~16\ = CARRY((!\inst7|Pwm_in_reg[1]~14\ & (\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|pio_pwm_in|data_out\(6),
	datad => VCC,
	cin => \inst7|Pwm_in_reg[1]~14\,
	combout => \inst7|Pwm_in_reg[2]~15_combout\,
	cout => \inst7|Pwm_in_reg[2]~16\);

-- Location: LCCOMB_X35_Y16_N22
\inst7|Pwm_in_reg[9]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[9]~29_combout\ = (\inst7|Pwm_in_reg[8]~28\ & (\inst2|pio_pwm_in|data_out\(15) $ ((!\inst2|pio_pwm_in|data_out\(13))))) # (!\inst7|Pwm_in_reg[8]~28\ & ((\inst2|pio_pwm_in|data_out\(15) $ (\inst2|pio_pwm_in|data_out\(13))) # (GND)))
-- \inst7|Pwm_in_reg[9]~30\ = CARRY((\inst2|pio_pwm_in|data_out\(15) $ (!\inst2|pio_pwm_in|data_out\(13))) # (!\inst7|Pwm_in_reg[8]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datab => \inst2|pio_pwm_in|data_out\(13),
	datad => VCC,
	cin => \inst7|Pwm_in_reg[8]~28\,
	combout => \inst7|Pwm_in_reg[9]~29_combout\,
	cout => \inst7|Pwm_in_reg[9]~30\);

-- Location: LCCOMB_X35_Y16_N24
\inst7|Pwm_in_reg[10]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Pwm_in_reg[10]~31_combout\ = \inst2|pio_pwm_in|data_out\(15) $ (\inst7|Pwm_in_reg[9]~30\ $ (!\inst2|pio_pwm_in|data_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_pwm_in|data_out\(15),
	datad => \inst2|pio_pwm_in|data_out\(14),
	cin => \inst7|Pwm_in_reg[9]~30\,
	combout => \inst7|Pwm_in_reg[10]~31_combout\);

-- Location: FF_X35_Y16_N25
\inst7|Pwm_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[10]~31_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(10));

-- Location: LCCOMB_X37_Y16_N4
\inst7|Count[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[1]~10_combout\ = (\inst7|Count\(0) & (\inst7|Count\(1) $ (VCC))) # (!\inst7|Count\(0) & (\inst7|Count\(1) & VCC))
-- \inst7|Count[1]~11\ = CARRY((\inst7|Count\(0) & \inst7|Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(0),
	datab => \inst7|Count\(1),
	datad => VCC,
	combout => \inst7|Count[1]~10_combout\,
	cout => \inst7|Count[1]~11\);

-- Location: FF_X37_Y16_N5
\inst7|Count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[1]~10_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(1));

-- Location: LCCOMB_X37_Y16_N8
\inst7|Count[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[3]~14_combout\ = (\inst7|Count\(3) & (\inst7|Count[2]~13\ $ (GND))) # (!\inst7|Count\(3) & (!\inst7|Count[2]~13\ & VCC))
-- \inst7|Count[3]~15\ = CARRY((\inst7|Count\(3) & !\inst7|Count[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|Count\(3),
	datad => VCC,
	cin => \inst7|Count[2]~13\,
	combout => \inst7|Count[3]~14_combout\,
	cout => \inst7|Count[3]~15\);

-- Location: FF_X37_Y16_N9
\inst7|Count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[3]~14_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(3));

-- Location: LCCOMB_X37_Y16_N10
\inst7|Count[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[4]~16_combout\ = (\inst7|Count\(4) & (!\inst7|Count[3]~15\)) # (!\inst7|Count\(4) & ((\inst7|Count[3]~15\) # (GND)))
-- \inst7|Count[4]~17\ = CARRY((!\inst7|Count[3]~15\) # (!\inst7|Count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(4),
	datad => VCC,
	cin => \inst7|Count[3]~15\,
	combout => \inst7|Count[4]~16_combout\,
	cout => \inst7|Count[4]~17\);

-- Location: LCCOMB_X37_Y16_N12
\inst7|Count[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[5]~18_combout\ = (\inst7|Count\(5) & (\inst7|Count[4]~17\ $ (GND))) # (!\inst7|Count\(5) & (!\inst7|Count[4]~17\ & VCC))
-- \inst7|Count[5]~19\ = CARRY((\inst7|Count\(5) & !\inst7|Count[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(5),
	datad => VCC,
	cin => \inst7|Count[4]~17\,
	combout => \inst7|Count[5]~18_combout\,
	cout => \inst7|Count[5]~19\);

-- Location: LCCOMB_X37_Y16_N14
\inst7|Count[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[6]~20_combout\ = (\inst7|Count\(6) & (!\inst7|Count[5]~19\)) # (!\inst7|Count\(6) & ((\inst7|Count[5]~19\) # (GND)))
-- \inst7|Count[6]~21\ = CARRY((!\inst7|Count[5]~19\) # (!\inst7|Count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|Count\(6),
	datad => VCC,
	cin => \inst7|Count[5]~19\,
	combout => \inst7|Count[6]~20_combout\,
	cout => \inst7|Count[6]~21\);

-- Location: FF_X37_Y16_N15
\inst7|Count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[6]~20_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(6));

-- Location: LCCOMB_X37_Y16_N16
\inst7|Count[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[7]~22_combout\ = (\inst7|Count\(7) & (\inst7|Count[6]~21\ $ (GND))) # (!\inst7|Count\(7) & (!\inst7|Count[6]~21\ & VCC))
-- \inst7|Count[7]~23\ = CARRY((\inst7|Count\(7) & !\inst7|Count[6]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(7),
	datad => VCC,
	cin => \inst7|Count[6]~21\,
	combout => \inst7|Count[7]~22_combout\,
	cout => \inst7|Count[7]~23\);

-- Location: LCCOMB_X37_Y16_N18
\inst7|Count[8]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[8]~24_combout\ = (\inst7|Count\(8) & (!\inst7|Count[7]~23\)) # (!\inst7|Count\(8) & ((\inst7|Count[7]~23\) # (GND)))
-- \inst7|Count[8]~25\ = CARRY((!\inst7|Count[7]~23\) # (!\inst7|Count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|Count\(8),
	datad => VCC,
	cin => \inst7|Count[7]~23\,
	combout => \inst7|Count[8]~24_combout\,
	cout => \inst7|Count[8]~25\);

-- Location: FF_X37_Y16_N19
\inst7|Count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[8]~24_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(8));

-- Location: LCCOMB_X37_Y16_N20
\inst7|Count[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[9]~26_combout\ = (\inst7|Count\(9) & (\inst7|Count[8]~25\ $ (GND))) # (!\inst7|Count\(9) & (!\inst7|Count[8]~25\ & VCC))
-- \inst7|Count[9]~27\ = CARRY((\inst7|Count\(9) & !\inst7|Count[8]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|Count\(9),
	datad => VCC,
	cin => \inst7|Count[8]~25\,
	combout => \inst7|Count[9]~26_combout\,
	cout => \inst7|Count[9]~27\);

-- Location: FF_X37_Y16_N21
\inst7|Count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[9]~26_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(9));

-- Location: LCCOMB_X37_Y16_N22
\inst7|Count[10]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[10]~28_combout\ = \inst7|Count\(10) $ (\inst7|Count[9]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(10),
	cin => \inst7|Count[9]~27\,
	combout => \inst7|Count[10]~28_combout\);

-- Location: FF_X37_Y16_N23
\inst7|Count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[10]~28_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(10));

-- Location: FF_X35_Y16_N23
\inst7|Pwm_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[9]~29_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(9));

-- Location: FF_X37_Y16_N17
\inst7|Count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[7]~22_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(7));

-- Location: FF_X37_Y16_N13
\inst7|Count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[5]~18_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(5));

-- Location: FF_X37_Y16_N11
\inst7|Count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[4]~16_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(4));

-- Location: FF_X35_Y16_N9
\inst7|Pwm_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[2]~15_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(2));

-- Location: FF_X35_Y16_N7
\inst7|Pwm_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	d => \inst7|Pwm_in_reg[1]~13_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Pwm_in_reg\(1));

-- Location: LCCOMB_X37_Y16_N0
\inst7|Count[0]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Count[0]~30_combout\ = !\inst7|Count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|Count\(0),
	combout => \inst7|Count[0]~30_combout\);

-- Location: FF_X37_Y16_N1
\inst7|Count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|Count[0]~30_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|Count\(0));

-- Location: LCCOMB_X36_Y16_N8
\inst7|LessThan1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~1_cout\ = CARRY((!\inst7|Pwm_in_reg\(0) & \inst7|Count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Pwm_in_reg\(0),
	datab => \inst7|Count\(0),
	datad => VCC,
	cout => \inst7|LessThan1~1_cout\);

-- Location: LCCOMB_X36_Y16_N10
\inst7|LessThan1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~3_cout\ = CARRY((\inst7|Count\(1) & (\inst7|Pwm_in_reg\(1) & !\inst7|LessThan1~1_cout\)) # (!\inst7|Count\(1) & ((\inst7|Pwm_in_reg\(1)) # (!\inst7|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(1),
	datab => \inst7|Pwm_in_reg\(1),
	datad => VCC,
	cin => \inst7|LessThan1~1_cout\,
	cout => \inst7|LessThan1~3_cout\);

-- Location: LCCOMB_X36_Y16_N12
\inst7|LessThan1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~5_cout\ = CARRY((\inst7|Count\(2) & ((!\inst7|LessThan1~3_cout\) # (!\inst7|Pwm_in_reg\(2)))) # (!\inst7|Count\(2) & (!\inst7|Pwm_in_reg\(2) & !\inst7|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(2),
	datab => \inst7|Pwm_in_reg\(2),
	datad => VCC,
	cin => \inst7|LessThan1~3_cout\,
	cout => \inst7|LessThan1~5_cout\);

-- Location: LCCOMB_X36_Y16_N14
\inst7|LessThan1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~7_cout\ = CARRY((\inst7|Pwm_in_reg\(3) & ((!\inst7|LessThan1~5_cout\) # (!\inst7|Count\(3)))) # (!\inst7|Pwm_in_reg\(3) & (!\inst7|Count\(3) & !\inst7|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Pwm_in_reg\(3),
	datab => \inst7|Count\(3),
	datad => VCC,
	cin => \inst7|LessThan1~5_cout\,
	cout => \inst7|LessThan1~7_cout\);

-- Location: LCCOMB_X36_Y16_N16
\inst7|LessThan1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~9_cout\ = CARRY((\inst7|Pwm_in_reg\(4) & (\inst7|Count\(4) & !\inst7|LessThan1~7_cout\)) # (!\inst7|Pwm_in_reg\(4) & ((\inst7|Count\(4)) # (!\inst7|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Pwm_in_reg\(4),
	datab => \inst7|Count\(4),
	datad => VCC,
	cin => \inst7|LessThan1~7_cout\,
	cout => \inst7|LessThan1~9_cout\);

-- Location: LCCOMB_X36_Y16_N18
\inst7|LessThan1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~11_cout\ = CARRY((\inst7|Pwm_in_reg\(5) & ((!\inst7|LessThan1~9_cout\) # (!\inst7|Count\(5)))) # (!\inst7|Pwm_in_reg\(5) & (!\inst7|Count\(5) & !\inst7|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Pwm_in_reg\(5),
	datab => \inst7|Count\(5),
	datad => VCC,
	cin => \inst7|LessThan1~9_cout\,
	cout => \inst7|LessThan1~11_cout\);

-- Location: LCCOMB_X36_Y16_N20
\inst7|LessThan1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~13_cout\ = CARRY((\inst7|Pwm_in_reg\(6) & (\inst7|Count\(6) & !\inst7|LessThan1~11_cout\)) # (!\inst7|Pwm_in_reg\(6) & ((\inst7|Count\(6)) # (!\inst7|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Pwm_in_reg\(6),
	datab => \inst7|Count\(6),
	datad => VCC,
	cin => \inst7|LessThan1~11_cout\,
	cout => \inst7|LessThan1~13_cout\);

-- Location: LCCOMB_X36_Y16_N22
\inst7|LessThan1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~15_cout\ = CARRY((\inst7|Pwm_in_reg\(7) & ((!\inst7|LessThan1~13_cout\) # (!\inst7|Count\(7)))) # (!\inst7|Pwm_in_reg\(7) & (!\inst7|Count\(7) & !\inst7|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Pwm_in_reg\(7),
	datab => \inst7|Count\(7),
	datad => VCC,
	cin => \inst7|LessThan1~13_cout\,
	cout => \inst7|LessThan1~15_cout\);

-- Location: LCCOMB_X36_Y16_N24
\inst7|LessThan1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~17_cout\ = CARRY((\inst7|Pwm_in_reg\(8) & (\inst7|Count\(8) & !\inst7|LessThan1~15_cout\)) # (!\inst7|Pwm_in_reg\(8) & ((\inst7|Count\(8)) # (!\inst7|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Pwm_in_reg\(8),
	datab => \inst7|Count\(8),
	datad => VCC,
	cin => \inst7|LessThan1~15_cout\,
	cout => \inst7|LessThan1~17_cout\);

-- Location: LCCOMB_X36_Y16_N26
\inst7|LessThan1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~19_cout\ = CARRY((\inst7|Count\(9) & (\inst7|Pwm_in_reg\(9) & !\inst7|LessThan1~17_cout\)) # (!\inst7|Count\(9) & ((\inst7|Pwm_in_reg\(9)) # (!\inst7|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(9),
	datab => \inst7|Pwm_in_reg\(9),
	datad => VCC,
	cin => \inst7|LessThan1~17_cout\,
	cout => \inst7|LessThan1~19_cout\);

-- Location: LCCOMB_X36_Y16_N28
\inst7|LessThan1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan1~20_combout\ = (\inst7|Pwm_in_reg\(10) & (!\inst7|LessThan1~19_cout\ & \inst7|Count\(10))) # (!\inst7|Pwm_in_reg\(10) & ((\inst7|Count\(10)) # (!\inst7|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|Pwm_in_reg\(10),
	datad => \inst7|Count\(10),
	cin => \inst7|LessThan1~19_cout\,
	combout => \inst7|LessThan1~20_combout\);

-- Location: LCCOMB_X36_Y16_N0
\inst7|PWM~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|PWM~0_combout\ = (\inst7|LessThan1~20_combout\ & ((\inst2|pio_i_max|data_out\(15)) # (!\inst7|LessThan0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(15),
	datac => \inst7|LessThan0~28_combout\,
	datad => \inst7|LessThan1~20_combout\,
	combout => \inst7|PWM~0_combout\);

-- Location: FF_X36_Y16_N1
\inst7|PWM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|PWM~0_combout\,
	clrn => \inst3|n_RESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|PWM~q\);

-- Location: LCCOMB_X37_Y16_N24
\inst7|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Equal0~1_combout\ = (\inst7|Count\(4) & (\inst7|Count\(6) & (!\inst7|Count\(3) & !\inst7|Count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(4),
	datab => \inst7|Count\(6),
	datac => \inst7|Count\(3),
	datad => \inst7|Count\(5),
	combout => \inst7|Equal0~1_combout\);

-- Location: LCCOMB_X37_Y16_N26
\inst7|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Equal0~2_combout\ = (\inst7|Count\(9) & (\inst7|Count\(7) & \inst7|Count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|Count\(9),
	datac => \inst7|Count\(7),
	datad => \inst7|Count\(8),
	combout => \inst7|Equal0~2_combout\);

-- Location: LCCOMB_X37_Y16_N2
\inst7|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|Equal0~0_combout\ = (!\inst7|Count\(2) & (!\inst7|Count\(1) & (\inst7|Count\(10) & !\inst7|Count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|Count\(2),
	datab => \inst7|Count\(1),
	datac => \inst7|Count\(10),
	datad => \inst7|Count\(0),
	combout => \inst7|Equal0~0_combout\);

-- Location: LCCOMB_X37_Y16_N28
\rtl~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = LCELL((\inst7|Equal0~1_combout\ & (\inst7|Equal0~2_combout\ & \inst7|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|Equal0~1_combout\,
	datac => \inst7|Equal0~2_combout\,
	datad => \inst7|Equal0~0_combout\,
	combout => \rtl~0_combout\);

-- Location: CLKCTRL_G6
\rtl~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rtl~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rtl~0clkctrl_outclk\);

-- Location: FF_X32_Y26_N17
\inst7|DIR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0clkctrl_outclk\,
	asdata => \inst2|pio_pwm_in|data_out\(15),
	sload => VCC,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|DIR~q\);

-- Location: LCCOMB_X36_Y16_N2
\inst7|LessThan0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst7|LessThan0~30_combout\ = (!\inst2|pio_i_max|data_out\(15) & \inst7|LessThan0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_i_max|data_out\(15),
	datac => \inst7|LessThan0~28_combout\,
	combout => \inst7|LessThan0~30_combout\);

-- Location: FF_X36_Y16_N3
\inst7|OFF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \inst7|LessThan0~30_combout\,
	ena => \inst3|n_RESET~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|OFF~q\);

-- Location: LCCOMB_X29_Y14_N10
\inst2|pio_lcd_control|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_lcd_control|data_out[1]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|pio_lcd_control|data_out[1]~feeder_combout\);

-- Location: FF_X29_Y14_N11
\inst2|pio_lcd_control|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_lcd_control|data_out[1]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_lcd_control|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control|data_out\(1));

-- Location: FF_X29_Y14_N13
\inst2|pio_lcd_control|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \inst2|nios2_qsys_0|M_st_data\(0),
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst2|pio_lcd_control|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_lcd_control|data_out\(0));

-- Location: LCCOMB_X37_Y17_N24
\inst2|pio_led2_led1|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_led2_led1|data_out[1]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|pio_led2_led1|data_out[1]~feeder_combout\);

-- Location: FF_X37_Y17_N25
\inst2|pio_led2_led1|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_led2_led1|data_out[1]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_led2_led1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_led2_led1|data_out\(1));

-- Location: LCCOMB_X37_Y20_N16
\inst2|pio_a1_a0|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0|data_out[1]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(1),
	combout => \inst2|pio_a1_a0|data_out[1]~feeder_combout\);

-- Location: LCCOMB_X37_Y19_N24
\inst2|pio_a1_a0|always0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0|always0~2_combout\ = (!\inst2|pio_a1_a0_s1_translator|wait_latency_counter\(1) & (\inst2|pio_a1_a0|always0~3_combout\ & (\inst2|pio_res_nwr|always0~1_combout\ & !\inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(1),
	datab => \inst2|pio_a1_a0|always0~3_combout\,
	datac => \inst2|pio_res_nwr|always0~1_combout\,
	datad => \inst2|pio_a1_a0_s1_translator|wait_latency_counter\(0),
	combout => \inst2|pio_a1_a0|always0~2_combout\);

-- Location: FF_X37_Y20_N17
\inst2|pio_a1_a0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0|data_out[1]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_a1_a0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0|data_out\(1));

-- Location: LCCOMB_X37_Y20_N10
\inst2|pio_a1_a0|data_out[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \inst2|pio_a1_a0|data_out[0]~feeder_combout\ = \inst2|nios2_qsys_0|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|nios2_qsys_0|M_st_data\(0),
	combout => \inst2|pio_a1_a0|data_out[0]~feeder_combout\);

-- Location: FF_X37_Y20_N11
\inst2|pio_a1_a0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst2|pio_a1_a0|data_out[0]~feeder_combout\,
	clrn => \inst2|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst2|pio_a1_a0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|pio_a1_a0|data_out\(0));

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: LCCOMB_X27_Y4_N0
\auto_hub|~GND\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X19_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X16_Y21_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


