0 == _r_ in {w_base_addr_wire - M_AXI_AWADDR_wire + 36
0 != _r_ in {ADDR_LSB, ARESETN, C_LOG_BUS_SIZE_BYTE, C_M_AXI_ADDR_WIDTH, C_M_AXI_ARUSER_WIDTH, C_M_AXI_AWUSER_WIDTH, C_M_AXI_BURST_LEN, C_M_AXI_BUSER_WIDTH, C_M_AXI_DATA_WIDTH, C_M_AXI_ID_WIDTH, C_M_AXI_RUSER_WIDTH, C_M_AXI_WUSER_WIDTH, C_S_CTRL_AXI, C_S_CTRL_AXI_ADDR_WIDTH, LOG_MAX_OUTS_TRAN, MAX_OUTS_TRANS, M_AXI_ARBURST_wire, M_AXI_ARCACHE_wire, M_AXI_ARLEN_wire, M_AXI_ARREADY, M_AXI_ARSIZE_wire, M_AXI_AWBURST_wire, M_AXI_AWCACHE_wire, M_AXI_AWLEN_wire, M_AXI_AWREADY, M_AXI_AWSIZE_wire, M_AXI_BREADY, M_AXI_BREADY_wire, M_AXI_RREADY, M_AXI_RREADY_wire, M_AXI_WDATA_wire, M_AXI_WREADY, M_AXI_WREADY_wire, M_AXI_WSTRB_wire, M_AXI_WVALID_wire, OPT_MEM_ADDR_BITS, S_AXI_CTRL_BREADY, S_AXI_CTRL_RREADY, S_AXI_CTRL_WSTRB, W_B_TO_SERVE, W_DATA_TO_SERVE, aw_en, byte_index, data_val_wire, internal_data, r_burst_len_wire, r_displ_wire, r_max_outs_wire, r_num_trans_wire, r_phase_wire, reg06_r_config, w_burst_len_wire, w_displ_wire, w_max_outs_wire, w_num_trans_wire, w_phase_wire, w_start_wire
