Here is a Verilog code for a 4-bit priority encoder:

```
module top_module (
    input [3:0] in,
    output reg [1:0] pos  );

    // Insert your code here

    always @(pos or in) begin
        if (pos[1]) begin
            pos <= 4'b0011;
        end else if (pos[0]) begin
            pos <= 4'b0100;
        end else if (in[3]) begin
            pos <= 4'b1000;
        end else if (in[2]) begin
            pos <= 4'b1001;
        end else if (in[1]) begin
            pos <= 4'b1010;
        end else if (in[0]) begin
            pos <= 4'b1011;
        end
    end

endmodule
```

This code uses a combinational circuit to generate the output value, which is a 2-bit number that indicates which of the input bits is high. The output value is zero if none of the input bits are high.