#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 13 11:32:36 2023
# Process ID: 16176
# Current directory: C:/2023Sam/Vivado2022/Codes/FSM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11512 C:\2023Sam\Vivado2022\Codes\FSM\FSM.xpr
# Log file: C:/2023Sam/Vivado2022/Codes/FSM/vivado.log
# Journal file: C:/2023Sam/Vivado2022/Codes/FSM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2023Sam/Vivado2022/Codes/FSM/FSM.xpr
INFO: [Project 1-313] Project file moved from 'C:/_SamData/Vivado2022/Codes/FSM' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Nexys4DDR_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 889.152 ; gain = 188.059
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Nexys4DDR_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Nexys4DDR_Master.xdc
add_files -fileset constrs_1 -norecurse C:/2023Sam/Vivado2022/Nexys4DDR_Master.xdc
import_files -fileset constrs_1 C:/2023Sam/Vivado2022/Nexys4DDR_Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 13 11:35:26 2023] Launched synth_1...
Run output will be captured here: C:/2023Sam/Vivado2022/Codes/FSM/FSM.runs/synth_1/runme.log
[Mon Nov 13 11:35:26 2023] Launched impl_1...
Run output will be captured here: C:/2023Sam/Vivado2022/Codes/FSM/FSM.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8AF23A
set_property PROGRAM.FILE {C:/2023Sam/Vivado2022/Codes/FSM/FSM.runs/impl_1/DetectSequence_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/2023Sam/Vivado2022/Codes/FSM/FSM.runs/impl_1/DetectSequence_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 11:44:59 2023...
