$date
	Sun Oct  2 15:53:47 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testadd $end
$var wire 32 ! result [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$scope module myALU $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 32 & result [31:0] $end
$var wire 33 ' sum [32:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1000000
b1 !
b1 &
b1 #
b1 %
b1 '
#2000000
b10 !
b10 &
b1 "
b1 $
b10 '
#3000000
b1001000000001000000100000 !
b1001000000001000000100000 &
b100000001000000010000 #
b100000001000000010000 %
b1000100000000000000010000 "
b1000100000000000000010000 $
b1001000000001000000100000 '
#4000000
b10001000100010001000100010010 !
b10001000100010001000100010010 &
b1 #
b1 %
b10001000100010001000100010001 "
b10001000100010001000100010001 $
b10001000100010001000100010010 '
#5000000
b10010001100101101110101101001100 !
b10010001100101101110101101001100 &
b10010000100110010111001101110010 #
b10010000100110010111001101110010 %
b10010010100101000110001100100111 "
b10010010100101000110001100100111 $
b100100011001011011101011010011001 '
#6000000
