// Seed: 2223656829
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    output id_7,
    output id_8,
    input logic id_9,
    input id_10,
    input id_11
    , id_14,
    input id_12,
    input id_13
);
  logic id_15;
  assign id_3 = 1 ? id_6 - id_11 : id_12;
  always @(posedge 1'b0 or negedge 1'b0) begin
    #1;
  end
endmodule
