
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 474.789 ; gain = 183.297
Command: read_checkpoint -auto_incremental -incremental C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/complex_logic_module/complex_logic_module.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/complex_logic_module/complex_logic_module.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 732
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 930.797 ; gain = 441.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/complex_logic_module/complex_logic_module.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/complex_logic_module/complex_logic_module.srcs/sources_1/new/top.v:41]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/complex_logic_module/complex_logic_module.srcs/sources_1/new/top.v:41]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/complex_logic_module/complex_logic_module.srcs/sources_1/new/top.v:45]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/complex_logic_module/complex_logic_module.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3330] design top has an empty top module
WARNING: [Synth 8-3917] design top has port z driven by constant 0
WARNING: [Synth 8-7129] Port x[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1035.492 ; gain = 545.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.492 ; gain = 545.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.492 ; gain = 545.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1035.492 ; gain = 545.871
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design top has an empty top module
WARNING: [Synth 8-3917] design top has port z driven by constant 0
WARNING: [Synth 8-7129] Port x[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1204.637 ; gain = 715.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1204.637 ; gain = 715.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1204.637 ; gain = 715.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

System nie mo¾e odnale«† okre˜lonej ˜cie¾ki.
Synth Design complete | Checksum: bdba90b1
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1311.305 ; gain = 828.309
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1311.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/complex_logic_module/complex_logic_module.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 12:51:12 2024...
