// Seed: 1298547998
module module_0 (
    input tri0 id_0,
    input supply0 id_1
);
  assign id_3 = id_0;
endmodule
module module_1 (
    input logic id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    output wand id_8,
    output uwire id_9,
    input supply1 id_10,
    output wand id_11,
    input wor id_12,
    output supply0 id_13,
    output uwire id_14,
    output logic id_15,
    input tri0 id_16,
    output wand id_17,
    output uwire id_18
);
  always_comb @(posedge {1{1'b0}}) id_15 <= id_0;
  module_0(
      id_2, id_10
  );
endmodule
