---
layout : single
title: "[Verilog] Full Adder Design"
categories: 
  - Verilog HDL (Vivado)
toc: true
toc_sticky: true
use_math: true
---

전가산기(Full Adder) 설계   

## 0. About Full Adder   

&nbsp;

<div align="center">
  <img src="/assets/images/verilog/4.png" width="60%" height="60%" alt=""/>
  <p><em></em></p>
</div>

&nbsp;

- **Full Adder**   
  - 자리올림 수 Carry in($$C_{in}$$)와 1bit 이진수 2개, 총 3개의 이진수를 더하여 Sum과 자리올림 수 Carry out($$C_{out}$$)을 구하는 회로    
  - 2개의 Half Adder와 1개의 OR Gate로 구성됨    
  - **논리식**   
    - **Sum** = A⊕B⊕$$C_{in}$$ (XOR Gate 2개)   
    - $$C_{out}$$ = AB + $$C_{in}$$ (A⊕B)    

&nbsp;

## 1. Design Source   

```verilog
module FullAdder(

    input A,
    input B,
    input Cin,
    output S,
    output Cout
    );

    wire HA0_S, HA0_C;
    wire HA1_S, HA1_C;

    // Output sum from the first half adder
    assign S = HA0_S;   
    // Carry out is the OR of the carry outputs from both half adders
    assign Cout = HA0_C | HA1_C;    

    // First Half Adder
    HalfAdder HA0 (
        .A(A),
        .B(B),
        .S(HA0_S),
        .C(HA0_C)
    );
    // Second Half Adder
    HalfAdder HA1 (
        .A(HA0_S),
        .B(Cin),
        .S(HA1_S),
        .C(HA1_C)
    );

endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/verilog/6.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;

## 2. Testbench

```verilog
module tb_FullAdder();

    reg A;
    reg B;
    reg Cin;
    wire S;
    wire Cout; 

    FullAdder test_FA(
        .A(A),
        .B(B),
        .Cin(Cin),
        .S(S),
        .Cout(Cout)
    );

    initial begin
        #00 Cin = 0; A = 0; B = 0; // Test case 1: 0 + 0 + 0    
        #10 Cin = 0; A = 0; B = 1; // Test case 2: 0 + 1 + 0
        #10 Cin = 0; A = 1; B = 0; // Test case 3: 1 + 0 + 0
        #10 Cin = 0; A = 1; B = 1; // Test case 4: 1 + 1 + 0
        #10 Cin = 1; A = 0; B = 0; // Test case 5: 0 + 0 + 1
        #10 Cin = 1; A = 0; B = 1; // Test case 6: 0 + 1 + 1
        #10 Cin = 1; A = 1; B = 0; // Test case 7: 1 + 0 + 1
        #10 Cin = 1; A = 1; B = 1; // Test case 8: 1 + 1 + 1
        #10 $finish; // End simulation
    end

endmodule
```

<div align="left">
    <strong>Simulation</strong>
  <img src="/assets/images/verilog/7.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;