{"basics":{"name":"Younghun Kim","label":"Memory-Centric Architectures for Accelerator-Rich Systems","image":"","email":"younghun0613@yonsei.ac.kr","phone":"","url":"https://younghun-kim-dev.github.io","summary":"I work on memory-centric architectures for accelerator-rich RISC-V systems, focusing on data movement, memory hierarchies, and shared-resource contention. My independent Chipyard projects and startup work at Berify combine cycle-accurate measurement with hardware–software co-design for secure, predictable accelerators.","location":{"address":"Seoul, South Korea","postalCode":"","city":"Seoul","countryCode":"KR","region":"Seoul"},"profiles":[{"network":"GitHub","username":"younghun-kim-dev","url":"https://github.com/younghun-kim-dev"},{"network":"Website","username":"younghun-kim-dev.github.io","url":"https://younghun-kim-dev.github.io"}]},"work":[{"name":"Berify, Inc. (Bitcoin hardware wallet startup; incorporated Nov. 2024)","location":"Yongin, Korea","position":"Co-Founder & Systems Architect","url":"","startDate":"2024-05-01","summary":"Co-founded a Bitcoin hardware-wallet startup and lead systems and platform architecture.","highlights":["Developed and implemented secure device software with localization (i18n) stack and custom key/entropy utilities; reproduced and resolved translation regressions to enhance stability.","Systematized an air-gapped release and installation workflow with offline SHA-256/GPG verification and USB-OTG/UART flashing checklists, ensuring reproducible, audit-ready environments.","Architected a hardened entropy pipeline, transitioning from software multi-source and SoC HWRNG to an external TRNG; achieved ≈140× throughput (≈350 kbit/s) and verified via automated NIST SP 800-90B/Dieharder testing.","Designed a bit-for-bit reproducible OS build and release system (Buildroot external in Docker) with CI automation for image builds and SHA-256 hash verification; established an emulator-first integration workflow.","Engineered a battery-backed power subsystem (TP4056 charger, UPS HAT) with integrated digital power control."]},{"name":"Environmental Hydrodynamics Lab, Yonsei University","location":"Seoul, Korea","position":"Full-time Researcher (Advisor: Prof. Sung-Uk Choi)","url":"","startDate":"2024-02-01","endDate":"2024-03-01","summary":"Short-term full-time research position in environmental hydrodynamics and river discharge estimation.","highlights":["Developed a MATLAB pipeline for surface-velocity-only discharge estimation using the Maximum Entropy Method (MEM), including numerical parameter estimation.","Reproduced the Shimada Bridge STIV+MEM case end-to-end and validated the pipeline against published results.","Applied the pipeline to KICT Andong field data (ADV/LSPIV + cross-section), estimating discharge against ADCP ground truth (best MAPE 9.1%, average 21.9%).","Computed and validated lateral velocity distributions on a Han River cross-section using a depth-integrated, RANS-based Lateral Distribution Method (finite-difference matrix formulation)."]},{"name":"Advanced Infrastructure Management Group, Yonsei University","location":"Seoul, Korea","position":"Undergraduate Intern (Advisor: Prof. Hyoungkwan Kim)","url":"","startDate":"2023-02-01","endDate":"2023-07-01","summary":"Undergraduate intern working on computer-vision and automation for construction and infrastructure.","highlights":["Labeled 190 scaffolding safety-net images (LabelImg); led discussion on speed-accuracy tradeoffs, mixed-quality train/test splits, and model-assisted pre-labeling (human-in-the-loop).","Synthesized insights from 8 papers on 3D-to-2D projection and 3D point cloud–2D image fusion into experiment-ready method briefs; reviewed YOLO-based CNNs and simulation-driven robotic construction automation.","Delivered paper reviews summarizing methods, datasets, and metrics; presented four research briefings synthesizing findings and recommendations."]},{"name":"Department of Civil & Environmental Engineering, Yonsei University","location":"Seoul, Korea","position":"Undergraduate Researcher","url":"","startDate":"2023-03-01","endDate":"2023-08-01","summary":"Undergraduate research on structural optimization and numerical methods in civil engineering.","highlights":["High-Rise Piled Raft Foundation Optimization: Optimized foundation design for a 50-story tower (56→20 piles), achieving ~67% reduction in concrete volume; presented findings at the 8th Mooyoung CM National Undergraduate Competition.","Structural Vibration & Earthquake Engineering: Implemented MATLAB time-integration solvers and benchmarked stability, accuracy, and runtime trade-offs."]}],"volunteer":[{"organization":"Association for Computing Machinery (ACM)","location":"","position":"Member","url":"","startDate":"2025-09-01","summary":"Professional society membership in ACM.","highlights":[]},{"organization":"Yongsan-gu District Office, Seoul, Korea","location":"Seoul, Korea","position":"Social Service Agent (Alternative Military Service)","url":"","startDate":"2024-06-01","summary":"Alternative military service providing administrative and civil defense support.","highlights":["Provide administrative support across multiple departments as an alternative military service worker.","Assisted the Gender Equality Team (Family Policy Division) in planning and executing Gender Equality Week and other public outreach events.","Supported the Civil Administration/Defense Team during Ulchi exercises and civil defense trainings; recognized with special leave for outstanding contribution.","Served as team leader during basic training at the Social Service Training Center and received a Certificate of Commendation (Jul. 2024)."]},{"organization":"Yonsei Red Cross","location":"Seoul, Korea","position":"Volunteer Math Tutor","url":"","startDate":"2021-03-01","endDate":"2022-12-01","summary":"Volunteer math tutor for a local children’s center.","highlights":["Taught weekly two-hour math sessions to 2–3 students at a Seongsan Church–affiliated local children’s center.","Improved students’ homework completion, test readiness, and academic performance, including an increase of ≈20 points on a 100-point exam after two semesters."]},{"organization":"Yonsei University Middle-School Mentoring Camp","location":"Seoul, Korea","position":"Team Lead & Mentor","url":"","startDate":"2019-09-01","endDate":"2019-11-01","summary":"Team lead and mentor for a middle-school mentoring camp.","highlights":["Led a 10-mentor team, coordinating a 2-month cycle including scheduling, content design, and activity planning.","Conducted an 8-hour mentoring camp focusing on career-exploration sessions and campus engagement."]}],"education":[{"institution":"Yonsei University","location":"Seoul, Korea","url":"https://www.yonsei.ac.kr/","area":"Civil & Environmental Engineering","studyType":"B.S.","startDate":"2019-03-01","endDate":"2024-02-29","score":"CGPA 4.23/4.30; Major GPA 4.28/4.30; Rank 1/46; Summa Cum Laude (Highest Honors, Top 1% in College of Engineering)","courses":[]}],"awards":[{"title":"Commendation for Academic Excellence","date":"2024-02-01","awarder":"Korean Society of Civil Engineers (KSCE)","url":"","summary":"Commendation recognizing outstanding academic performance in civil engineering."},{"title":"Jinri Merit-based Scholarship","date":"2023-12-01","awarder":"Yonsei College of Engineering","url":"","summary":"Merit-based scholarship awarded for six semesters (2020–2023)."},{"title":"Highest Honors (Top 1%), Yonsei College of Engineering","date":"2023-12-01","awarder":"Yonsei College of Engineering","url":"","summary":"Highest Honors (Top 1%) for five semesters between 2019 and 2023."},{"title":"High Honors (Top 3%), Yonsei College of Engineering","date":"2023-08-01","awarder":"Yonsei College of Engineering","url":"","summary":"High Honors (Top 3%) for academic achievement."},{"title":"Honorable Mention, Mooyoung National Undergraduate Construction Management Competition","date":"2023-08-01","awarder":"Mooyoung CM National Undergraduate Competition","url":"","summary":"Honorable Mention for work on high-rise piled raft foundation optimization."},{"title":"Honors (Top 10%), Yonsei College of Engineering","date":"2020-08-01","awarder":"Yonsei College of Engineering","url":"","summary":"Honors (Top 10%) recognition in the College of Engineering."}],"certificates":[{"name":"Managing Specialized and Heterogeneous Architectures Workshop","date":"2025-11-01","issuer":"UC Berkeley","url":"","icon":""},{"name":"MICRO 2025 Workshops & Tutorials","date":"2025-10-01","issuer":"MICRO 2025","url":"","icon":""},{"name":"Computer System Design: Advanced Concepts of Modern Microprocessors","date":"2025-10-01","issuer":"Chalmers University of Technology (edX)","url":"","icon":""},{"name":"Algorithmic Foundations for Emerging Computing Technologies Boot Camp","date":"2025-09-01","issuer":"UC Berkeley","url":"","icon":""},{"name":"Computer Architecture","date":"2025-09-01","issuer":"Princeton University (Coursera)","url":"","icon":""},{"name":"Hardware Description Languages for FPGA Design","date":"2025-09-01","issuer":"University of Colorado Boulder (Coursera)","url":"","icon":""}],"publications":[],"skills":[{"name":"Programming & Systems","level":"","icon":"","keywords":["Python","C/C++","MATLAB","Linux","Docker","Git/CI/CD"]},{"name":"RISC-V & Accelerator Stacks","level":"","icon":"","keywords":["Chipyard","RoCC","Gemmini","FireSim","LiteX/VexRiscv","Vortex","FPGA (Xilinx)"]},{"name":"RTL/EDA & HW–SW Co-Design","level":"","icon":"","keywords":["Verilog/SystemVerilog","Scala/Chisel","Vivado","Verilator","Yosys","LLVM/Clang"]},{"name":"Embedded & Security Systems","level":"","icon":"","keywords":["Buildroot","OpenSSL","libsodium","AES","SHA-2/3","GPG","TRNG/HWRNG","NIST SP 800-90B","Dieharder"]}],"languages":[],"interests":[{"name":"Memory-Centric Architectures for Accelerator-Rich Systems","icon":"","keywords":["Data movement","Memory hierarchy","Cache coherence","Hardware–software co-design","Heterogeneous SoCs"]}],"references":[],"projects":[{"name":"Heterogeneous SoC Memory Contention: Diagnosis & Mitigation","summary":"Independent Chipyard project on how shared-memory contention shapes accelerator behavior when workloads co-run on a heterogeneous RISC-V SoC (BOOM, Rocket, Gemmini).","highlights":["Established co-run profiling for a heterogeneous SoC (BOOM, Rocket, Gemmini) with a configurable contention stress generator and cycle-accurate per-tile/per-kernel logging for reproducible interference.","Diagnosed accelerator slowdowns during co-execution—DRAM bandwidth saturation and L2 bank contention—via sensitivity sweeps across dataflow policies, cache/memory configurations, and contention levels.","Tuned memory-controller parameters (HW) and introduced phase-aware scheduling (SW), boosting system throughput up to 2.7× and improving execution predictability."],"startDate":"2025-08-01","endDate":"2025-10-01","url":"https://github.com/younghun-kim-dev/chipyard/tree/chipyard_hetero"},{"name":"Gemmini Offload Thresholds and Memory-Centric Pipeline Co-Design","summary":"Independent Gemmini project testing whether matrix GEMM workloads share the memory-path limits seen in the SHA-3 accelerator project and when offloading to Gemmini is beneficial.","highlights":["Constructed a WS/OS benchmarking framework, sweeping matrix dimensions to compare CPU vs Gemmini (WS/OS); derived the offload threshold K* via an automated pipeline.","Identified two size-dependent bottlenecks: fixed data-movement and launch overheads underutilized the accelerator at small sizes; bandwidth and tiling limits eroded efficiency at large sizes.","Optimized the memory pipeline—SPM/ACC re-banked/resized, system bus beat-width widening, DMA bus-width alignment, WS/OS auto-selection—lowering K* and improving reuse/throughput (+58% at M = N = K = 1024).","Validated analyses and optimizations on FireSim (AWS F1), an FPGA-based HW-accelerated simulation platform."],"startDate":"2025-06-01","endDate":"2025-08-01","url":"https://github.com/younghun-kim-dev/chipyard/tree/chipyard_gemmini"},{"name":"SHA3 Accelerator Performance Stabilization in Chipyard","summary":"Independent Chipyard project analyzing when SHA-3 accelerator speedups persist as message sizes scale and how L2-cache structure affects those speedups.","highlights":["Integrated a SHA3 RoCC accelerator with a Rocket core in Chipyard and implemented an automated benchmarking pipeline across 136 B–544 KB inputs.","Identified single-bank L2 contention using cycle-accurate profiling in Verilator; accelerator speedup over the software-only baseline fell from 206× to 120× as input size increased.","Redesigned the inclusive L2 into a multi-bank structure, expanding capacity and sub-banking concurrency; achieved ≈34% throughput gain at large inputs and stabilized efficiency across scales."],"startDate":"2025-04-01","endDate":"2025-06-01","url":"https://github.com/younghun-kim-dev/chipyard/tree/chipyard_sha3"},{"name":"Hardware-Accelerated AES on an FPGA-Based RISC-V SoC","summary":"Hardware–software co-design project implementing AES as a custom instruction on a LiteX/VexRiscv-based SoC and integrating it with OpenSSL.","highlights":["Engineered a custom AES instruction in VexRiscv and enabled OpenSSL via a Buildroot patch, establishing a Linux-on-FPGA environment for hardware–software co-design.","Analyzed cache behavior across message sizes and applied cache-line alignment to utilize the hardware AES data-path.","Achieved ≈4× throughput over software-only OpenSSL, confirming that data layout and memory behavior are first-class design levers."],"startDate":"2025-03-01","endDate":"2025-04-01","url":""}]}