{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "8f5ee6d9",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "from tensorflow.keras.layers import Input, MaxPooling2D, Flatten\n",
    "from tensorflow.keras.models import Model\n",
    "from tensorflow.keras.regularizers import l1\n",
    "from tensorflow.keras.layers import Activation\n",
    "import time\n",
    "import os\n",
    "os.environ['XILINX_VITIS'] = '/tools/Xilinx/Vitis/2024.2'\n",
    "os.environ['PATH'] = '/tools/Xilinx/Vivado/2020.1/bin:' + os.environ['PATH']\n",
    "os.environ['PATH'] = '/tools/Xilinx/Vitis_HLS/2024.2/bin:' + os.environ['PATH']\n",
    "from utils.model_utils import save_model\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "d5f706cb",
   "metadata": {},
   "outputs": [],
   "source": [
    "import tensorflow as tf\n",
    "from tensorflow.keras.utils import to_categorical\n",
    "\n",
    "# Load MNIST dataset\n",
    "(x_train, y_train), (x_test, y_test) = tf.keras.datasets.mnist.load_data()\n",
    "\n",
    "# Normalize the pixel values to [0, 1]\n",
    "x_train = x_train.astype(\"float32\") / 255.0\n",
    "x_test  = x_test.astype(\"float32\") / 255.0\n",
    "\n",
    "# Reshape to add channel dimension (28x28x1)\n",
    "x_train = x_train.reshape((-1, 28, 28, 1))\n",
    "x_test  = x_test.reshape((-1, 28, 28, 1))\n",
    "\n",
    "# Convert labels to one-hot encoding\n",
    "y_train = to_categorical(y_train, 10)\n",
    "y_test  = to_categorical(y_test, 10)\n",
    "\n",
    "# Split off a validation set\n",
    "from sklearn.model_selection import train_test_split\n",
    "x_train, x_val, y_train, y_val = train_test_split(x_train, y_train, test_size=0.1, random_state=42)\n",
    "\n",
    "# Create tf.data.Dataset objects (optional but recommended for performance)\n",
    "batch_size = 1024\n",
    "\n",
    "train_data = tf.data.Dataset.from_tensor_slices((x_train, y_train)).shuffle(10000).batch(batch_size)\n",
    "val_data   = tf.data.Dataset.from_tensor_slices((x_val, y_val)).batch(batch_size)\n",
    "test_data  = tf.data.Dataset.from_tensor_slices((x_test, y_test)).batch(batch_size)\n",
    "\n",
    "# Optional: set number of epochs\n",
    "n_epochs = 10\n",
    "\n",
    "input_shape = (28, 28, 1)\n",
    "n_classes = 10"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "c04d348d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Adding convolutional block 0 with N=16 filters\n",
      "Adding convolutional block 1 with N=24 filters\n",
      "Adding dense block 0 with N=42 neurons\n"
     ]
    }
   ],
   "source": [
    "from tensorflow.keras.layers import Conv2D, Dense, BatchNormalization\n",
    "\n",
    "filters_per_conv_layer = [16, 24]\n",
    "neurons_per_dense_layer = [42]\n",
    "\n",
    "x = x_in = Input(input_shape)\n",
    "\n",
    "for i, f in enumerate(filters_per_conv_layer):\n",
    "    print(('Adding convolutional block {} with N={} filters').format(i, f))\n",
    "    x = Conv2D(\n",
    "        int(f),\n",
    "        kernel_size=(3, 3),\n",
    "        strides=(1, 1),\n",
    "        kernel_initializer='lecun_uniform',\n",
    "        kernel_regularizer=l1(0.0001),\n",
    "        use_bias=False,\n",
    "        name='conv_{}'.format(i),\n",
    "    )(x)\n",
    "    x = BatchNormalization(name='bn_conv_{}'.format(i))(x)\n",
    "    x = Activation('relu', name='conv_act_%i' % i)(x)\n",
    "    x = MaxPooling2D(pool_size=(2, 2), name='pool_{}'.format(i))(x)\n",
    "x = Flatten()(x)\n",
    "\n",
    "for i, n in enumerate(neurons_per_dense_layer):\n",
    "    print(('Adding dense block {} with N={} neurons').format(i, n))\n",
    "    x = Dense(n, kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001), name='dense_%i' % i, use_bias=False)(x)\n",
    "    x = BatchNormalization(name='bn_dense_{}'.format(i))(x)\n",
    "    x = Activation('relu', name='dense_act_%i' % i)(x)\n",
    "x = Dense(int(n_classes), name='output_dense')(x)\n",
    "x_out = Activation('softmax', name='output_softmax')(x)\n",
    "\n",
    "baseline_model = Model(inputs=[x_in], outputs=[x_out], name='keras_baseline')\n",
    "\n",
    "LOSS = tf.keras.losses.CategoricalCrossentropy()\n",
    "OPTIMIZER = tf.keras.optimizers.legacy.Adam(learning_rate=3e-3, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "\n",
    "baseline_model.compile(loss=LOSS, optimizer=OPTIMIZER, metrics=[\"accuracy\"])\n",
    "\n",
    "# Copy the model to a new variable\n",
    "cloned_model = tf.keras.models.clone_model(baseline_model)\n",
    "cloned_model = tf.keras.models.clone_model(baseline_model)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "aa2d5223",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/10\n",
      "53/53 - 1s - loss: 0.5633 - accuracy: 0.8972 - val_loss: 1.0006 - val_accuracy: 0.7878 - 1s/epoch - 28ms/step\n",
      "Epoch 2/10\n",
      "53/53 - 1s - loss: 0.2027 - accuracy: 0.9794 - val_loss: 2.6119 - val_accuracy: 0.1885 - 1s/epoch - 20ms/step\n",
      "Epoch 3/10\n",
      "53/53 - 1s - loss: 0.1491 - accuracy: 0.9864 - val_loss: 3.2581 - val_accuracy: 0.1368 - 1s/epoch - 21ms/step\n",
      "Epoch 4/10\n",
      "53/53 - 1s - loss: 0.1216 - accuracy: 0.9890 - val_loss: 2.7741 - val_accuracy: 0.2388 - 1s/epoch - 20ms/step\n",
      "Epoch 5/10\n",
      "53/53 - 1s - loss: 0.1039 - accuracy: 0.9903 - val_loss: 2.1723 - val_accuracy: 0.3450 - 1s/epoch - 21ms/step\n",
      "Epoch 6/10\n",
      "53/53 - 1s - loss: 0.0936 - accuracy: 0.9915 - val_loss: 1.4332 - val_accuracy: 0.5597 - 1s/epoch - 21ms/step\n",
      "Epoch 7/10\n",
      "53/53 - 1s - loss: 0.0876 - accuracy: 0.9910 - val_loss: 1.0268 - val_accuracy: 0.6535 - 1s/epoch - 20ms/step\n",
      "Epoch 8/10\n",
      "53/53 - 1s - loss: 0.0801 - accuracy: 0.9921 - val_loss: 0.4104 - val_accuracy: 0.8777 - 1s/epoch - 21ms/step\n",
      "Epoch 9/10\n",
      "53/53 - 1s - loss: 0.0764 - accuracy: 0.9929 - val_loss: 0.2223 - val_accuracy: 0.9445 - 1s/epoch - 20ms/step\n",
      "Epoch 10/10\n",
      "53/53 - 1s - loss: 0.0736 - accuracy: 0.9928 - val_loss: 0.1201 - val_accuracy: 0.9788 - 1s/epoch - 21ms/step\n",
      "bn_conv_0            is normal keras bn layer\n",
      "bn_conv_1            is normal keras bn layer\n",
      "bn_dense_0           is normal keras bn layer\n",
      "\n",
      "10/10 - 0s - loss: 0.1202 - accuracy: 0.9771 - 48ms/epoch - 5ms/step\n",
      "Test loss: 0.12018466740846634\n",
      "Test accuracy: 0.9771000146865845\n",
      "✅ Model saved to: models/keras_baseline.h5\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/theodoros/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/engine/training.py:3103: UserWarning: You are saving your model as an HDF5 file via `model.save()`. This file format is considered legacy. We recommend using instead the native Keras format, e.g. `model.save('my_model.keras')`.\n",
      "  saving_api.save_model(\n"
     ]
    }
   ],
   "source": [
    "from qkeras.autoqkeras import *\n",
    "from qkeras import *\n",
    "\n",
    "# Compile the cloned model\n",
    "cloned_model.compile(loss=LOSS, optimizer=OPTIMIZER, metrics=[\"accuracy\"])\n",
    "# Train the cloned model\n",
    "cloned_model.fit(train_data, epochs=n_epochs, validation_data=val_data, verbose=2)\n",
    "\n",
    "print_qmodel_summary(cloned_model)\n",
    "\n",
    "# Evaluate the cloned model\n",
    "loss, accuracy = cloned_model.evaluate(test_data, verbose=2)\n",
    "print(f\"Test loss: {loss}\")\n",
    "print(f\"Test accuracy: {accuracy}\")\n",
    "# Save the model\n",
    "model_dir = \"models\"\n",
    "model_name = \"keras_baseline\"\n",
    "model_path = os.path.join(model_dir, model_name)\n",
    "save_model(cloned_model, model_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "eb0fb744",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Serving 'models/keras_baseline.h5' at http://localhost:35959\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"600\"\n",
       "            src=\"http://localhost:35959\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "            \n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7cb4059bd2a0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from utils.netron_embed import view_model\n",
    "\n",
    "# View your model inline (any format: .onnx, .h5, .pb, etc.)\n",
    "view_model(model_path+\".h5\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "1073058e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/theodoros/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/qkeras/qtools/qgraph.py:189: Tensor.experimental_ref (from tensorflow.python.framework.tensor) is deprecated and will be removed in a future version.\n",
      "Instructions for updating:\n",
      "Use ref() instead.\n",
      "{\n",
      "    \"source_quantizers\": [\n",
      "        {\n",
      "            \"quantizer_type\": \"quantized_bits\",\n",
      "            \"bits\": 16,\n",
      "            \"int_bits\": 6,\n",
      "            \"is_signed\": true\n",
      "        }\n",
      "    ],\n",
      "    \"conv_0\": {\n",
      "        \"layer_type\": \"Conv2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"quantized_bits\",\n",
      "                \"bits\": 16,\n",
      "                \"int_bits\": 6,\n",
      "                \"is_signed\": true\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                3,\n",
      "                3,\n",
      "                1,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                26,\n",
      "                26,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 97344\n",
      "    },\n",
      "    \"bn_conv_0\": {\n",
      "        \"layer_type\": \"BatchNormalization\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"gamma_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"beta_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"mean_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"variance_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"internal_divide_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                26,\n",
      "                26,\n",
      "                16\n",
      "            ]\n",
      "        }\n",
      "    },\n",
      "    \"conv_act_0\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                26,\n",
      "                26,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 10816\n",
      "    },\n",
      "    \"pool_0\": {\n",
      "        \"layer_type\": \"MaxPooling2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                13,\n",
      "                13,\n",
      "                16\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 10816\n",
      "    },\n",
      "    \"conv_1\": {\n",
      "        \"layer_type\": \"Conv2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                3,\n",
      "                3,\n",
      "                16,\n",
      "                24\n",
      "            ]\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                11,\n",
      "                11,\n",
      "                24\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 418176\n",
      "    },\n",
      "    \"bn_conv_1\": {\n",
      "        \"layer_type\": \"BatchNormalization\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"gamma_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"beta_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"mean_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"variance_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"internal_divide_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                11,\n",
      "                11,\n",
      "                24\n",
      "            ]\n",
      "        }\n",
      "    },\n",
      "    \"conv_act_1\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                11,\n",
      "                11,\n",
      "                24\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 2904\n",
      "    },\n",
      "    \"pool_1\": {\n",
      "        \"layer_type\": \"MaxPooling2D\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                5,\n",
      "                5,\n",
      "                24\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 2904\n",
      "    },\n",
      "    \"flatten\": {\n",
      "        \"layer_type\": \"Flatten\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                600\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 600\n",
      "    },\n",
      "    \"dense_0\": {\n",
      "        \"layer_type\": \"Dense\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                600,\n",
      "                42\n",
      "            ]\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                42\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 25200\n",
      "    },\n",
      "    \"bn_dense_0\": {\n",
      "        \"layer_type\": \"BatchNormalization\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"gamma_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"beta_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"mean_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"variance_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16\n",
      "        },\n",
      "        \"internal_divide_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"internal_accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                42\n",
      "            ]\n",
      "        }\n",
      "    },\n",
      "    \"dense_act_0\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                42\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 42\n",
      "    },\n",
      "    \"output_dense\": {\n",
      "        \"layer_type\": \"Dense\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"weight_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                42,\n",
      "                10\n",
      "            ]\n",
      "        },\n",
      "        \"bias_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": 10\n",
      "        },\n",
      "        \"multiplier\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"mul\"\n",
      "        },\n",
      "        \"accumulator\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"op_type\": \"add\"\n",
      "        },\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                10\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 420\n",
      "    },\n",
      "    \"output_softmax\": {\n",
      "        \"layer_type\": \"Activation\",\n",
      "        \"input_quantizer_list\": [\n",
      "            {\n",
      "                \"quantizer_type\": \"floating_point\",\n",
      "                \"bits\": 16\n",
      "            }\n",
      "        ],\n",
      "        \"output_quantizer\": {\n",
      "            \"quantizer_type\": \"floating_point\",\n",
      "            \"bits\": 16,\n",
      "            \"shape\": [\n",
      "                -1,\n",
      "                10\n",
      "            ]\n",
      "        },\n",
      "        \"operation_count\": 10\n",
      "    }\n",
      "}\n",
      "{'bn_conv_0': {'energy': {'inputs': 0.0,\n",
      "                          'op_cost': 23795.2,\n",
      "                          'outputs': 0.0,\n",
      "                          'parameters': 0.0},\n",
      "               'total': 0.0},\n",
      " 'bn_conv_1': {'energy': {'inputs': 0.0,\n",
      "                          'op_cost': 6388.8,\n",
      "                          'outputs': 0.0,\n",
      "                          'parameters': 0.0},\n",
      "               'total': 0.0},\n",
      " 'bn_dense_0': {'energy': {'inputs': 0.0,\n",
      "                           'op_cost': 92.4,\n",
      "                           'outputs': 0.0,\n",
      "                           'parameters': 0.0},\n",
      "                'total': 0.0},\n",
      " 'conv_0': {'energy': {'inputs': 745.54,\n",
      "                       'op_cost': 146016.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 146761.54},\n",
      " 'conv_1': {'energy': {'inputs': 0.0,\n",
      "                       'op_cost': 627264.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 627264.0},\n",
      " 'conv_act_0': {'energy': {'inputs': 0.0,\n",
      "                           'op_cost': 0.0,\n",
      "                           'outputs': 0.0,\n",
      "                           'parameters': 0.0},\n",
      "                'total': 0.0},\n",
      " 'conv_act_1': {'energy': {'inputs': 0.0,\n",
      "                           'op_cost': 0.0,\n",
      "                           'outputs': 0.0,\n",
      "                           'parameters': 0.0},\n",
      "                'total': 0.0},\n",
      " 'dense_0': {'energy': {'inputs': 0.0,\n",
      "                        'op_cost': 37800.0,\n",
      "                        'outputs': 0.0,\n",
      "                        'parameters': 0.0},\n",
      "             'total': 37800.0},\n",
      " 'dense_act_0': {'energy': {'inputs': 0.0,\n",
      "                            'op_cost': 0.0,\n",
      "                            'outputs': 0.0,\n",
      "                            'parameters': 0.0},\n",
      "                 'total': 0.0},\n",
      " 'flatten': {'energy': {'inputs': 0.0,\n",
      "                        'op_cost': 0.0,\n",
      "                        'outputs': 0.0,\n",
      "                        'parameters': 0.0},\n",
      "             'total': 0.0},\n",
      " 'output_dense': {'energy': {'inputs': 0.0,\n",
      "                             'op_cost': 630.0,\n",
      "                             'outputs': 0.0,\n",
      "                             'parameters': 0.0},\n",
      "                  'total': 630.0},\n",
      " 'output_softmax': {'energy': {'inputs': 0.0,\n",
      "                               'op_cost': 0.0,\n",
      "                               'outputs': 11.41,\n",
      "                               'parameters': 0.0},\n",
      "                    'total': 11.41},\n",
      " 'pool_0': {'energy': {'inputs': 0.0,\n",
      "                       'op_cost': 0.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 0.0},\n",
      " 'pool_1': {'energy': {'inputs': 0.0,\n",
      "                       'op_cost': 0.0,\n",
      "                       'outputs': 0.0,\n",
      "                       'parameters': 0.0},\n",
      "            'total': 0.0}}\n",
      "\n",
      "Total energy: 0.812466 uJ\n"
     ]
    }
   ],
   "source": [
    "from qkeras import print_qstats\n",
    "\n",
    "# for automatic quantization\n",
    "import pprint\n",
    "from qkeras.autoqkeras import *\n",
    "from qkeras import *\n",
    "from qkeras.utils import model_quantize\n",
    "\n",
    "from qkeras.qtools import run_qtools\n",
    "from qkeras.qtools import settings as qtools_settings\n",
    "from tensorflow_model_optimization.python.core.sparsity.keras import pruning_wrapper\n",
    "from qkeras import quantized_bits\n",
    "from qkeras import QDense, QActivation\n",
    "\n",
    "q = run_qtools.QTools(\n",
    "    baseline_model,\n",
    "    process=\"horowitz\",\n",
    "    source_quantizers=[quantized_bits(16, 5, 1)],\n",
    "    is_inference=True,\n",
    "    weights_path=None,\n",
    "    keras_quantizer=\"fp16\",\n",
    "    keras_accumulator=\"fp16\",\n",
    "    for_reference=False,\n",
    ")\n",
    "q.qtools_stats_print()\n",
    "\n",
    "energy_dict = q.pe(\n",
    "    weights_on_memory=\"fixed\", activations_on_memory=\"fixed\", min_sram_size=8 * 16 * 1024 * 1024, rd_wr_on_io=False\n",
    ")\n",
    "\n",
    "# get stats of energy distribution in each layer\n",
    "energy_profile = q.extract_energy_profile(qtools_settings.cfg.include_energy, energy_dict)\n",
    "# extract sum of energy of each layer according to the rule specified in\n",
    "# qtools_settings.cfg.include_energy\n",
    "total_energy = q.extract_energy_sum(qtools_settings.cfg.include_energy, energy_dict)\n",
    "\n",
    "pprint.pprint(energy_profile)\n",
    "print()\n",
    "\n",
    "print(\"Total energy: {:.6f} uJ\".format(total_energy / 1000000.0))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d665e33f",
   "metadata": {},
   "outputs": [],
   "source": [
    "# These are the quantizers we'll test in the bayesian optimization\n",
    "quantization_config = {\n",
    "    \"kernel\": {\n",
    "        \"quantized_bits(2,0,1,alpha=1.0)\": 2,\n",
    "        \"quantized_bits(4,0,1,alpha=1.0)\": 4,\n",
    "        \"quantized_bits(6,0,1,alpha=1.0)\": 6,\n",
    "        \"quantized_bits(8,0,1,alpha=1.0)\": 8,\n",
    "    },\n",
    "    \"bias\": {\n",
    "        \"quantized_bits(2,0,1,alpha=1.0)\": 2,\n",
    "        \"quantized_bits(4,0,1,alpha=1.0)\": 4,\n",
    "        \"quantized_bits(6,0,1,alpha=1.0)\": 6,\n",
    "        \"quantized_bits(8,0,1,alpha=1.0)\": 8,\n",
    "    },\n",
    "    \"activation\": {\n",
    "        \"quantized_relu(3,1)\": 3,\n",
    "        \"quantized_relu(4,2)\": 4,\n",
    "        \"quantized_relu(8,2)\": 8,\n",
    "        \"quantized_relu(8,4)\": 8,\n",
    "        \"quantized_relu(16,6)\": 16,\n",
    "    },\n",
    "    \"linear\": {\n",
    "        \"quantized_bits(2,0,1,alpha=1.0)\": 2,\n",
    "        \"quantized_bits(4,0,1,alpha=1.0)\": 4,\n",
    "        \"quantized_bits(6,0,1,alpha=1.0)\": 6,\n",
    "        \"quantized_bits(8,0,1,alpha=1.0)\": 8,\n",
    "    },\n",
    "}\n",
    "\n",
    "\n",
    "# These are the layer types we will quantize\n",
    "limit = {\n",
    "    \"conv\": [8,  16],\n",
    "    \"dense\": [8, 16],\n",
    "    \"act\": [16]\n",
    "}\n",
    "\n",
    "\n",
    "# Use this if you want to minimize the model bit size\n",
    "goal_bits = {\n",
    "    \"type\": \"bits\",\n",
    "    \"params\": {\n",
    "        \"delta_p\": 2.0,  # We tolerate up to a +8% accuracy change\n",
    "        \"delta_n\": 2.0,  # We tolerate down to a -5% accuracy change\n",
    "        \"rate\": 2.0,  # We want a x2 times smaller model\n",
    "        \"stress\": 1.0,  # Force the reference model size to be smaller by setting stress<1\n",
    "        \"input_bits\": 8,\n",
    "        \"output_bits\": 8,\n",
    "        \"ref_bits\": 8,\n",
    "        \"config\": {\"default\": [\"parameters\", \"activations\"]},\n",
    "    },\n",
    "}\n",
    "\n",
    "# Use this if you want to minimize the model energy consumption\n",
    "goal_energy = {\n",
    "    \"type\": \"energy\",\n",
    "    \"params\": {\n",
    "        \"delta_p\": 8.0,\n",
    "        \"delta_n\": 8.0,\n",
    "        \"rate\": 2.0,\n",
    "        \"stress\": 1.0,\n",
    "        \"process\": \"horowitz\",\n",
    "        \"parameters_on_memory\": [\"sram\", \"sram\"],\n",
    "        \"activations_on_memory\": [\"sram\", \"sram\"],\n",
    "        \"rd_wr_on_io\": [False, False],\n",
    "        \"min_sram_size\": [0, 0],\n",
    "        \"source_quantizers\": [\"fp32\"],\n",
    "        \"reference_internal\": \"int8\",\n",
    "        \"reference_accumulator\": \"int32\",\n",
    "    },\n",
    "}\n",
    "\n",
    "run_config = {\n",
    "    \"goal\": goal_energy,\n",
    "    \"quantization_config\": quantization_config,\n",
    "    \"learning_rate_optimizer\": False,\n",
    "    \"transfer_weights\": False,  # Randomely initialize weights\n",
    "    \"mode\": \"bayesian\",  # This can be bayesian,random,hyperband\n",
    "    \"seed\": 42,\n",
    "    \"limit\": limit,\n",
    "    #\"tune_filters\": \"layer\",\n",
    "    #\"tune_filters_exceptions\": \"^output\",\n",
    "    \"tune_filters\": \"none\",\n",
    "    \"tune_filters_exceptions\": \"\",  \n",
    "    \"distribution_strategy\": None,\n",
    "    \"max_trials\": 5,  # Let's just do 5 trials for this demonstrator, ideally you should do as many as possible\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "9e90f39a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Limit configuration:{\"conv\": [8, 8, 16], \"dense\": [8, 8, 16], \"act\": [16]}\n"
     ]
    },
    {
     "ename": "TypeError",
     "evalue": "Could not locate class 'QConv2D'. Make sure custom classes are decorated with `@keras.saving.register_keras_serializable()`. Full object config: {'module': 'keras.layers', 'class_name': 'QConv2D', 'config': {'name': 'conv_0', 'trainable': True, 'dtype': 'float32', 'filters': 16, 'kernel_size': [3, 3], 'strides': [1, 1], 'padding': 'valid', 'data_format': 'channels_last', 'dilation_rate': [1, 1], 'groups': 1, 'activation': 'linear', 'use_bias': False, 'kernel_initializer': {'module': 'keras.initializers', 'class_name': 'LecunUniform', 'config': {'seed': None}, 'registered_name': None}, 'bias_initializer': {'module': 'keras.initializers', 'class_name': 'Zeros', 'config': {}, 'registered_name': None}, 'kernel_regularizer': {'module': 'keras.regularizers', 'class_name': 'L1', 'config': {'l1': 9.999999747378752e-05}, 'registered_name': None}, 'bias_regularizer': None, 'activity_regularizer': None, 'kernel_constraint': None, 'bias_constraint': None, 'kernel_quantizer': 'quantized_bits(2,0,1,alpha=1.0)', 'bias_quantizer': None}, 'registered_name': None, 'build_config': {'input_shape': [None, 28, 28, 1]}, 'name': 'conv_0', 'inbound_nodes': [[['input_1', 0, 0, {}]]]}",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNotImplementedError\u001b[0m                       Traceback (most recent call last)",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras_tuner/engine/base_tuner.py:128\u001b[0m, in \u001b[0;36mBaseTuner._populate_initial_space\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    127\u001b[0m \u001b[38;5;28;01mtry\u001b[39;00m:\n\u001b[0;32m--> 128\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mhypermodel\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mdeclare_hyperparameters\u001b[49m\u001b[43m(\u001b[49m\u001b[43mhp\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    129\u001b[0m \u001b[38;5;28;01mexcept\u001b[39;00m \u001b[38;5;167;01mNotImplementedError\u001b[39;00m:\n\u001b[1;32m    130\u001b[0m     \u001b[38;5;66;03m# Lists of stacks of conditions used during `explore_space()`.\u001b[39;00m\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras_tuner/engine/hypermodel.py:114\u001b[0m, in \u001b[0;36mHyperModel.declare_hyperparameters\u001b[0;34m(self, hp)\u001b[0m\n\u001b[1;32m    113\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21mdeclare_hyperparameters\u001b[39m(\u001b[38;5;28mself\u001b[39m, hp):\n\u001b[0;32m--> 114\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mNotImplementedError\u001b[39;00m\n",
      "\u001b[0;31mNotImplementedError\u001b[0m: ",
      "\nDuring handling of the above exception, another exception occurred:\n",
      "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[9], line 2\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[38;5;28;01mfrom\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21;01mqkeras\u001b[39;00m\u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01mautoqkeras\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;28;01mimport\u001b[39;00m AutoQKeras\n\u001b[0;32m----> 2\u001b[0m autoqk \u001b[38;5;241m=\u001b[39m \u001b[43mAutoQKeras\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m      3\u001b[0m \u001b[43m    \u001b[49m\u001b[43mmodel\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mbaseline_model\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m      4\u001b[0m \u001b[43m    \u001b[49m\u001b[43moutput_dir\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mautoqk_results\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m      5\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mrun_config\u001b[49m\n\u001b[1;32m      6\u001b[0m \u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/qkeras/autoqkeras/autoqkeras_internal.py:876\u001b[0m, in \u001b[0;36mAutoQKeras.__init__\u001b[0;34m(self, model, metrics, custom_objects, goal, output_dir, mode, custom_tuner, transfer_weights, frozen_layers, activation_bits, limit, tune_filters, tune_filters_exceptions, learning_rate_optimizer, layer_indexes, quantization_config, overwrite, head_name, score_metric, **tuner_kwargs)\u001b[0m\n\u001b[1;32m    870\u001b[0m   \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mtuner \u001b[38;5;241m=\u001b[39m RandomSearch(\n\u001b[1;32m    871\u001b[0m       \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mhypermodel,\n\u001b[1;32m    872\u001b[0m       objective\u001b[38;5;241m=\u001b[39mkt\u001b[38;5;241m.\u001b[39mObjective(score_metric, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mmax\u001b[39m\u001b[38;5;124m\"\u001b[39m),\n\u001b[1;32m    873\u001b[0m       project_name\u001b[38;5;241m=\u001b[39moutput_dir,\n\u001b[1;32m    874\u001b[0m       \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mtuner_kwargs)\n\u001b[1;32m    875\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m mode \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mbayesian\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[0;32m--> 876\u001b[0m   \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mtuner \u001b[38;5;241m=\u001b[39m \u001b[43mBayesianOptimization\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m    877\u001b[0m \u001b[43m      \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mhypermodel\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    878\u001b[0m \u001b[43m      \u001b[49m\u001b[43mobjective\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mkt\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mObjective\u001b[49m\u001b[43m(\u001b[49m\u001b[43mscore_metric\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mmax\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m)\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    879\u001b[0m \u001b[43m      \u001b[49m\u001b[43mproject_name\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43moutput_dir\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    880\u001b[0m \u001b[43m      \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mtuner_kwargs\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    881\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m mode \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mhyperband\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[1;32m    882\u001b[0m   \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mtuner \u001b[38;5;241m=\u001b[39m Hyperband(\n\u001b[1;32m    883\u001b[0m       \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mhypermodel,\n\u001b[1;32m    884\u001b[0m       objective\u001b[38;5;241m=\u001b[39mkt\u001b[38;5;241m.\u001b[39mObjective(score_metric, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mmax\u001b[39m\u001b[38;5;124m\"\u001b[39m),\n\u001b[1;32m    885\u001b[0m       project_name\u001b[38;5;241m=\u001b[39moutput_dir,\n\u001b[1;32m    886\u001b[0m       \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mtuner_kwargs)\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras_tuner/tuners/bayesian.py:460\u001b[0m, in \u001b[0;36mBayesianOptimization.__init__\u001b[0;34m(self, hypermodel, objective, max_trials, num_initial_points, alpha, beta, seed, hyperparameters, tune_new_entries, allow_new_entries, **kwargs)\u001b[0m\n\u001b[1;32m    435\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21m__init__\u001b[39m(\n\u001b[1;32m    436\u001b[0m     \u001b[38;5;28mself\u001b[39m,\n\u001b[1;32m    437\u001b[0m     hypermodel\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mNone\u001b[39;00m,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    447\u001b[0m     \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs\n\u001b[1;32m    448\u001b[0m ):\n\u001b[1;32m    449\u001b[0m     oracle \u001b[38;5;241m=\u001b[39m BayesianOptimizationOracle(\n\u001b[1;32m    450\u001b[0m         objective\u001b[38;5;241m=\u001b[39mobjective,\n\u001b[1;32m    451\u001b[0m         max_trials\u001b[38;5;241m=\u001b[39mmax_trials,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    458\u001b[0m         allow_new_entries\u001b[38;5;241m=\u001b[39mallow_new_entries,\n\u001b[1;32m    459\u001b[0m     )\n\u001b[0;32m--> 460\u001b[0m     \u001b[38;5;28;43msuper\u001b[39;49m\u001b[43m(\u001b[49m\n\u001b[1;32m    461\u001b[0m \u001b[43m        \u001b[49m\u001b[43mBayesianOptimization\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    462\u001b[0m \u001b[43m        \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m    463\u001b[0m \u001b[43m    \u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[38;5;21;43m__init__\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43moracle\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43moracle\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mhypermodel\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mhypermodel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    464\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m scipy \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n\u001b[1;32m    465\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mImportError\u001b[39;00m(\n\u001b[1;32m    466\u001b[0m             \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mPlease install scipy before using the `BayesianOptimization`.\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    467\u001b[0m         )\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras_tuner/engine/tuner.py:110\u001b[0m, in \u001b[0;36mTuner.__init__\u001b[0;34m(self, oracle, hypermodel, max_model_size, optimizer, loss, metrics, distribution_strategy, directory, project_name, logger, tuner_id, overwrite, executions_per_trial)\u001b[0m\n\u001b[1;32m    102\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m hypermodel \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m \u001b[38;5;129;01mand\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m\u001b[38;5;18m__class__\u001b[39m\u001b[38;5;241m.\u001b[39mrun_trial \u001b[38;5;129;01mis\u001b[39;00m Tuner\u001b[38;5;241m.\u001b[39mrun_trial:\n\u001b[1;32m    103\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mValueError\u001b[39;00m(\n\u001b[1;32m    104\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mReceived `hypermodel=None`. We only allow not specifying \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    105\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m`hypermodel` if the user defines the search space in \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    106\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m`Tuner.run_trial()` by subclassing a `Tuner` class without \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    107\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124musing a `HyperModel` instance.\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    108\u001b[0m     )\n\u001b[0;32m--> 110\u001b[0m \u001b[38;5;28;43msuper\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43mTuner\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[43m)\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[38;5;21;43m__init__\u001b[39;49m\u001b[43m(\u001b[49m\n\u001b[1;32m    111\u001b[0m \u001b[43m    \u001b[49m\u001b[43moracle\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43moracle\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    112\u001b[0m \u001b[43m    \u001b[49m\u001b[43mhypermodel\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mhypermodel\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    113\u001b[0m \u001b[43m    \u001b[49m\u001b[43mdirectory\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mdirectory\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    114\u001b[0m \u001b[43m    \u001b[49m\u001b[43mproject_name\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mproject_name\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    115\u001b[0m \u001b[43m    \u001b[49m\u001b[43mlogger\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mlogger\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    116\u001b[0m \u001b[43m    \u001b[49m\u001b[43moverwrite\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43moverwrite\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    117\u001b[0m \u001b[43m\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    119\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mmax_model_size \u001b[38;5;241m=\u001b[39m max_model_size\n\u001b[1;32m    120\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39moptimizer \u001b[38;5;241m=\u001b[39m optimizer\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras_tuner/engine/base_tuner.py:103\u001b[0m, in \u001b[0;36mBaseTuner.__init__\u001b[0;34m(self, oracle, hypermodel, directory, project_name, logger, overwrite)\u001b[0m\n\u001b[1;32m    100\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mlogger \u001b[38;5;241m=\u001b[39m logger\n\u001b[1;32m    101\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_display \u001b[38;5;241m=\u001b[39m tuner_utils\u001b[38;5;241m.\u001b[39mDisplay(oracle\u001b[38;5;241m=\u001b[39m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39moracle)\n\u001b[0;32m--> 103\u001b[0m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_populate_initial_space\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    105\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m overwrite \u001b[38;5;129;01mand\u001b[39;00m tf\u001b[38;5;241m.\u001b[39mio\u001b[38;5;241m.\u001b[39mgfile\u001b[38;5;241m.\u001b[39mexists(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_get_tuner_fname()):\n\u001b[1;32m    106\u001b[0m     tf\u001b[38;5;241m.\u001b[39mget_logger()\u001b[38;5;241m.\u001b[39minfo(\n\u001b[1;32m    107\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mReloading Tuner from \u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;241m.\u001b[39mformat(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_get_tuner_fname())\n\u001b[1;32m    108\u001b[0m     )\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras_tuner/engine/base_tuner.py:135\u001b[0m, in \u001b[0;36mBaseTuner._populate_initial_space\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    132\u001b[0m scopes_once_active \u001b[38;5;241m=\u001b[39m []\n\u001b[1;32m    134\u001b[0m \u001b[38;5;28;01mwhile\u001b[39;00m \u001b[38;5;28;01mTrue\u001b[39;00m:\n\u001b[0;32m--> 135\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mhypermodel\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mbuild\u001b[49m\u001b[43m(\u001b[49m\u001b[43mhp\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    137\u001b[0m     \u001b[38;5;66;03m# Update the recored scopes.\u001b[39;00m\n\u001b[1;32m    138\u001b[0m     \u001b[38;5;28;01mfor\u001b[39;00m conditions \u001b[38;5;129;01min\u001b[39;00m hp\u001b[38;5;241m.\u001b[39mactive_scopes:\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/qkeras/autoqkeras/autoqkeras_internal.py:571\u001b[0m, in \u001b[0;36mAutoQKHyperModel.build\u001b[0;34m(self, hp)\u001b[0m\n\u001b[1;32m    567\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mgroups \u001b[38;5;241m=\u001b[39m {}\n\u001b[1;32m    569\u001b[0m \u001b[38;5;66;03m# we are not using the fanin right now.\u001b[39;00m\n\u001b[0;32m--> 571\u001b[0m q_model, _ \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mquantize_model\u001b[49m\u001b[43m(\u001b[49m\u001b[43mhp\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    573\u001b[0m \u001b[38;5;66;03m# transfer weights from previous run as we know we will not\u001b[39;00m\n\u001b[1;32m    574\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mlearning_rate_optimizer:\n\u001b[1;32m    575\u001b[0m   \u001b[38;5;66;03m# if learning_rate_optimizer, we try to transfer weights from previous run\u001b[39;00m\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/qkeras/autoqkeras/autoqkeras_internal.py:557\u001b[0m, in \u001b[0;36mAutoQKHyperModel.quantize_model\u001b[0;34m(self, hp)\u001b[0m\n\u001b[1;32m    554\u001b[0m         q_dict[layer\u001b[38;5;241m.\u001b[39mname] \u001b[38;5;241m=\u001b[39m {}\n\u001b[1;32m    555\u001b[0m         \u001b[38;5;28;01mbreak\u001b[39;00m\n\u001b[0;32m--> 557\u001b[0m q_model \u001b[38;5;241m=\u001b[39m \u001b[43mmodel_quantize\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m    558\u001b[0m \u001b[43m    \u001b[49m\u001b[43mmodel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mq_dict\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mactivation_bits\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    559\u001b[0m \u001b[43m    \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mcustom_objects\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    560\u001b[0m \u001b[43m    \u001b[49m\u001b[43mtransfer_weights\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mtransfer_weights\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    562\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m q_model, fanin\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/qkeras/utils.py:805\u001b[0m, in \u001b[0;36mmodel_quantize\u001b[0;34m(model, quantizer_config, activation_bits, custom_objects, transfer_weights, prefer_qadaptiveactivation, enable_bn_folding)\u001b[0m\n\u001b[1;32m    800\u001b[0m       quantize_activation(layer_config, activation_bits)\n\u001b[1;32m    802\u001b[0m \u001b[38;5;66;03m# We need to keep a dictionary of custom objects as our quantized library\u001b[39;00m\n\u001b[1;32m    803\u001b[0m \u001b[38;5;66;03m# is not recognized by keras.\u001b[39;00m\n\u001b[0;32m--> 805\u001b[0m qmodel \u001b[38;5;241m=\u001b[39m \u001b[43mquantized_model_from_json\u001b[49m\u001b[43m(\u001b[49m\u001b[43mjson\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mdumps\u001b[49m\u001b[43m(\u001b[49m\u001b[43mjm\u001b[49m\u001b[43m)\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    807\u001b[0m \u001b[38;5;66;03m# If transfer_weights is true, we load the weights from model to qmodel.\u001b[39;00m\n\u001b[1;32m    809\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m transfer_weights \u001b[38;5;129;01mand\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m enable_bn_folding:\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/qkeras/utils.py:894\u001b[0m, in \u001b[0;36mquantized_model_from_json\u001b[0;34m(json_string, custom_objects)\u001b[0m\n\u001b[1;32m    890\u001b[0m custom_objects \u001b[38;5;241m=\u001b[39m copy\u001b[38;5;241m.\u001b[39mdeepcopy(custom_objects)\n\u001b[1;32m    892\u001b[0m _add_supported_quantized_objects(custom_objects)\n\u001b[0;32m--> 894\u001b[0m qmodel \u001b[38;5;241m=\u001b[39m \u001b[43mmodel_from_json\u001b[49m\u001b[43m(\u001b[49m\u001b[43mjson_string\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mcustom_objects\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    896\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m qmodel\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/saving/legacy/model_config.py:125\u001b[0m, in \u001b[0;36mmodel_from_json\u001b[0;34m(json_string, custom_objects)\u001b[0m\n\u001b[1;32m    102\u001b[0m \u001b[38;5;250m\u001b[39m\u001b[38;5;124;03m\"\"\"Parses a JSON model configuration string and returns a model instance.\u001b[39;00m\n\u001b[1;32m    103\u001b[0m \n\u001b[1;32m    104\u001b[0m \u001b[38;5;124;03mUsage:\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    119\u001b[0m \u001b[38;5;124;03m    A Keras model instance (uncompiled).\u001b[39;00m\n\u001b[1;32m    120\u001b[0m \u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m    121\u001b[0m \u001b[38;5;28;01mfrom\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21;01mkeras\u001b[39;00m\u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01msrc\u001b[39;00m\u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01mlayers\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;28;01mimport\u001b[39;00m (\n\u001b[1;32m    122\u001b[0m     deserialize_from_json,\n\u001b[1;32m    123\u001b[0m )\n\u001b[0;32m--> 125\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mdeserialize_from_json\u001b[49m\u001b[43m(\u001b[49m\u001b[43mjson_string\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mcustom_objects\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/layers/serialization.py:299\u001b[0m, in \u001b[0;36mdeserialize_from_json\u001b[0;34m(json_string, custom_objects)\u001b[0m\n\u001b[1;32m    293\u001b[0m populate_deserializable_objects()\n\u001b[1;32m    294\u001b[0m config \u001b[38;5;241m=\u001b[39m json_utils\u001b[38;5;241m.\u001b[39mdecode_and_deserialize(\n\u001b[1;32m    295\u001b[0m     json_string,\n\u001b[1;32m    296\u001b[0m     module_objects\u001b[38;5;241m=\u001b[39mLOCAL\u001b[38;5;241m.\u001b[39mALL_OBJECTS,\n\u001b[1;32m    297\u001b[0m     custom_objects\u001b[38;5;241m=\u001b[39mcustom_objects,\n\u001b[1;32m    298\u001b[0m )\n\u001b[0;32m--> 299\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mdeserialize\u001b[49m\u001b[43m(\u001b[49m\u001b[43mconfig\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/layers/serialization.py:276\u001b[0m, in \u001b[0;36mdeserialize\u001b[0;34m(config, custom_objects, use_legacy_format)\u001b[0m\n\u001b[1;32m    268\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m use_legacy_format:\n\u001b[1;32m    269\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m legacy_serialization\u001b[38;5;241m.\u001b[39mdeserialize_keras_object(\n\u001b[1;32m    270\u001b[0m         config,\n\u001b[1;32m    271\u001b[0m         module_objects\u001b[38;5;241m=\u001b[39mLOCAL\u001b[38;5;241m.\u001b[39mALL_OBJECTS,\n\u001b[1;32m    272\u001b[0m         custom_objects\u001b[38;5;241m=\u001b[39mcustom_objects,\n\u001b[1;32m    273\u001b[0m         printable_module_name\u001b[38;5;241m=\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mlayer\u001b[39m\u001b[38;5;124m\"\u001b[39m,\n\u001b[1;32m    274\u001b[0m     )\n\u001b[0;32m--> 276\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mserialization_lib\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mdeserialize_keras_object\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m    277\u001b[0m \u001b[43m    \u001b[49m\u001b[43mconfig\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    278\u001b[0m \u001b[43m    \u001b[49m\u001b[43mmodule_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mLOCAL\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mALL_OBJECTS\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    279\u001b[0m \u001b[43m    \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mcustom_objects\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    280\u001b[0m \u001b[43m    \u001b[49m\u001b[43mprintable_module_name\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mlayer\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m    281\u001b[0m \u001b[43m\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/saving/serialization_lib.py:609\u001b[0m, in \u001b[0;36mdeserialize_keras_object\u001b[0;34m(config, custom_objects, safe_mode, **kwargs)\u001b[0m\n\u001b[1;32m    602\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28misinstance\u001b[39m(module_objects[config], types\u001b[38;5;241m.\u001b[39mFunctionType):\n\u001b[1;32m    603\u001b[0m             \u001b[38;5;28;01mreturn\u001b[39;00m deserialize_keras_object(\n\u001b[1;32m    604\u001b[0m                 serialize_with_public_fn(\n\u001b[1;32m    605\u001b[0m                     module_objects[config], config, fn_module_name\n\u001b[1;32m    606\u001b[0m                 ),\n\u001b[1;32m    607\u001b[0m                 custom_objects\u001b[38;5;241m=\u001b[39mcustom_objects,\n\u001b[1;32m    608\u001b[0m             )\n\u001b[0;32m--> 609\u001b[0m         \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mdeserialize_keras_object\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m    610\u001b[0m \u001b[43m            \u001b[49m\u001b[43mserialize_with_public_class\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m    611\u001b[0m \u001b[43m                \u001b[49m\u001b[43mmodule_objects\u001b[49m\u001b[43m[\u001b[49m\u001b[43mconfig\u001b[49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43minner_config\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43minner_config\u001b[49m\n\u001b[1;32m    612\u001b[0m \u001b[43m            \u001b[49m\u001b[43m)\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    613\u001b[0m \u001b[43m            \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mcustom_objects\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    614\u001b[0m \u001b[43m        \u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    616\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28misinstance\u001b[39m(config, PLAIN_TYPES):\n\u001b[1;32m    617\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m config\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/saving/serialization_lib.py:728\u001b[0m, in \u001b[0;36mdeserialize_keras_object\u001b[0;34m(config, custom_objects, safe_mode, **kwargs)\u001b[0m\n\u001b[1;32m    726\u001b[0m safe_mode_scope \u001b[38;5;241m=\u001b[39m SafeModeScope(safe_mode)\n\u001b[1;32m    727\u001b[0m \u001b[38;5;28;01mwith\u001b[39;00m custom_obj_scope, safe_mode_scope:\n\u001b[0;32m--> 728\u001b[0m     instance \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mcls\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mfrom_config\u001b[49m\u001b[43m(\u001b[49m\u001b[43minner_config\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    729\u001b[0m     build_config \u001b[38;5;241m=\u001b[39m config\u001b[38;5;241m.\u001b[39mget(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mbuild_config\u001b[39m\u001b[38;5;124m\"\u001b[39m, \u001b[38;5;28;01mNone\u001b[39;00m)\n\u001b[1;32m    730\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m build_config:\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/engine/training.py:3330\u001b[0m, in \u001b[0;36mModel.from_config\u001b[0;34m(cls, config, custom_objects)\u001b[0m\n\u001b[1;32m   3322\u001b[0m revivable_as_functional \u001b[38;5;241m=\u001b[39m (\n\u001b[1;32m   3323\u001b[0m     \u001b[38;5;28mcls\u001b[39m \u001b[38;5;129;01min\u001b[39;00m {functional\u001b[38;5;241m.\u001b[39mFunctional, Model}\n\u001b[1;32m   3324\u001b[0m     \u001b[38;5;129;01mor\u001b[39;00m argspec\u001b[38;5;241m.\u001b[39margs[\u001b[38;5;241m1\u001b[39m:] \u001b[38;5;241m==\u001b[39m functional_init_args\n\u001b[1;32m   3325\u001b[0m     \u001b[38;5;129;01mor\u001b[39;00m (argspec\u001b[38;5;241m.\u001b[39mvarargs \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124margs\u001b[39m\u001b[38;5;124m\"\u001b[39m \u001b[38;5;129;01mand\u001b[39;00m argspec\u001b[38;5;241m.\u001b[39mvarkw \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mkwargs\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m   3326\u001b[0m )\n\u001b[1;32m   3327\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m is_functional_config \u001b[38;5;129;01mand\u001b[39;00m revivable_as_functional:\n\u001b[1;32m   3328\u001b[0m     \u001b[38;5;66;03m# Revive Functional model\u001b[39;00m\n\u001b[1;32m   3329\u001b[0m     \u001b[38;5;66;03m# (but not Functional subclasses with a custom __init__)\u001b[39;00m\n\u001b[0;32m-> 3330\u001b[0m     inputs, outputs, layers \u001b[38;5;241m=\u001b[39m \u001b[43mfunctional\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mreconstruct_from_config\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m   3331\u001b[0m \u001b[43m        \u001b[49m\u001b[43mconfig\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcustom_objects\u001b[49m\n\u001b[1;32m   3332\u001b[0m \u001b[43m    \u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m   3333\u001b[0m     model \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mcls\u001b[39m(\n\u001b[1;32m   3334\u001b[0m         inputs\u001b[38;5;241m=\u001b[39minputs, outputs\u001b[38;5;241m=\u001b[39moutputs, name\u001b[38;5;241m=\u001b[39mconfig\u001b[38;5;241m.\u001b[39mget(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mname\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m   3335\u001b[0m     )\n\u001b[1;32m   3336\u001b[0m     functional\u001b[38;5;241m.\u001b[39mconnect_ancillary_layers(model, layers)\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/engine/functional.py:1493\u001b[0m, in \u001b[0;36mreconstruct_from_config\u001b[0;34m(config, custom_objects, created_layers)\u001b[0m\n\u001b[1;32m   1491\u001b[0m \u001b[38;5;66;03m# First, we create all layers and enqueue nodes to be processed\u001b[39;00m\n\u001b[1;32m   1492\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m layer_data \u001b[38;5;129;01min\u001b[39;00m config[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mlayers\u001b[39m\u001b[38;5;124m\"\u001b[39m]:\n\u001b[0;32m-> 1493\u001b[0m     \u001b[43mprocess_layer\u001b[49m\u001b[43m(\u001b[49m\u001b[43mlayer_data\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m   1494\u001b[0m \u001b[38;5;66;03m# Then we process nodes in order of layer depth.\u001b[39;00m\n\u001b[1;32m   1495\u001b[0m \u001b[38;5;66;03m# Nodes that cannot yet be processed (if the inbound node\u001b[39;00m\n\u001b[1;32m   1496\u001b[0m \u001b[38;5;66;03m# does not yet exist) are re-enqueued, and the process\u001b[39;00m\n\u001b[1;32m   1497\u001b[0m \u001b[38;5;66;03m# is repeated until all nodes are processed.\u001b[39;00m\n\u001b[1;32m   1498\u001b[0m \u001b[38;5;28;01mwhile\u001b[39;00m unprocessed_nodes:\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/engine/functional.py:1474\u001b[0m, in \u001b[0;36mreconstruct_from_config.<locals>.process_layer\u001b[0;34m(layer_data)\u001b[0m\n\u001b[1;32m   1470\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m   1471\u001b[0m     \u001b[38;5;66;03m# Instantiate layer.\u001b[39;00m\n\u001b[1;32m   1472\u001b[0m     \u001b[38;5;28;01mfrom\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21;01mkeras\u001b[39;00m\u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01msrc\u001b[39;00m\u001b[38;5;21;01m.\u001b[39;00m\u001b[38;5;21;01mlayers\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;28;01mimport\u001b[39;00m deserialize \u001b[38;5;28;01mas\u001b[39;00m deserialize_layer\n\u001b[0;32m-> 1474\u001b[0m     layer \u001b[38;5;241m=\u001b[39m \u001b[43mdeserialize_layer\u001b[49m\u001b[43m(\u001b[49m\u001b[43mlayer_data\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mcustom_objects\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m   1475\u001b[0m     created_layers[layer_name] \u001b[38;5;241m=\u001b[39m layer\n\u001b[1;32m   1477\u001b[0m node_count_by_layer[layer] \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mint\u001b[39m(_should_skip_first_node(layer))\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/layers/serialization.py:276\u001b[0m, in \u001b[0;36mdeserialize\u001b[0;34m(config, custom_objects, use_legacy_format)\u001b[0m\n\u001b[1;32m    268\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m use_legacy_format:\n\u001b[1;32m    269\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m legacy_serialization\u001b[38;5;241m.\u001b[39mdeserialize_keras_object(\n\u001b[1;32m    270\u001b[0m         config,\n\u001b[1;32m    271\u001b[0m         module_objects\u001b[38;5;241m=\u001b[39mLOCAL\u001b[38;5;241m.\u001b[39mALL_OBJECTS,\n\u001b[1;32m    272\u001b[0m         custom_objects\u001b[38;5;241m=\u001b[39mcustom_objects,\n\u001b[1;32m    273\u001b[0m         printable_module_name\u001b[38;5;241m=\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mlayer\u001b[39m\u001b[38;5;124m\"\u001b[39m,\n\u001b[1;32m    274\u001b[0m     )\n\u001b[0;32m--> 276\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mserialization_lib\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mdeserialize_keras_object\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m    277\u001b[0m \u001b[43m    \u001b[49m\u001b[43mconfig\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    278\u001b[0m \u001b[43m    \u001b[49m\u001b[43mmodule_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mLOCAL\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mALL_OBJECTS\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    279\u001b[0m \u001b[43m    \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mcustom_objects\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    280\u001b[0m \u001b[43m    \u001b[49m\u001b[43mprintable_module_name\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mlayer\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m    281\u001b[0m \u001b[43m\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/saving/serialization_lib.py:705\u001b[0m, in \u001b[0;36mdeserialize_keras_object\u001b[0;34m(config, custom_objects, safe_mode, **kwargs)\u001b[0m\n\u001b[1;32m    702\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m obj \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n\u001b[1;32m    703\u001b[0m         \u001b[38;5;28;01mreturn\u001b[39;00m obj\n\u001b[0;32m--> 705\u001b[0m \u001b[38;5;28mcls\u001b[39m \u001b[38;5;241m=\u001b[39m \u001b[43m_retrieve_class_or_fn\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m    706\u001b[0m \u001b[43m    \u001b[49m\u001b[43mclass_name\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    707\u001b[0m \u001b[43m    \u001b[49m\u001b[43mregistered_name\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    708\u001b[0m \u001b[43m    \u001b[49m\u001b[43mmodule\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    709\u001b[0m \u001b[43m    \u001b[49m\u001b[43mobj_type\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mclass\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m    710\u001b[0m \u001b[43m    \u001b[49m\u001b[43mfull_config\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mconfig\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    711\u001b[0m \u001b[43m    \u001b[49m\u001b[43mcustom_objects\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mcustom_objects\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    712\u001b[0m \u001b[43m\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    714\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28misinstance\u001b[39m(\u001b[38;5;28mcls\u001b[39m, types\u001b[38;5;241m.\u001b[39mFunctionType):\n\u001b[1;32m    715\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28mcls\u001b[39m\n",
      "File \u001b[0;32m~/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/src/saving/serialization_lib.py:827\u001b[0m, in \u001b[0;36m_retrieve_class_or_fn\u001b[0;34m(name, registered_name, module, obj_type, full_config, custom_objects)\u001b[0m\n\u001b[1;32m    824\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m obj \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n\u001b[1;32m    825\u001b[0m         \u001b[38;5;28;01mreturn\u001b[39;00m obj\n\u001b[0;32m--> 827\u001b[0m \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mTypeError\u001b[39;00m(\n\u001b[1;32m    828\u001b[0m     \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mCould not locate \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mobj_type\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m \u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mname\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m. \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    829\u001b[0m     \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mMake sure custom classes are decorated with \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    830\u001b[0m     \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m`@keras.saving.register_keras_serializable()`. \u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    831\u001b[0m     \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mFull object config: \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mfull_config\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    832\u001b[0m )\n",
      "\u001b[0;31mTypeError\u001b[0m: Could not locate class 'QConv2D'. Make sure custom classes are decorated with `@keras.saving.register_keras_serializable()`. Full object config: {'module': 'keras.layers', 'class_name': 'QConv2D', 'config': {'name': 'conv_0', 'trainable': True, 'dtype': 'float32', 'filters': 16, 'kernel_size': [3, 3], 'strides': [1, 1], 'padding': 'valid', 'data_format': 'channels_last', 'dilation_rate': [1, 1], 'groups': 1, 'activation': 'linear', 'use_bias': False, 'kernel_initializer': {'module': 'keras.initializers', 'class_name': 'LecunUniform', 'config': {'seed': None}, 'registered_name': None}, 'bias_initializer': {'module': 'keras.initializers', 'class_name': 'Zeros', 'config': {}, 'registered_name': None}, 'kernel_regularizer': {'module': 'keras.regularizers', 'class_name': 'L1', 'config': {'l1': 9.999999747378752e-05}, 'registered_name': None}, 'bias_regularizer': None, 'activity_regularizer': None, 'kernel_constraint': None, 'bias_constraint': None, 'kernel_quantizer': 'quantized_bits(2,0,1,alpha=1.0)', 'bias_quantizer': None}, 'registered_name': None, 'build_config': {'input_shape': [None, 28, 28, 1]}, 'name': 'conv_0', 'inbound_nodes': [[['input_1', 0, 0, {}]]]}"
     ]
    }
   ],
   "source": [
    "from qkeras.autoqkeras import AutoQKeras\n",
    "autoqk = AutoQKeras(\n",
    "    model=baseline_model,\n",
    "    output_dir=\"autoqk_results\",\n",
    "    **run_config\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "4f86536d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Trial 5 Complete [00h 00m 16s]\n",
      "val_score: 0.7193027138710022\n",
      "\n",
      "Best val_score So Far: 0.8993278741836548\n",
      "Total elapsed time: 00h 01m 10s\n"
     ]
    }
   ],
   "source": [
    "\n",
    "\n",
    "space = autoqk.tuner.oracle.get_space()\n",
    "print(\"\\n🔍 Registered hyperparameters:\")\n",
    "for hp in space.space:\n",
    "    print(f\"• {hp.name}: {hp.values}\")\n",
    "\n",
    "\n",
    "autoqk.fit(\n",
    "    x=train_data,\n",
    "    validation_data=val_data,\n",
    "    epochs=15  # Or however many you want for each trial\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "a6d5180d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "learning_rate: 0.003000000026077032\n",
      "Model: \"keras_baseline\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 28, 28, 1)]       0         \n",
      "                                                                 \n",
      " conv_0 (QConv2D)            (None, 26, 26, 16)        144       \n",
      "                                                                 \n",
      " bn_conv_0 (BatchNormalizati  (None, 26, 26, 16)       64        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_0 (QActivation)    (None, 26, 26, 16)        0         \n",
      "                                                                 \n",
      " pool_0 (MaxPooling2D)       (None, 13, 13, 16)        0         \n",
      "                                                                 \n",
      " conv_1 (QConv2D)            (None, 11, 11, 16)        2304      \n",
      "                                                                 \n",
      " bn_conv_1 (BatchNormalizati  (None, 11, 11, 16)       64        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_1 (QActivation)    (None, 11, 11, 16)        0         \n",
      "                                                                 \n",
      " pool_1 (MaxPooling2D)       (None, 5, 5, 16)          0         \n",
      "                                                                 \n",
      " conv_2 (QConv2D)            (None, 3, 3, 24)          3456      \n",
      "                                                                 \n",
      " bn_conv_2 (BatchNormalizati  (None, 3, 3, 24)         96        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_2 (QActivation)    (None, 3, 3, 24)          0         \n",
      "                                                                 \n",
      " pool_2 (MaxPooling2D)       (None, 1, 1, 24)          0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 24)                0         \n",
      "                                                                 \n",
      " dense_0 (QDense)            (None, 42)                1008      \n",
      "                                                                 \n",
      " bn_dense_0 (BatchNormalizat  (None, 42)               168       \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_0 (QActivation)   (None, 42)                0         \n",
      "                                                                 \n",
      " dense_1 (QDense)            (None, 64)                2688      \n",
      "                                                                 \n",
      " bn_dense_1 (BatchNormalizat  (None, 64)               256       \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_1 (QActivation)   (None, 64)                0         \n",
      "                                                                 \n",
      " output_dense (Dense)        (None, 10)                650       \n",
      "                                                                 \n",
      " output_softmax (Activation)  (None, 10)               0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 10,898\n",
      "Trainable params: 10,574\n",
      "Non-trainable params: 324\n",
      "_________________________________________________________________\n",
      "stats: delta_p=0.02 delta_n=0.02 rate=2.0 trial_size=161128 reference_size=195536\n",
      "       delta=0.56%\n",
      "       a_bits=110520/110944 (-0.38%) p_bits=50608/84592 (-40.17%)\n",
      "       total=161128/195536 (-17.60%)\n",
      "conv_0               f=16 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_0            is normal keras bn layer\n",
      "conv_act_0           quantized_relu(8,2)\n",
      "conv_1               f=16 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_1            is normal keras bn layer\n",
      "conv_act_1           quantized_relu(8,2)\n",
      "conv_2               f=24 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_2            is normal keras bn layer\n",
      "conv_act_2           quantized_relu(8,2)\n",
      "dense_0              u=42 quantized_bits(2,0,1,alpha=1.0) \n",
      "bn_dense_0           is normal keras bn layer\n",
      "dense_act_0          quantized_relu(4,2)\n",
      "dense_1              u=64 quantized_bits(2,0,1,alpha=1.0) \n",
      "bn_dense_1           is normal keras bn layer\n",
      "dense_act_1          quantized_relu(4,2)\n",
      "\n",
      "conv_0               f=16 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_0            is normal keras bn layer\n",
      "conv_act_0           quantized_relu(8,2)\n",
      "conv_1               f=16 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_1            is normal keras bn layer\n",
      "conv_act_1           quantized_relu(8,2)\n",
      "conv_2               f=24 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_2            is normal keras bn layer\n",
      "conv_act_2           quantized_relu(8,2)\n",
      "dense_0              u=42 quantized_bits(2,0,1,alpha=1.0) \n",
      "bn_dense_0           is normal keras bn layer\n",
      "dense_act_0          quantized_relu(4,2)\n",
      "dense_1              u=64 quantized_bits(2,0,1,alpha=1.0) \n",
      "bn_dense_1           is normal keras bn layer\n",
      "dense_act_1          quantized_relu(4,2)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/theodoros/Documents/AI_ON_FPGA/.venv/lib/python3.10/site-packages/keras/initializers/initializers_v2.py:120: UserWarning: The initializer LecunUniform is unseeded and being called multiple times, which will return identical values  each time (even if the initializer is unseeded). Please update your code to provide a seed to the initializer, or avoid using the same initalizer instance more than once.\n",
      "  warnings.warn(\n"
     ]
    }
   ],
   "source": [
    "aqmodel = autoqk.get_best_model()\n",
    "print_qmodel_summary(aqmodel)\n",
    "\n",
    "# Train for the full epochs\n",
    "callbacks = [\n",
    "    tf.keras.callbacks.EarlyStopping(patience=10, verbose=1),\n",
    "    tf.keras.callbacks.ReduceLROnPlateau(monitor='val_loss', factor=0.5, patience=3, verbose=1),\n",
    "]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "e3dfe746",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/10\n",
      "53/53 [==============================] - 4s 59ms/step - loss: 0.5303 - acc: 0.8780 - trial: 161128.0000 - score: 0.8829 - val_loss: 0.5468 - val_acc: 0.8770 - val_trial: 161128.0000 - val_score: 0.8819 - lr: 0.0030\n",
      "Epoch 2/10\n",
      "53/53 [==============================] - 3s 55ms/step - loss: 0.2318 - acc: 0.9704 - trial: 161128.0000 - score: 0.9758 - val_loss: 0.9682 - val_acc: 0.7102 - val_trial: 161128.0000 - val_score: 0.7141 - lr: 0.0030\n",
      "Epoch 3/10\n",
      "53/53 [==============================] - 3s 54ms/step - loss: 0.1970 - acc: 0.9765 - trial: 161128.0000 - score: 0.9819 - val_loss: 1.6341 - val_acc: 0.5157 - val_trial: 161128.0000 - val_score: 0.5185 - lr: 0.0030\n",
      "Epoch 4/10\n",
      "53/53 [==============================] - ETA: 0s - loss: 0.1747 - acc: 0.9800 - trial: 161128.0000 - score: 0.9854\n",
      "Epoch 4: ReduceLROnPlateau reducing learning rate to 0.001500000013038516.\n",
      "53/53 [==============================] - 3s 54ms/step - loss: 0.1747 - acc: 0.9800 - trial: 161128.0000 - score: 0.9854 - val_loss: 1.3706 - val_acc: 0.5692 - val_trial: 161128.0000 - val_score: 0.5723 - lr: 0.0030\n",
      "Epoch 5/10\n",
      "53/53 [==============================] - 3s 54ms/step - loss: 0.1560 - acc: 0.9839 - trial: 161128.0000 - score: 0.9894 - val_loss: 1.6003 - val_acc: 0.5222 - val_trial: 161128.0000 - val_score: 0.5251 - lr: 0.0015\n",
      "Epoch 6/10\n",
      "53/53 [==============================] - 3s 54ms/step - loss: 0.1462 - acc: 0.9856 - trial: 161128.0000 - score: 0.9911 - val_loss: 0.4562 - val_acc: 0.8795 - val_trial: 161128.0000 - val_score: 0.8844 - lr: 0.0015\n",
      "Epoch 7/10\n",
      "53/53 [==============================] - 3s 55ms/step - loss: 0.1395 - acc: 0.9861 - trial: 161128.0000 - score: 0.9916 - val_loss: 0.5044 - val_acc: 0.8748 - val_trial: 161128.0000 - val_score: 0.8797 - lr: 0.0015\n",
      "Epoch 8/10\n",
      "53/53 [==============================] - 3s 54ms/step - loss: 0.1361 - acc: 0.9862 - trial: 161128.0000 - score: 0.9917 - val_loss: 0.4358 - val_acc: 0.8823 - val_trial: 161128.0000 - val_score: 0.8873 - lr: 0.0015\n",
      "Epoch 9/10\n",
      "53/53 [==============================] - 3s 54ms/step - loss: 0.1299 - acc: 0.9872 - trial: 161128.0000 - score: 0.9927 - val_loss: 0.3442 - val_acc: 0.9163 - val_trial: 161128.0000 - val_score: 0.9215 - lr: 0.0015\n",
      "Epoch 10/10\n",
      "53/53 [==============================] - 3s 54ms/step - loss: 0.1257 - acc: 0.9874 - trial: 161128.0000 - score: 0.9929 - val_loss: 0.2178 - val_acc: 0.9590 - val_trial: 161128.0000 - val_score: 0.9644 - lr: 0.0015\n",
      "\n",
      " It took 0.4949254314104716 minutes to train!\n",
      "\n"
     ]
    }
   ],
   "source": [
    "start = time.time()\n",
    "history = aqmodel.fit(train_data, epochs=n_epochs, validation_data=val_data, callbacks=callbacks, verbose=1)\n",
    "end = time.time()\n",
    "print('\\n It took {} minutes to train!\\n'.format((end - start) / 60.0))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "5b0b2dff",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"model_1\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 28, 28, 1)]       0         \n",
      "                                                                 \n",
      " conv_0 (QConv2D)            (None, 26, 26, 16)        144       \n",
      "                                                                 \n",
      " bn_conv_0 (BatchNormalizati  (None, 26, 26, 16)       64        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_0 (QActivation)    (None, 26, 26, 16)        0         \n",
      "                                                                 \n",
      " pool_0 (MaxPooling2D)       (None, 13, 13, 16)        0         \n",
      "                                                                 \n",
      " conv_1 (QConv2D)            (None, 11, 11, 16)        2304      \n",
      "                                                                 \n",
      " bn_conv_1 (BatchNormalizati  (None, 11, 11, 16)       64        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_1 (QActivation)    (None, 11, 11, 16)        0         \n",
      "                                                                 \n",
      " pool_1 (MaxPooling2D)       (None, 5, 5, 16)          0         \n",
      "                                                                 \n",
      " conv_2 (QConv2D)            (None, 3, 3, 24)          3456      \n",
      "                                                                 \n",
      " bn_conv_2 (BatchNormalizati  (None, 3, 3, 24)         96        \n",
      " on)                                                             \n",
      "                                                                 \n",
      " conv_act_2 (QActivation)    (None, 3, 3, 24)          0         \n",
      "                                                                 \n",
      " pool_2 (MaxPooling2D)       (None, 1, 1, 24)          0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 24)                0         \n",
      "                                                                 \n",
      " dense_0 (QDense)            (None, 42)                1008      \n",
      "                                                                 \n",
      " bn_dense_0 (BatchNormalizat  (None, 42)               168       \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_0 (QActivation)   (None, 42)                0         \n",
      "                                                                 \n",
      " dense_1 (QDense)            (None, 64)                2688      \n",
      "                                                                 \n",
      " bn_dense_1 (BatchNormalizat  (None, 64)               256       \n",
      " ion)                                                            \n",
      "                                                                 \n",
      " dense_act_1 (QActivation)   (None, 64)                0         \n",
      "                                                                 \n",
      " output_dense (Dense)        (None, 10)                650       \n",
      "                                                                 \n",
      " output_softmax (Activation)  (None, 10)               0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 10,898\n",
      "Trainable params: 10,574\n",
      "Non-trainable params: 324\n",
      "_________________________________________________________________\n",
      "conv_0               f=16 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_0            is normal keras bn layer\n",
      "conv_act_0           quantized_relu(8,2)\n",
      "conv_1               f=16 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_1            is normal keras bn layer\n",
      "conv_act_1           quantized_relu(8,2)\n",
      "conv_2               f=24 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_2            is normal keras bn layer\n",
      "conv_act_2           quantized_relu(8,2)\n",
      "dense_0              u=42 quantized_bits(2,0,1,alpha=1.0) \n",
      "bn_dense_0           is normal keras bn layer\n",
      "dense_act_0          quantized_relu(4,2)\n",
      "dense_1              u=64 quantized_bits(2,0,1,alpha=1.0) \n",
      "bn_dense_1           is normal keras bn layer\n",
      "dense_act_1          quantized_relu(4,2)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# This model has some remnants from the optimization procedure attached to it, so let's define a new one\n",
    "aqmodel.save_weights(\"autoqkeras_cnn_weights.h5\")\n",
    "\n",
    "layers = [l for l in aqmodel.layers]\n",
    "x = layers[0].output\n",
    "for i in range(1, len(layers)):\n",
    "    x = layers[i](x)\n",
    "\n",
    "new_model = Model(inputs=[layers[0].input], outputs=[x])\n",
    "LOSS = tf.keras.losses.CategoricalCrossentropy()\n",
    "OPTIMIZER = tf.keras.optimizers.Adam(learning_rate=3e-3, beta_1=0.9, beta_2=0.999, epsilon=1e-07, amsgrad=True)\n",
    "\n",
    "new_model.compile(loss=LOSS, optimizer=OPTIMIZER, metrics=[\"accuracy\"])\n",
    "new_model.summary()\n",
    "new_model.load_weights(\"autoqkeras_cnn_weights.h5\")\n",
    "\n",
    "print_qmodel_summary(new_model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "04672a6f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "✅ Model saved to: models/new_model.h5\n",
      "Serving 'models/new_model.h5' at http://localhost:49911\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"600\"\n",
       "            src=\"http://localhost:49911\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "            \n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x701c1f59bdc0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# Save the model \n",
    "new_model_path = os.path.join(model_dir, \"new_model\")\n",
    "save_model(new_model, new_model_path)\n",
    "\n",
    "view_model(new_model_path+\".h5\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "865fdcd0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "conv_0               f=16 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_0            is normal keras bn layer\n",
      "conv_act_0           quantized_relu(8,2)\n",
      "conv_1               f=16 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_1            is normal keras bn layer\n",
      "conv_act_1           quantized_relu(8,2)\n",
      "conv_2               f=24 quantized_bits(6,0,1,alpha=1.0) \n",
      "bn_conv_2            is normal keras bn layer\n",
      "conv_act_2           quantized_relu(8,2)\n",
      "dense_0              u=42 quantized_bits(2,0,1,alpha=1.0) \n",
      "bn_dense_0           is normal keras bn layer\n",
      "dense_act_0          quantized_relu(4,2)\n",
      "dense_1              u=64 quantized_bits(2,0,1,alpha=1.0) \n",
      "bn_dense_1           is normal keras bn layer\n",
      "dense_act_1          quantized_relu(4,2)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print_qmodel_summary(new_model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "2200f12e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: conv_0, layer type: QConv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 26, 26, 16]\n",
      "Layer name: bn_conv_0, layer type: BatchNormalization, input shapes: [[None, 26, 26, 16]], output shape: [None, 26, 26, 16]\n",
      "Layer name: conv_act_0, layer type: Activation, input shapes: [[None, 26, 26, 16]], output shape: [None, 26, 26, 16]\n",
      "Layer name: pool_0, layer type: MaxPooling2D, input shapes: [[None, 26, 26, 16]], output shape: [None, 13, 13, 16]\n",
      "Layer name: conv_1, layer type: QConv2D, input shapes: [[None, 13, 13, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: bn_conv_1, layer type: BatchNormalization, input shapes: [[None, 11, 11, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: conv_act_1, layer type: Activation, input shapes: [[None, 11, 11, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: pool_1, layer type: MaxPooling2D, input shapes: [[None, 11, 11, 16]], output shape: [None, 5, 5, 16]\n",
      "Layer name: conv_2, layer type: QConv2D, input shapes: [[None, 5, 5, 16]], output shape: [None, 3, 3, 24]\n",
      "Layer name: bn_conv_2, layer type: BatchNormalization, input shapes: [[None, 3, 3, 24]], output shape: [None, 3, 3, 24]\n",
      "Layer name: conv_act_2, layer type: Activation, input shapes: [[None, 3, 3, 24]], output shape: [None, 3, 3, 24]\n",
      "Layer name: pool_2, layer type: MaxPooling2D, input shapes: [[None, 3, 3, 24]], output shape: [None, 1, 1, 24]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 1, 1, 24]], output shape: [None, 24]\n",
      "Layer name: dense_0, layer type: QDense, input shapes: [[None, 24]], output shape: [None, 42]\n",
      "Layer name: bn_dense_0, layer type: BatchNormalization, input shapes: [[None, 42]], output shape: [None, 42]\n",
      "Layer name: dense_act_0, layer type: Activation, input shapes: [[None, 42]], output shape: [None, 42]\n",
      "Layer name: dense_1, layer type: QDense, input shapes: [[None, 42]], output shape: [None, 64]\n",
      "Layer name: bn_dense_1, layer type: BatchNormalization, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: dense_act_1, layer type: Activation, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: output_dense, layer type: Dense, input shapes: [[None, 64]], output shape: [None, 10]\n",
      "Layer name: output_softmax, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Model\n",
      "  Precision:         ap_fixed<16,6>\n",
      "  ReuseFactor:       8\n",
      "  Strategy:          Latency\n",
      "  BramFactor:        1000000000\n",
      "  TraceOutput:       False\n",
      "LayerName\n",
      "  input_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  conv_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<6,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  conv_0_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_conv_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  conv_act_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,2,RND_CONV,SAT,0>\n",
      "  pool_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  conv_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<6,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  conv_1_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_conv_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  conv_act_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,2,RND_CONV,SAT,0>\n",
      "  pool_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  conv_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<6,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  conv_2_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_conv_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  conv_act_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,2,RND_CONV,SAT,0>\n",
      "  pool_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  flatten\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  dense_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<2,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  dense_0_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_dense_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  dense_act_0\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<4,2,RND_CONV,SAT,0>\n",
      "  dense_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        fixed<2,1,TRN,WRAP,0>\n",
      "      bias:          auto\n",
      "  dense_1_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  bn_dense_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      scale:         auto\n",
      "      bias:          auto\n",
      "  dense_act_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<4,2,RND_CONV,SAT,0>\n",
      "  output_dense\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "      weight:        auto\n",
      "      bias:          auto\n",
      "  output_dense_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "  output_softmax\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        auto\n",
      "    Strategy:        Stable\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: conv_0, layer type: QConv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 26, 26, 16]\n",
      "Layer name: bn_conv_0, layer type: BatchNormalization, input shapes: [[None, 26, 26, 16]], output shape: [None, 26, 26, 16]\n",
      "Layer name: conv_act_0, layer type: Activation, input shapes: [[None, 26, 26, 16]], output shape: [None, 26, 26, 16]\n",
      "Layer name: pool_0, layer type: MaxPooling2D, input shapes: [[None, 26, 26, 16]], output shape: [None, 13, 13, 16]\n",
      "Layer name: conv_1, layer type: QConv2D, input shapes: [[None, 13, 13, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: bn_conv_1, layer type: BatchNormalization, input shapes: [[None, 11, 11, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: conv_act_1, layer type: Activation, input shapes: [[None, 11, 11, 16]], output shape: [None, 11, 11, 16]\n",
      "Layer name: pool_1, layer type: MaxPooling2D, input shapes: [[None, 11, 11, 16]], output shape: [None, 5, 5, 16]\n",
      "Layer name: conv_2, layer type: QConv2D, input shapes: [[None, 5, 5, 16]], output shape: [None, 3, 3, 24]\n",
      "Layer name: bn_conv_2, layer type: BatchNormalization, input shapes: [[None, 3, 3, 24]], output shape: [None, 3, 3, 24]\n",
      "Layer name: conv_act_2, layer type: Activation, input shapes: [[None, 3, 3, 24]], output shape: [None, 3, 3, 24]\n",
      "Layer name: pool_2, layer type: MaxPooling2D, input shapes: [[None, 3, 3, 24]], output shape: [None, 1, 1, 24]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 1, 1, 24]], output shape: [None, 24]\n",
      "Layer name: dense_0, layer type: QDense, input shapes: [[None, 24]], output shape: [None, 42]\n",
      "Layer name: bn_dense_0, layer type: BatchNormalization, input shapes: [[None, 42]], output shape: [None, 42]\n",
      "Layer name: dense_act_0, layer type: Activation, input shapes: [[None, 42]], output shape: [None, 42]\n",
      "Layer name: dense_1, layer type: QDense, input shapes: [[None, 42]], output shape: [None, 64]\n",
      "Layer name: bn_dense_1, layer type: BatchNormalization, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: dense_act_1, layer type: Activation, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: output_dense, layer type: Dense, input shapes: [[None, 64]], output shape: [None, 10]\n",
      "Layer name: output_softmax, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Creating HLS model\n",
      "Writing HLS project\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "import plotting\n",
    "\n",
    "\n",
    "hls_config_aq = hls4ml.utils.config_from_keras_model(new_model, granularity='name')\n",
    "hls_config_aq['Model']['ReuseFactor'] = 8\n",
    "hls_config_aq['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "hls_config_aq['LayerName']['output_softmax']['Strategy'] = 'Stable'\n",
    "plotting.print_dict(hls_config_aq)\n",
    "\n",
    "save_path = os.path.join(\"Projects\", \"AutoQKeras\")\n",
    "\n",
    "cfg_aq = hls4ml.converters.create_config(backend='Vitis')\n",
    "cfg_aq['IOType'] = 'io_stream'  # Must set this if using CNNs!\n",
    "cfg_aq['HLSConfig'] = hls_config_aq\n",
    "cfg_aq['KerasModel'] = new_model\n",
    "cfg_aq['OutputDir'] = save_path\n",
    "cfg_aq['XilinxPart'] = 'xczu5ev-sfvc784-1-i'\n",
    "\n",
    "hls_model_aq = hls4ml.converters.keras_to_hls(cfg_aq)\n",
    "hls_model_aq.compile()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "81eaf3ff",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "313/313 [==============================] - 1s 2ms/step\n",
      "Accuracy AutoQ Keras:  0.9585\n",
      "Accuracy AutoQ hls4ml: 0.958\n"
     ]
    }
   ],
   "source": [
    "from sklearn.metrics import accuracy_score\n",
    "\n",
    "y_predict_aq = aqmodel.predict(x_test)\n",
    "y_predict_hls4ml_aq = hls_model_aq.predict(np.ascontiguousarray(x_test))\n",
    "\n",
    "\n",
    "accuracy_keras = float(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_predict_aq, axis=1)))\n",
    "accuracy_hls4ml = float(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_predict_hls4ml_aq, axis=1)))\n",
    "\n",
    "print(\"Accuracy AutoQ Keras:  {}\".format(accuracy_keras))\n",
    "print(\"Accuracy AutoQ hls4ml: {}\".format(accuracy_hls4ml))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "66357107",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)\n",
      "  **** SW Build 5238294 on Nov  8 2024\n",
      "  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024\n",
      "  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024\n",
      "  **** Start of session at: Tue Apr  8 17:01:05 2025\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] For user 'theodoros' on host 'theodoros-MS-7D75' (Linux_x86_64 version 6.8.0-57-generic) on Tue Apr 08 17:01:06 EEST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras'\n",
      "WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1'.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.\n",
      "ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.\n",
      "\u001b[1msyn.array_partition.complete_threshold\u001b[0m=\u001b[1msyn.array_partition.throughput_driven\u001b[0m=\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e \n",
      "INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 642.449 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)\n",
      "WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)\n",
      "WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:75)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:79)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:56:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:56:92)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:79)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:83)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:72:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:72:92)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:84:83)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:84:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:88:91)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:88:96)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:101:79)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:101:84)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:93)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:98)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:113:79)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:113:84)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:117:93)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:117:98)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:125:84)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:125:89)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 22 issue(s) in file firmware/myproject.cpp\n",
      "Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)\n",
      "WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_shift_reg.h:47:9)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.86 seconds. CPU system time: 0.75 seconds. Elapsed time: 7.62 seconds; current allocated memory: 651.109 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 200-1995] There were 21,482 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "WARNING: [HLS 200-1995] There were 622,928 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "WARNING: [HLS 200-1995] There were 191,118 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "WARNING: [HLS 200-1995] There were 187,873 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "WARNING: [HLS 200-1995] There were 184,348 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 69,956 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 34,298 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 34,425 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 42,426 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 42,285 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 42,009 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 41,629 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 41,214 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 41,214 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 39,514 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:100:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' (firmware/nnet_utils/nnet_pooling_stream.h:100:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config12>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:100:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<1>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config2::weight_t*, config2::bias_t*) (.62)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>(hls::stream<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config4::scale_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config6::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.39)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.41)' (firmware/nnet_utils/nnet_common.h:44:16)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.41)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' (firmware/nnet_utils/nnet_common.h:46:15)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.39)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' (firmware/nnet_utils/nnet_common.h:46:12)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.60)' (firmware/nnet_utils/nnet_pooling_stream.h:21:16)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) (.54)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&) (.59)' (firmware/nnet_utils/nnet_pooling_stream.h:67:13)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.60)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&) (.59)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config6::in_width> (*) [config6::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&) (.59)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config7::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7_mult::weight_t*, config7_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>::dense(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<1>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config7::in_width> (*) [config7::n_chan], hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*) (.57)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config9::scale_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config11::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.55)' (firmware/nnet_utils/nnet_pooling_stream.h:21:16)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) (.54)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&) (.52)' (firmware/nnet_utils/nnet_pooling_stream.h:67:13)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.55)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&) (.52)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&) (.52)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config12::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>::dense(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<1>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config12>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config12>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config12::weight_t*, config12::bias_t*) (.48)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config12>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config14>(hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config14::scale_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type (*) [config16::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.38)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.37)' (firmware/nnet_utils/nnet_pooling_stream.h:21:16)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[](unsigned long) (.19)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type, config16::in_width> (*) [config16::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&) (.22)' (firmware/nnet_utils/nnet_pooling_stream.h:67:13)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.37)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type, config16::in_width> (*) [config16::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&) (.22)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type, config16::in_width> (*) [config16::n_filt], hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&) (.22)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[](unsigned long) (.19)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type*) (.18)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<2, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<2, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::operator[](unsigned long) (.17)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config18>(nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&) (.15)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type*) (.18)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config18>(nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&) (.15)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config18>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config20>(hls::stream<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, hls::stream<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, config20::scale_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>::operator[](unsigned long) (.12)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, config22>(hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, 0>&, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>::value_type*) (.11)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<2, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<2, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) (.10)' into 'void nnet::res_write<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config22>(nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*, hls::stream<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&) (.8)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, config22>(hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, 0>&, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>::value_type*) (.11)' into 'void nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config22>(hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, 0>&, hls::stream<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config22>(nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*, hls::stream<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&) (.8)' into 'void nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config22>(hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, 0>&, hls::stream<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::normalize<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config24>(hls::stream<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config24::scale_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:41:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::operator[](unsigned long) (.5)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, config26>(hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, 0>&, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::value_type*) (.4)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.3)' into 'void nnet::res_write<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>(nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.1)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, config26>(hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, 0>&, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::value_type*) (.4)' into 'void nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>(hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>(nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.1)' into 'void nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>(hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-291] Loop 'SoftmaxArrayPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:201:9)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:213:27)\n",
      "INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:222:27)\n",
      "INFO: [HLS 214-291] Loop 'SoftmaxInvPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:241:9)\n",
      "INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)\n",
      "INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)\n",
      "INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)\n",
      "INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)\n",
      "INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)\n",
      "INFO: [HLS 214-291] Loop 'BatchNormpack' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9)\n",
      "INFO: [HLS 214-291] Loop 'FiltLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:57:9)\n",
      "INFO: [HLS 214-291] Loop 'PoolLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:62:13)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:205:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:208:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:189:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:192:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:13)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:236:5)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:239:9)\n",
      "INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:228:5)\n",
      "INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:293:9)\n",
      "INFO: [HLS 214-186] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/nnet_utils/nnet_activation_stream.h:213:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_2' (firmware/nnet_utils/nnet_activation_stream.h:222:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config25>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config24>' completely with a factor of 64 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config22>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config22>' completely with a factor of 42 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 42 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 42 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config21>' completely with a factor of 42 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config20>' completely with a factor of 42 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config18>' completely with a factor of 42 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config18>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 42 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 42 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 42 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 42 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 24 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 24 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 24 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 24 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>' completely with a factor of 24 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config15>' completely with a factor of 24 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config14>' completely with a factor of 24 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config12>' completely with a factor of 24 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 144 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 144 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 24 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 144 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 144 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33:9) in function 'nnet::normalize<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>' completely with a factor of 16 (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>(hls::stream<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config4::scale_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>(hls::stream<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config4::scale_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config5>(hls::stream<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config5>(hls::stream<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config7>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config7::in_width> (*) [config7::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(config7_mult::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7_mult::weight_t*, config7_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config7::in_width> (*) [config7::n_chan], hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config9::scale_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config9::scale_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>(hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>(hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config12>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(config12_mult::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config12>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config14>(hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config14::scale_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config14>(hls::stream<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, config14::scale_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config15>(hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config15>(hls::stream<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type, config16::in_width> (*) [config16::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config20>(hls::stream<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, hls::stream<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, config20::scale_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config20>(hls::stream<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, hls::stream<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, config20::scale_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config21>(hls::stream<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config21>(hls::stream<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, 0>&, hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config24>(hls::stream<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config24::scale_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::normalize<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config24>(hls::stream<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config24::scale_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_batchnorm_stream.h:17:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config25>(hls::stream<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config25>(hls::stream<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(config26::accum_t)' into 'void nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'float nnet::softmax_real_val_from_idx<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>(unsigned int)' into 'void nnet::init_exp_table<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>(softmax_config28::exp_table_t*)' (firmware/nnet_utils/nnet_activation.h:149:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::exp_fcn_float(float)' into 'void nnet::init_exp_table<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>(softmax_config28::exp_table_t*)' (firmware/nnet_utils/nnet_activation.h:149:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.275)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.275)' into 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.275)' into 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>) (.270)' into 'ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.234.243)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.261)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.261)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.234.243)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.234.243)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.261)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.234.243)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>(ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config28>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>(hls::stream<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi27ELi12ELS3_5ELS4_3ELi0EELj16EEE7config2EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's4': Complete partitioning on dimension 1. (firmware/weights/s4.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b4': Complete partitioning on dimension 1. (firmware/weights/b4.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b7': Complete partitioning on dimension 1. (firmware/weights/b7.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's9': Complete partitioning on dimension 1. (firmware/weights/s9.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (firmware/weights/b9.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b12': Complete partitioning on dimension 1. (firmware/weights/b12.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's14': Complete partitioning on dimension 1. (firmware/weights/s14.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's20': Complete partitioning on dimension 1. (firmware/weights/s20.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b20': Complete partitioning on dimension 1. (firmware/weights/b20.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b22': Complete partitioning on dimension 1. (firmware/weights/b22.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 's24': Complete partitioning on dimension 1. (firmware/weights/s24.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b24': Complete partitioning on dimension 1. (firmware/weights/b24.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b26': Complete partitioning on dimension 1. (firmware/weights/b26.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config6EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi27ELi12ELS3_5ELS4_3ELi0EELj16EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEPNSD_8weight_tEPNSD_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:274:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data_array': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation_stream.h:193:33)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'exp_res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation_stream.h:219:40)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer26_out' with compact=bit mode in 270-bits (firmware/myproject.cpp:123:40)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer25_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:119:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer24_out' with compact=bit mode in 1920-bits (firmware/myproject.cpp:115:38)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer22_out' with compact=bit mode in 832-bits (firmware/myproject.cpp:111:35)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer21_out' with compact=bit mode in 168-bits (firmware/myproject.cpp:107:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer20_out' with compact=bit mode in 1386-bits (firmware/myproject.cpp:103:38)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer18_out' with compact=bit mode in 672-bits (firmware/myproject.cpp:99:35)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer16_out' with compact=bit mode in 192-bits (firmware/myproject.cpp:94:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer15_out' with compact=bit mode in 192-bits (firmware/myproject.cpp:90:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 960-bits (firmware/myproject.cpp:86:37)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out' with compact=bit mode in 552-bits (firmware/myproject.cpp:82:34)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:78:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:74:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:62:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:58:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 640-bits (firmware/myproject.cpp:70:37)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 368-bits (firmware/myproject.cpp:66:34)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 704-bits (firmware/myproject.cpp:54:37)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 432-bits (firmware/myproject.cpp:50:31)\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj16EEE7config7EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_5' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_6' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_7' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_8' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_9' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi23ELi12ELS3_5ELS4_3ELi0EELj24EEE8config12EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, 0>&)::line_buffer' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_16' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_17' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_18' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_19' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_20' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_21' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_22' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj24EEES6_8config16EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_23' with compact=bit mode in 8-bits\n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_151_1> at firmware/nnet_utils/nnet_activation.h:151:23 \n",
      "INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)\n",
      "INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)\n",
      "INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>(ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>*, config26::weight_t*, config26::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)\n",
      "INFO: [HLS 214-449] Automatically partitioning array 'in_elem' dimension 1 completely based on constant index.\n",
      "INFO: [HLS 214-449] Automatically partitioning array 'alloca' dimension 1 completely based on constant index.\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp' due to pipeline pragma\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma (firmware/nnet_utils/nnet_conv2d_stream.h:28:9)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 92.93 seconds. CPU system time: 1.32 seconds. Elapsed time: 92.95 seconds; current allocated memory: 689.977 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 689.977 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 717.547 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:17) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_activation.h:138: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6.68 seconds. CPU system time: 0 seconds. Elapsed time: 6.7 seconds; current allocated memory: 744.629 MB.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:17) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' into 'nnet::dense_latency_wrapper<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:17) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 20 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config4>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config5>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config12>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config14>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config15>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config18>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, config20>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config21>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config22>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config24>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config25>'\n",
      "\t 'nnet::dense<nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config26>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<44, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config5>'... converting 65 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config15>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<40, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config10>'... converting 65 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<33, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 42u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 42u>, relu_config21>'... converting 169 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<30, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 64u>, relu_config25>'... converting 257 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_common.h:44:19) to (firmware/nnet_utils/nnet_common.h:46:5) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_pooling_stream.h:63:38) to (firmware/nnet_utils/nnet_pooling_stream.h:73:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>'... converting 49 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_pooling_stream.h:63:38) to (firmware/nnet_utils/nnet_pooling_stream.h:73:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>'... converting 33 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_pooling_stream.h:63:38) to (firmware/nnet_utils/nnet_pooling_stream.h:73:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>'... converting 33 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:151:37) to (firmware/nnet_utils/nnet_activation.h:151:23) in function 'nnet::init_exp_table<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config28>'... converting 38 basic blocks.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config28>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:17:21)...111 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<27, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (firmware/nnet_utils/nnet_dense_latency.h:13:27)...634 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_ufixed<4, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:17:21)...19 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:32)...1398 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (firmware/nnet_utils/nnet_mult.h:13:11)...2256 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:21)...119 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 15.11 seconds; current allocated memory: 796.598 MB.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config16>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config6>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config11>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config12>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<23, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config7>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<27, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.18 seconds. CPU system time: 0.13 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1.229 GB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<27, 12, 5, 3, 0>, config2_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_27_12_5_3_0_config2_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<27,12,5,3,0>,16u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_27_12_5_3_0_16u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<27,12,5,3,0>,16u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_12_5_3_0_16u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,16u>,array<ap_fixed<44,19,5,3,0>,16u>,config4>' to 'normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config5>' to 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config6>' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_ufixed<8,2,4,0,0>,16u>,config6>' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config7>' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<23, 12, 5, 3, 0>, config7_mult>' to 'dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_23_12_5_3_0_config7_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<23,12,5,3,0>,16u>,config7>' to 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_16u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed<23,12,5,3,0>,16u>,config7>' to 'conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,16u>,array<ap_fixed<40,19,5,3,0>,16u>,config9>' to 'normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config10>' to 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config11>' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_ufixed<8,2,4,0,0>,16u>,config11>' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config12>' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed,ap_fixed<23,12,5,3,0>,config12_mult>' to 'dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config12_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<23,12,5,3,0>,24u>,config12>' to 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_24u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed<23,12,5,3,0>,24u>,config12>' to 'conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,24u>,array<ap_fixed<40,19,5,3,0>,24u>,config14>' to 'normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,24u>,array<ap_ufixed<8,2,4,0,0>,24u>,relu_config15>' to 'relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 24u>, config16>' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_ufixed<8,2,4,0,0>,24u>,config16>' to 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,9,5,3,0>,config18>' to 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_9_5_3_0_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,24u>,array<ap_fixed<16,9,5,3,0>,42u>,config18>' to 'dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,42u>,array<ap_fixed<33,16,5,3,0>,42u>,config20>' to 'normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,42u>,array<ap_ufixed<4,2,4,0,0>,42u>,relu_config21>' to 'relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_ufixed,ap_fixed<13,10,5,3,0>,config22>' to 'dense_latency_wrapper_ap_ufixed_ap_fixed_13_10_5_3_0_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,42u>,array<ap_fixed<13,10,5,3,0>,64u>,config22>' to 'dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,64u>,array<ap_fixed<30,17,5,3,0>,64u>,config24>' to 'normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,64u>,array<ap_ufixed<4,2,4,0,0>,64u>,relu_config25>' to 'relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_ufixed,ap_fixed<27,15,5,3,0>,config26>' to 'dense_latency_wrapper_ap_ufixed_ap_fixed_27_15_5_3_0_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,64u>,array<ap_fixed<27,15,5,3,0>,10u>,config26>' to 'dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'init_exp_table<ap_fixed<27, 15, 5, 3, 0>, softmax_config28>' to 'init_exp_table_ap_fixed_27_15_5_3_0_softmax_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config28>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config28>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,9,5,3,0>,config18>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_latency_wrapper<ap_ufixed,ap_fixed<13,10,5,3,0>,config22>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.234 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.234 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_27_12_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<27, 12, 5, 3, 0>, config2_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<27, 12, 5, 3, 0>, config2_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.237 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.237 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_27_12_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<27,12,5,3,0>,16u>,config2>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 3, Depth = 3, function 'compute_output_buffer_2d<array,array<ap_fixed<27,12,5,3,0>,16u>,config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.238 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.238 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_12_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 4, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.239 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.239 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 3, Depth = 3, loop 'BatchNormLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.240 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.246 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.246 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config6>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config6>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.246 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.247 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s' (loop 'ReadInputHeight_ReadInputWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation 8 bit ('void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_40', firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_19' and 'call' operation 0 bit ('_ln52', firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115) to 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config6>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.250 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.251 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config7>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config7>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.253 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.253 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_23_12_5_3_0_config7_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<23, 12, 5, 3, 0>, config7_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 3, Depth = 3, function 'dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<23, 12, 5, 3, 0>, config7_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<23,12,5,3,0>,16u>,config7>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 4, Depth = 4, function 'compute_output_buffer_2d<array,array<ap_fixed<23,12,5,3,0>,16u>,config7>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 3, Depth = 3, loop 'BatchNormLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config11>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config11>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.301 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.301 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s' (loop 'ReadInputHeight_ReadInputWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation 8 bit ('void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_50', firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_29' and 'call' operation 0 bit ('_ln52', firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115) to 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config11>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.305 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.306 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config12>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 16u>, config12>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.307 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.308 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config12_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed,ap_fixed<23,12,5,3,0>,config12_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 3, Depth = 3, function 'dense_latency<ap_ufixed,ap_fixed<23,12,5,3,0>,config12_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.75 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 4.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.75 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_24u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<23,12,5,3,0>,24u>,config12>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 4, Depth = 4, function 'compute_output_buffer_2d<array,array<ap_fixed<23,12,5,3,0>,24u>,config12>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 3, Depth = 3, loop 'BatchNormLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 24u>, config16>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 24u>, config16>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s' (loop 'ReadInputHeight_ReadInputWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation 8 bit ('void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_30', firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9' and 'call' operation 0 bit ('_ln52', firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115) to 'shift_line_buffer<array<ap_ufixed<8, 2, 4, 0, 0>, 24u>, config16>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.382 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.383 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_9_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,9,5,3,0>,config18>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2, function 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,9,5,3,0>,config18>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.388 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.388 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.389 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.389 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.390 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.391 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.399 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.402 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_ufixed_ap_fixed_13_10_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_ufixed,ap_fixed<13,10,5,3,0>,config22>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2, function 'dense_latency_wrapper<ap_ufixed,ap_fixed<13,10,5,3,0>,config22>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.408 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.408 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.408 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.409 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.410 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.411 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.424 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.439 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_ufixed_ap_fixed_27_15_5_3_0_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_ufixed,ap_fixed<27,15,5,3,0>,config26>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, function 'dense_latency_wrapper<ap_ufixed,ap_fixed<27,15,5,3,0>,config26>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.462 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.462 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.464 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.465 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'init_exp_table_ap_fixed_27_15_5_3_0_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_1'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_151_1'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.466 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.466 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.469 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.470 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.470 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.470 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer16_out (from pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_U0 to dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer18_out (from dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_U0 to normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer20_out (from normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_U0 to relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer21_out (from relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_U0 to dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer22_out (from dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_U0 to normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer24_out (from normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_U0 to relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer25_out (from relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_U0 to dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer26_out (from dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_U0 to softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.471 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.472 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_cud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_27_12_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_21_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_27_12_5_3_0_config2_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.477 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_27_12_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_27_12_5_3_0_16u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.487 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_12_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_12_5_3_0_16u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.488 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_12ns_38_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_13ns_39_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_27s_14ns_40_1_1': 12 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.490 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.495 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sdEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_seOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sfYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sg8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_shbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sjbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_skbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_slbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_smb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12poolingncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12poolingocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12poolingpcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12poolingqcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12poolingrcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_p_ZZN4nnet12poolingsc4' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.503 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.511 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_63_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dtde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_47_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dudo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_62_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dvdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_46_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dwdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_55_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dxdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_39_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dyd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_54_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dzec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_38_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dAem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_53_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dBew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_37_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dCeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_52_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_36_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_51_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_35_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_50_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_34_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dIfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_49_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_33_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_48_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_32_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_61_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_45_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_60_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_44_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_59_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_43_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_58_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_42_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_57_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_41_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_56_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_40_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dYie' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.523 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_23_12_5_3_0_config7_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_23_12_5_3_0_config7_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.566 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_317' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_318' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_319' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_320' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_321' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_322' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_323' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_324' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_325' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_326' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_327' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_328' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_329' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_289' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_330' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_300' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_331' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_311' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_332' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_316' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_365' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_349' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_366' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_350' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_367' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_351' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_368' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_352' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_369' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_353' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_370' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_354' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_371' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_355' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_372' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_356' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_373' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_357' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_374' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_358' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_375' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_359' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_376' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_360' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_377' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_361' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_378' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_362' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_379' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_363' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_380' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_364' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_397' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_398' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_399' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_400' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_287' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_288' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_290' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_291' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_292' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_293' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_294' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_295' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_296' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_297' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_333' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_334' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_335' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_336' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_337' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_338' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_339' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_340' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_341' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_342' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_343' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_344' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_345' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_346' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_347' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_348' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_381' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_382' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_383' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_384' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_385' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_386' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_387' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_388' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_389' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_390' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_391' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_392' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_393' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_394' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_395' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_396' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_298' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_299' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_301' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_302' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_303' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_304' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_305' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_306' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_307' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_308' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_309' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_310' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_312' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_313' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_314' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_315' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_16u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.656 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.671 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_23s_10ns_32_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_23s_11ns_33_1_1': 12 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.674 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.676 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_Zio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_16u_0_line_buffer_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_8jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12poolin9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12poolinbak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12poolinbbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12poolinbck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12poolinbdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_p_ZZN4nnet12poolinbek' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.682 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.693 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_31_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_30_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2brm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bsm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2btn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bun' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bvn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bwn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bxn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2byn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_29_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bzo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bAo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_28_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bBo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bCo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_27_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bDo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bEo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_26_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bFp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bGp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bHp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bIp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bJp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bKp' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.701 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config12_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_1': 18 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config12_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.761 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_24u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_401' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_412' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_423' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_434' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_415' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_416' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_417' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_418' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_419' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_402' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_420' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_403' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_421' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_404' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_422' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_405' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_424' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_406' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_425' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_407' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_426' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_408' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_427' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_409' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_428' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_410' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_429' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_411' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_430' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_413' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_431' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_414' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_432' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_433' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_24u_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.63 seconds; current allocated memory: 1.924 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.965 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_23s_10ns_32_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_23s_11ns_33_1_1': 14 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config14_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.968 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.970 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bLp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bMq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bNq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bOq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bPq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bQq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bRq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bSr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bTr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_stream_stream_array_ap_ufixed_24u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bUr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinbVr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinbWr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinbXr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinbYs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinbZs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinb0s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinb1s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinb2s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinb3s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinb4t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinb5t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinb6t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinb7t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_p_ZZN4nnet12poolinb8t' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.979 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.994 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_9_5_3_0_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_9_5_3_0_config18_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.005 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.007 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_27_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.007 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.009 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_ufixed_ap_fixed_13_10_5_3_0_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_ufixed_ap_fixed_13_10_5_3_0_config22_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.056 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.097 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_13s_12ns_24_1_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_13s_13ns_25_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.117 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.121 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_ufixed_ap_fixed_27_15_5_3_0_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10s_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10s_13_1_1': 17 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10s_14_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_11s_14_1_1': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_11s_15_1_1': 15 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_12s_14_1_1': 21 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6s_10_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8s_10_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8s_11_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8s_12_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_9s_12_1_1': 8 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_4ns_9s_13_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_ufixed_ap_fixed_27_15_5_3_0_config26_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.132 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.194 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'init_exp_table_ap_fixed_27_15_5_3_0_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_exp_table_ap_fixed_27_15_5_3_0_softmax_config28_s' pipeline 'VITIS_LOOP_151_1' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_27ns_32s_1_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_32ns_1_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_32s_1_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'ctlz_27_27_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_18_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'init_exp_table_ap_fixed_27_15_5_3_0_softmax_config28_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.257 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_b9t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_table_RAM_AUTO_1R1W' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabcau' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_18s_18s_26_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_b9t' using auto ROMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabcau' using auto RAMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.260 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.267 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer28_out' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "WARNING: [HLS 200-656] Deadlocks can occur since process conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<27,12,5,3,0>,16u>,config2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.\n",
      "Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4_U0' to 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4cbu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9_U0' to 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9ccu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_U0' to 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10cdu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config14_U0' to 'start_for_normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config1ceu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_U0' to 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15cfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_U0' to 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config2cgu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_U0' to 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21chv' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_U0' to 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config2civ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_U0' to 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25cjv' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w432_d676_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w704_d676_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w128_d676_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w128_d169_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w368_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w640_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(myproject_fifo_w128_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(myproject_fifo_w128_d25_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(myproject_fifo_w552_d9_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w960_d9_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_U(myproject_fifo_w192_d9_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_U(myproject_fifo_w192_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_U(myproject_fifo_w672_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_U(myproject_fifo_w1386_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer21_out_U(myproject_fifo_w168_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_U(myproject_fifo_w832_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer24_out_U(myproject_fifo_w1920_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer25_out_U(myproject_fifo_w256_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_U(myproject_fifo_w270_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4cbu_U(myproject_start_for_normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4cbu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_U0_U(myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_U0_U(myproject_start_for_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9ccu_U(myproject_start_for_normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9ccu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10cdu_U(myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10cdu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_U0_U(myproject_start_for_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config1ceu_U(myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config1ceu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15cfu_U(myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15cfu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_U0_U(myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config2cgu_U(myproject_start_for_normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config2cgu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21chv_U(myproject_start_for_relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21chv)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_U0_U(myproject_start_for_dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config2civ_U(myproject_start_for_normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config2civ)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25cjv_U(myproject_start_for_relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25cjv)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_U0_U(myproject_start_for_dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_U0_U(myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.274 GB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.277 GB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.75 seconds; current allocated memory: 2.400 GB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 274.02 MHz\n",
      "INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:47; Allocated memory: 1.773 GB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h2m47s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "WARNING: /tools/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.\n",
      "\n",
      "****** Vivado v2024.2 (64-bit)\n",
      "  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024\n",
      "  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024\n",
      "  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024\n",
      "  **** Start of session at: Tue Apr  8 17:03:55 2025\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vitis\"\n",
      "## variable part\n",
      "## set part \"xcvu13p-flga2577-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 27%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "## variable maximum_size\n",
      "## set maximum_size 4096\n",
      "# add_files ${project_name}_prj/solution1/syn/verilog\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xcvu13p-flga2577-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 36760\n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1941.262 ; gain = 445.613 ; free physical = 10825 ; free virtual = 20244\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_12_5_3_0_16u_config2_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_12_5_3_0_16u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_27_12_5_3_0_16u_config2_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_27_12_5_3_0_16u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v:55]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 28 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 28 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_27_12_5_3_0_config2_mult_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_27_12_5_3_0_config2_mult_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_5s_21_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_5s_21_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 21 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_5s_21_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_5s_21_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_5ns_21_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_5ns_21_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 21 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_5ns_21_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_5ns_21_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_6ns_21_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_6ns_21_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 21 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_6ns_21_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_6ns_21_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_6s_21_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_6s_21_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 21 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_6s_21_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_6s_21_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_27_12_5_3_0_config2_mult_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_27_12_5_3_0_config2_mult_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_27_12_5_3_0_16u_config2_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_27_12_5_3_0_16u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_flow_control_loop_pipe' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe.v:11]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_flow_control_loop_pipe' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe.v:11]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_regslice_both' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_regslice_both.v:8]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_regslice_both' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_regslice_both.v:8]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_12_5_3_0_16u_config2_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_27_12_5_3_0_16u_config2_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_27s_13ns_39_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_27s_13ns_39_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 27 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 13 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 39 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_27s_13ns_39_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_27s_13ns_39_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_27s_14ns_40_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_27s_14ns_40_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 27 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 14 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 40 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_27s_14ns_40_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_27s_14ns_40_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_27s_12ns_38_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_27s_12ns_38_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 27 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 38 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_27s_12ns_38_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_27s_12ns_38_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_16u_array_ap_fixed_44_19_5_3_0_16u_config4_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config5_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sdEe' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sdEe.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 26 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sdEe_core' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sdEe.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sdEe_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sdEe.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sdEe' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s_void_pooling2d_cl_sdEe.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config6_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config6_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_16u_config7_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dtde' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dtde.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 13 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dtde_core' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dtde.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dtde_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dtde.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dtde' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s_p_ZZN4nnet25conv_2dtde.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_23_12_5_3_0_config7_mult_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_23_12_5_3_0_config7_mult_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_5ns_12_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_5ns_12_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_5ns_12_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_5ns_12_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_5s_13_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_5s_13_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_5s_13_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_5s_13_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_23_12_5_3_0_config7_mult_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_23_12_5_3_0_config7_mult_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_16u_config7_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_16u_config7_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_23s_11ns_33_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_23s_11ns_33_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 23 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 33 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_23s_11ns_33_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_23s_11ns_33_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_23s_10ns_32_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_23s_10ns_32_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 23 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_23s_10ns_32_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_23s_10ns_32_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_16u_array_ap_fixed_40_19_5_3_0_16u_config9_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config10_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_Zio' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_Zio.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_Zio_core' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_Zio.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 11 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_Zio_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_Zio.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_Zio' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s_void_pooling2d_cl_Zio.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config11_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_16u_config11_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_24u_config12_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_24u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 5 - type: integer \n",
      "\tParameter AddressWidth bound to: 3 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk_core' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 3 - type: integer \n",
      "\tParameter DEPTH bound to: 5 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s_p_ZZN4nnet25conv_2bfk.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_16u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config12_mult_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config12_mult_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_6ns_13_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_6ns_13_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_6ns_13_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_6ns_13_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_8ns_6s_14_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_6s_14_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_8ns_6s_14_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_8ns_6s_14_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config12_mult_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config12_mult_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_24u_config12_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_24u_config12_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_23_12_5_3_0_24u_config12_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config14_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config14_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config14_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_24u_array_ap_fixed_40_19_5_3_0_24u_config14_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_24u_array_ap_ufixed_8_2_4_0_0_24u_relu_config15_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bLp' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bLp.v:55]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 3 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bLp_core' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bLp.v:9]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 3 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bLp_core' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bLp.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bLp' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s_void_pooling2d_cl_bLp.v:55]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_24u_config16_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_24u_config16_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_9_5_3_0_config18_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_9_5_3_0_config18_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_9_5_3_0_config18_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_9_5_3_0_config18_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_9_5_3_0_42u_config18_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_12ns_27_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_12ns_27_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 27 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_12ns_27_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_12ns_27_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_11ns_26_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_11ns_26_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 26 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_11ns_26_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_16s_11ns_26_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_42u_array_ap_fixed_33_16_5_3_0_42u_config20_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_42u_array_ap_ufixed_4_2_4_0_0_42u_relu_config21_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_13_10_5_3_0_config22_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_13_10_5_3_0_config22_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_13_10_5_3_0_config22_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_13_10_5_3_0_config22_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_42u_array_ap_fixed_13_10_5_3_0_64u_config22_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_13s_13ns_25_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_13s_13ns_25_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 13 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 13 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 25 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_13s_13ns_25_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_13s_13ns_25_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_13s_12ns_24_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_13s_12ns_24_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 13 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 24 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_13s_12ns_24_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_13s_12ns_24_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_normalize_array_ap_fixed_64u_array_ap_fixed_30_17_5_3_0_64u_config24_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_64u_array_ap_ufixed_4_2_4_0_0_64u_relu_config25_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_27_15_5_3_0_config26_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_27_15_5_3_0_config26_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_10s_13_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_10s_13_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_10s_13_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_10s_13_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_12s_14_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_12s_14_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 12 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_12s_14_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_12s_14_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_9s_12_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_9s_12_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 9 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_9s_12_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_9s_12_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_11s_15_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_11s_15_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_11s_15_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_11s_15_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_8s_12_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_8s_12_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_8s_12_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_8s_12_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_9s_13_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_9s_13_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 9 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 13 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_9s_13_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_9s_13_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_11s_14_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_11s_14_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 11 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_11s_14_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_11s_14_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_10s_12_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_10s_12_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 12 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_10s_12_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_10s_12_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_8s_11_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_8s_11_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 11 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_8s_11_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_8s_11_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_10s_14_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_10s_14_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 14 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_10s_14_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_10s_14_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_6s_10_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_6s_10_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 10 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_6s_10_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_6s_10_1_1.v:5]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_mul_4ns_8s_10_1_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_8s_10_1_1.v:5]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 4 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 10 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_4ns_8s_10_1_1' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_mul_4ns_8s_10_1_1.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_27_15_5_3_0_config26_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_27_15_5_3_0_config26_s.v:9]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_s' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_64u_array_ap_fixed_27_15_5_3_0_10u_config26_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_b9t' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_b9t.v:7]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-3876] $readmem data file './myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_b9t.dat' is read successfully [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_b9t.v:28]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_b9t' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_invert_b9t.v:7]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabcau' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabcau.v:7]\n",
      "\tParameter DataWidth bound to: 18 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-6155] done synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabcau' (0#1) [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s_exp_tabcau.v:7]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_init_exp_table_ap_fixed_27_15_5_3_0_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_init_exp_table_ap_fixed_27_15_5_3_0_softmax_config28_s.v:9]\n",
      "INFO: [Synth 8-6157] synthesizing module 'myproject_fpext_32ns_64_2_no_dsp_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_fpext_32ns_64_2_no_dsp_1.v:9]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 2 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 64 - type: integer \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2134.199 ; gain = 638.551 ; free physical = 10616 ; free virtual = 20035\n",
      "---------------------------------------------------------------------------------\n",
      "synthesize failed\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "169 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.\n",
      "synth_design failed\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 17:04:04 2025...\n",
      "ERROR: [Synth 8-439] module 'myproject_fpext_32ns_64_2_no_dsp_1_ip' not found [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_fpext_32ns_64_2_no_dsp_1.v:32]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject_fpext_32ns_64_2_no_dsp_1' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_fpext_32ns_64_2_no_dsp_1.v:9]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject_init_exp_table_ap_fixed_27_15_5_3_0_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_init_exp_table_ap_fixed_27_15_5_3_0_softmax_config28_s.v:9]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s.v:9]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config28_s.v:9]\n",
      "ERROR: [Synth 8-6156] failed synthesizing module 'myproject' [/home/theodoros/Documents/AI_ON_FPGA/Projects/AutoQKeras/myproject_prj/solution1/syn/verilog/myproject.v:9]\n",
      "ERROR: [Common 17-69] Command failed: Vivado Synthesis failed\n",
      "    while executing\n",
      "\"exec vivado -mode batch -source vivado_synth.tcl >@ stdout\"\n",
      "    invoked from within\n",
      "\"if {$opt(vsynth)} {\n",
      "    puts \"***** VIVADO SYNTHESIS *****\"\n",
      "    if {[file exist ${project_name}_prj/solution1/syn/verilog]} {\n",
      "        set time_start [...\"\n",
      "    (file \"build_prj.tcl\" line 241)\n",
      "    invoked from within\n",
      "\"source build_prj.tcl\"\n",
      "    (\"uplevel\" body line 1)\n",
      "    invoked from within\n",
      "\"uplevel \\#0 [list source $tclfile] \"\n",
      "\n",
      "INFO: [HLS 200-112] Total CPU user time: 177.72 seconds. Total CPU system time: 6.08 seconds. Total elapsed time: 183.34 seconds; peak allocated memory: 2.400 GB.\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    }
   ],
   "source": [
    "synth = True\n",
    "if synth:\n",
    "    hls_model_aq.build(csim=False, synth=True, vsynth=True)  \n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
