
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "diff_detect:core" "orig"
load port {clk} input -attr xrf 1432 -attr oid 1 -attr vt d -attr @path {/diff_detect/diff_detect:core/clk}
load port {en} input -attr xrf 1433 -attr oid 2 -attr vt d -attr @path {/diff_detect/diff_detect:core/en}
load port {arst_n} input -attr xrf 1434 -attr oid 3 -attr vt d -attr @path {/diff_detect/diff_detect:core/arst_n}
load portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 1435 -attr oid 4 -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load portBus {vin:rsc_0_0:mgc_in_wire.d(29:0)} input 30 {vin:rsc_0_0:mgc_in_wire.d(29)} {vin:rsc_0_0:mgc_in_wire.d(28)} {vin:rsc_0_0:mgc_in_wire.d(27)} {vin:rsc_0_0:mgc_in_wire.d(26)} {vin:rsc_0_0:mgc_in_wire.d(25)} {vin:rsc_0_0:mgc_in_wire.d(24)} {vin:rsc_0_0:mgc_in_wire.d(23)} {vin:rsc_0_0:mgc_in_wire.d(22)} {vin:rsc_0_0:mgc_in_wire.d(21)} {vin:rsc_0_0:mgc_in_wire.d(20)} {vin:rsc_0_0:mgc_in_wire.d(19)} {vin:rsc_0_0:mgc_in_wire.d(18)} {vin:rsc_0_0:mgc_in_wire.d(17)} {vin:rsc_0_0:mgc_in_wire.d(16)} {vin:rsc_0_0:mgc_in_wire.d(15)} {vin:rsc_0_0:mgc_in_wire.d(14)} {vin:rsc_0_0:mgc_in_wire.d(13)} {vin:rsc_0_0:mgc_in_wire.d(12)} {vin:rsc_0_0:mgc_in_wire.d(11)} {vin:rsc_0_0:mgc_in_wire.d(10)} {vin:rsc_0_0:mgc_in_wire.d(9)} {vin:rsc_0_0:mgc_in_wire.d(8)} {vin:rsc_0_0:mgc_in_wire.d(7)} {vin:rsc_0_0:mgc_in_wire.d(6)} {vin:rsc_0_0:mgc_in_wire.d(5)} {vin:rsc_0_0:mgc_in_wire.d(4)} {vin:rsc_0_0:mgc_in_wire.d(3)} {vin:rsc_0_0:mgc_in_wire.d(2)} {vin:rsc_0_0:mgc_in_wire.d(1)} {vin:rsc_0_0:mgc_in_wire.d(0)} -attr xrf 1436 -attr oid 5 -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(29:0)} input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(29:0)} input 30 {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,3)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(2:0)} input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(2:0)} input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(3,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(2:0)} input 3 {D(2)} {D(1)} {D(0)} \
     portBus {DRa(2:0)} input 3 {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux1h(3,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(29:0)} input 30 {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,20)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(19:0)} input 20 {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(19:0)} input 20 {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(19:0)} output 20 {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(20,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(19:0)} input 20 {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(19:0)} input 20 {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(19:0)} output 20 {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(2,3)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(2:0)} input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(2:0)} input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(7:0)} input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(7:0)} input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(8,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(7:0)} input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(7:0)} input 8 {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "reg(1,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRa(0:0)} input 1 {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(3,-1,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(8,10)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(9:0)} input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(9:0)} input 10 {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {A4(9:0)} input 10 {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus {A5(9:0)} input 10 {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus {A6(9:0)} input 10 {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus {A7(9:0)} input 10 {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus {S(2:0)} input.top 3 {S(2)} {S(1)} {S(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(4,8)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(7:0)} input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(7:0)} input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(7:0)} input 8 {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(7:0)} input 8 {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(4,20)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(19:0)} input 20 {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(19:0)} input 20 {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(19:0)} input 20 {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(19:0)} input 20 {A3(19)} {A3(18)} {A3(17)} {A3(16)} {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(19:0)} output 20 {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,1,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(3,-1,1,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,1,1,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,-1,1,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(7:0)} input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(7:0)} input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,4,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(8,8)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(7:0)} input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(7:0)} input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(7:0)} input 8 {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(7:0)} input 8 {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {A4(7:0)} input 8 {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus {A5(7:0)} input 8 {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus {A6(7:0)} input 8 {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus {A7(7:0)} input 8 {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus {S(2:0)} input.top 3 {S(2)} {S(1)} {S(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(8)" "INTERFACE" INV boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load net {i#1.lpi#1(0)} -attr vt d
load net {i#1.lpi#1(1)} -attr vt d
load net {i#1.lpi#1(2)} -attr vt d
load netBundle {i#1.lpi#1} 3 {i#1.lpi#1(0)} {i#1.lpi#1(1)} {i#1.lpi#1(2)} -attr xrf 1437 -attr oid 6 -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {regs.operator<<:din#1.lpi#1.dfm(0)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(1)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(2)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(3)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(4)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(5)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(6)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(7)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(8)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(9)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(10)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(11)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(12)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(13)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(14)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(15)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(16)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(17)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(18)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(19)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(20)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(21)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(22)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(23)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(24)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(25)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(26)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(27)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(28)} -attr vt d
load net {regs.operator<<:din#1.lpi#1.dfm(29)} -attr vt d
load netBundle {regs.operator<<:din#1.lpi#1.dfm} 30 {regs.operator<<:din#1.lpi#1.dfm(0)} {regs.operator<<:din#1.lpi#1.dfm(1)} {regs.operator<<:din#1.lpi#1.dfm(2)} {regs.operator<<:din#1.lpi#1.dfm(3)} {regs.operator<<:din#1.lpi#1.dfm(4)} {regs.operator<<:din#1.lpi#1.dfm(5)} {regs.operator<<:din#1.lpi#1.dfm(6)} {regs.operator<<:din#1.lpi#1.dfm(7)} {regs.operator<<:din#1.lpi#1.dfm(8)} {regs.operator<<:din#1.lpi#1.dfm(9)} {regs.operator<<:din#1.lpi#1.dfm(10)} {regs.operator<<:din#1.lpi#1.dfm(11)} {regs.operator<<:din#1.lpi#1.dfm(12)} {regs.operator<<:din#1.lpi#1.dfm(13)} {regs.operator<<:din#1.lpi#1.dfm(14)} {regs.operator<<:din#1.lpi#1.dfm(15)} {regs.operator<<:din#1.lpi#1.dfm(16)} {regs.operator<<:din#1.lpi#1.dfm(17)} {regs.operator<<:din#1.lpi#1.dfm(18)} {regs.operator<<:din#1.lpi#1.dfm(19)} {regs.operator<<:din#1.lpi#1.dfm(20)} {regs.operator<<:din#1.lpi#1.dfm(21)} {regs.operator<<:din#1.lpi#1.dfm(22)} {regs.operator<<:din#1.lpi#1.dfm(23)} {regs.operator<<:din#1.lpi#1.dfm(24)} {regs.operator<<:din#1.lpi#1.dfm(25)} {regs.operator<<:din#1.lpi#1.dfm(26)} {regs.operator<<:din#1.lpi#1.dfm(27)} {regs.operator<<:din#1.lpi#1.dfm(28)} {regs.operator<<:din#1.lpi#1.dfm(29)} -attr xrf 1438 -attr oid 7 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {SHIFT:i#1.lpi#3(0)} -attr vt d
load net {SHIFT:i#1.lpi#3(1)} -attr vt d
load net {SHIFT:i#1.lpi#3(2)} -attr vt d
load netBundle {SHIFT:i#1.lpi#3} 3 {SHIFT:i#1.lpi#3(0)} {SHIFT:i#1.lpi#3(1)} {SHIFT:i#1.lpi#3(2)} -attr xrf 1439 -attr oid 8 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load net {regs.regs(2).sva.sg2(0)} -attr vt d
load net {regs.regs(2).sva.sg2(1)} -attr vt d
load net {regs.regs(2).sva.sg2(2)} -attr vt d
load net {regs.regs(2).sva.sg2(3)} -attr vt d
load net {regs.regs(2).sva.sg2(4)} -attr vt d
load net {regs.regs(2).sva.sg2(5)} -attr vt d
load net {regs.regs(2).sva.sg2(6)} -attr vt d
load net {regs.regs(2).sva.sg2(7)} -attr vt d
load netBundle {regs.regs(2).sva.sg2} 8 {regs.regs(2).sva.sg2(0)} {regs.regs(2).sva.sg2(1)} {regs.regs(2).sva.sg2(2)} {regs.regs(2).sva.sg2(3)} {regs.regs(2).sva.sg2(4)} {regs.regs(2).sva.sg2(5)} {regs.regs(2).sva.sg2(6)} {regs.regs(2).sva.sg2(7)} -attr xrf 1440 -attr oid 9 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva#2(0)} -attr vt d
load net {regs.regs(2).sva#2(1)} -attr vt d
load net {regs.regs(2).sva#2(2)} -attr vt d
load net {regs.regs(2).sva#2(3)} -attr vt d
load net {regs.regs(2).sva#2(4)} -attr vt d
load net {regs.regs(2).sva#2(5)} -attr vt d
load net {regs.regs(2).sva#2(6)} -attr vt d
load net {regs.regs(2).sva#2(7)} -attr vt d
load net {regs.regs(2).sva#2(8)} -attr vt d
load net {regs.regs(2).sva#2(9)} -attr vt d
load net {regs.regs(2).sva#2(10)} -attr vt d
load net {regs.regs(2).sva#2(11)} -attr vt d
load net {regs.regs(2).sva#2(12)} -attr vt d
load net {regs.regs(2).sva#2(13)} -attr vt d
load net {regs.regs(2).sva#2(14)} -attr vt d
load net {regs.regs(2).sva#2(15)} -attr vt d
load net {regs.regs(2).sva#2(16)} -attr vt d
load net {regs.regs(2).sva#2(17)} -attr vt d
load net {regs.regs(2).sva#2(18)} -attr vt d
load net {regs.regs(2).sva#2(19)} -attr vt d
load netBundle {regs.regs(2).sva#2} 20 {regs.regs(2).sva#2(0)} {regs.regs(2).sva#2(1)} {regs.regs(2).sva#2(2)} {regs.regs(2).sva#2(3)} {regs.regs(2).sva#2(4)} {regs.regs(2).sva#2(5)} {regs.regs(2).sva#2(6)} {regs.regs(2).sva#2(7)} {regs.regs(2).sva#2(8)} {regs.regs(2).sva#2(9)} {regs.regs(2).sva#2(10)} {regs.regs(2).sva#2(11)} {regs.regs(2).sva#2(12)} {regs.regs(2).sva#2(13)} {regs.regs(2).sva#2(14)} {regs.regs(2).sva#2(15)} {regs.regs(2).sva#2(16)} {regs.regs(2).sva#2(17)} {regs.regs(2).sva#2(18)} {regs.regs(2).sva#2(19)} -attr xrf 1441 -attr oid 10 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(1).sva.sg2(0)} -attr vt d
load net {regs.regs(1).sva.sg2(1)} -attr vt d
load net {regs.regs(1).sva.sg2(2)} -attr vt d
load net {regs.regs(1).sva.sg2(3)} -attr vt d
load net {regs.regs(1).sva.sg2(4)} -attr vt d
load net {regs.regs(1).sva.sg2(5)} -attr vt d
load net {regs.regs(1).sva.sg2(6)} -attr vt d
load net {regs.regs(1).sva.sg2(7)} -attr vt d
load netBundle {regs.regs(1).sva.sg2} 8 {regs.regs(1).sva.sg2(0)} {regs.regs(1).sva.sg2(1)} {regs.regs(1).sva.sg2(2)} {regs.regs(1).sva.sg2(3)} {regs.regs(1).sva.sg2(4)} {regs.regs(1).sva.sg2(5)} {regs.regs(1).sva.sg2(6)} {regs.regs(1).sva.sg2(7)} -attr xrf 1442 -attr oid 11 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva#2(0)} -attr vt d
load net {regs.regs(1).sva#2(1)} -attr vt d
load net {regs.regs(1).sva#2(2)} -attr vt d
load net {regs.regs(1).sva#2(3)} -attr vt d
load net {regs.regs(1).sva#2(4)} -attr vt d
load net {regs.regs(1).sva#2(5)} -attr vt d
load net {regs.regs(1).sva#2(6)} -attr vt d
load net {regs.regs(1).sva#2(7)} -attr vt d
load net {regs.regs(1).sva#2(8)} -attr vt d
load net {regs.regs(1).sva#2(9)} -attr vt d
load net {regs.regs(1).sva#2(10)} -attr vt d
load net {regs.regs(1).sva#2(11)} -attr vt d
load net {regs.regs(1).sva#2(12)} -attr vt d
load net {regs.regs(1).sva#2(13)} -attr vt d
load net {regs.regs(1).sva#2(14)} -attr vt d
load net {regs.regs(1).sva#2(15)} -attr vt d
load net {regs.regs(1).sva#2(16)} -attr vt d
load net {regs.regs(1).sva#2(17)} -attr vt d
load net {regs.regs(1).sva#2(18)} -attr vt d
load net {regs.regs(1).sva#2(19)} -attr vt d
load netBundle {regs.regs(1).sva#2} 20 {regs.regs(1).sva#2(0)} {regs.regs(1).sva#2(1)} {regs.regs(1).sva#2(2)} {regs.regs(1).sva#2(3)} {regs.regs(1).sva#2(4)} {regs.regs(1).sva#2(5)} {regs.regs(1).sva#2(6)} {regs.regs(1).sva#2(7)} {regs.regs(1).sva#2(8)} {regs.regs(1).sva#2(9)} {regs.regs(1).sva#2(10)} {regs.regs(1).sva#2(11)} {regs.regs(1).sva#2(12)} {regs.regs(1).sva#2(13)} {regs.regs(1).sva#2(14)} {regs.regs(1).sva#2(15)} {regs.regs(1).sva#2(16)} {regs.regs(1).sva#2(17)} {regs.regs(1).sva#2(18)} {regs.regs(1).sva#2(19)} -attr xrf 1443 -attr oid 12 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(3).sva.sg2(0)} -attr vt d
load net {regs.regs(3).sva.sg2(1)} -attr vt d
load net {regs.regs(3).sva.sg2(2)} -attr vt d
load net {regs.regs(3).sva.sg2(3)} -attr vt d
load net {regs.regs(3).sva.sg2(4)} -attr vt d
load net {regs.regs(3).sva.sg2(5)} -attr vt d
load net {regs.regs(3).sva.sg2(6)} -attr vt d
load net {regs.regs(3).sva.sg2(7)} -attr vt d
load netBundle {regs.regs(3).sva.sg2} 8 {regs.regs(3).sva.sg2(0)} {regs.regs(3).sva.sg2(1)} {regs.regs(3).sva.sg2(2)} {regs.regs(3).sva.sg2(3)} {regs.regs(3).sva.sg2(4)} {regs.regs(3).sva.sg2(5)} {regs.regs(3).sva.sg2(6)} {regs.regs(3).sva.sg2(7)} -attr xrf 1444 -attr oid 13 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva#2(0)} -attr vt d
load net {regs.regs(3).sva#2(1)} -attr vt d
load net {regs.regs(3).sva#2(2)} -attr vt d
load net {regs.regs(3).sva#2(3)} -attr vt d
load net {regs.regs(3).sva#2(4)} -attr vt d
load net {regs.regs(3).sva#2(5)} -attr vt d
load net {regs.regs(3).sva#2(6)} -attr vt d
load net {regs.regs(3).sva#2(7)} -attr vt d
load net {regs.regs(3).sva#2(8)} -attr vt d
load net {regs.regs(3).sva#2(9)} -attr vt d
load net {regs.regs(3).sva#2(10)} -attr vt d
load net {regs.regs(3).sva#2(11)} -attr vt d
load net {regs.regs(3).sva#2(12)} -attr vt d
load net {regs.regs(3).sva#2(13)} -attr vt d
load net {regs.regs(3).sva#2(14)} -attr vt d
load net {regs.regs(3).sva#2(15)} -attr vt d
load net {regs.regs(3).sva#2(16)} -attr vt d
load net {regs.regs(3).sva#2(17)} -attr vt d
load net {regs.regs(3).sva#2(18)} -attr vt d
load net {regs.regs(3).sva#2(19)} -attr vt d
load netBundle {regs.regs(3).sva#2} 20 {regs.regs(3).sva#2(0)} {regs.regs(3).sva#2(1)} {regs.regs(3).sva#2(2)} {regs.regs(3).sva#2(3)} {regs.regs(3).sva#2(4)} {regs.regs(3).sva#2(5)} {regs.regs(3).sva#2(6)} {regs.regs(3).sva#2(7)} {regs.regs(3).sva#2(8)} {regs.regs(3).sva#2(9)} {regs.regs(3).sva#2(10)} {regs.regs(3).sva#2(11)} {regs.regs(3).sva#2(12)} {regs.regs(3).sva#2(13)} {regs.regs(3).sva#2(14)} {regs.regs(3).sva#2(15)} {regs.regs(3).sva#2(16)} {regs.regs(3).sva#2(17)} {regs.regs(3).sva#2(18)} {regs.regs(3).sva#2(19)} -attr xrf 1445 -attr oid 14 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(0)#1.sva.sg2(0)} -attr vt d
load net {regs.regs(0)#1.sva.sg2(1)} -attr vt d
load net {regs.regs(0)#1.sva.sg2(2)} -attr vt d
load net {regs.regs(0)#1.sva.sg2(3)} -attr vt d
load net {regs.regs(0)#1.sva.sg2(4)} -attr vt d
load net {regs.regs(0)#1.sva.sg2(5)} -attr vt d
load net {regs.regs(0)#1.sva.sg2(6)} -attr vt d
load net {regs.regs(0)#1.sva.sg2(7)} -attr vt d
load netBundle {regs.regs(0)#1.sva.sg2} 8 {regs.regs(0)#1.sva.sg2(0)} {regs.regs(0)#1.sva.sg2(1)} {regs.regs(0)#1.sva.sg2(2)} {regs.regs(0)#1.sva.sg2(3)} {regs.regs(0)#1.sva.sg2(4)} {regs.regs(0)#1.sva.sg2(5)} {regs.regs(0)#1.sva.sg2(6)} {regs.regs(0)#1.sva.sg2(7)} -attr xrf 1446 -attr oid 15 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva#2(0)} -attr vt d
load net {regs.regs(0)#1.sva#2(1)} -attr vt d
load net {regs.regs(0)#1.sva#2(2)} -attr vt d
load net {regs.regs(0)#1.sva#2(3)} -attr vt d
load net {regs.regs(0)#1.sva#2(4)} -attr vt d
load net {regs.regs(0)#1.sva#2(5)} -attr vt d
load net {regs.regs(0)#1.sva#2(6)} -attr vt d
load net {regs.regs(0)#1.sva#2(7)} -attr vt d
load net {regs.regs(0)#1.sva#2(8)} -attr vt d
load net {regs.regs(0)#1.sva#2(9)} -attr vt d
load net {regs.regs(0)#1.sva#2(10)} -attr vt d
load net {regs.regs(0)#1.sva#2(11)} -attr vt d
load net {regs.regs(0)#1.sva#2(12)} -attr vt d
load net {regs.regs(0)#1.sva#2(13)} -attr vt d
load net {regs.regs(0)#1.sva#2(14)} -attr vt d
load net {regs.regs(0)#1.sva#2(15)} -attr vt d
load net {regs.regs(0)#1.sva#2(16)} -attr vt d
load net {regs.regs(0)#1.sva#2(17)} -attr vt d
load net {regs.regs(0)#1.sva#2(18)} -attr vt d
load net {regs.regs(0)#1.sva#2(19)} -attr vt d
load netBundle {regs.regs(0)#1.sva#2} 20 {regs.regs(0)#1.sva#2(0)} {regs.regs(0)#1.sva#2(1)} {regs.regs(0)#1.sva#2(2)} {regs.regs(0)#1.sva#2(3)} {regs.regs(0)#1.sva#2(4)} {regs.regs(0)#1.sva#2(5)} {regs.regs(0)#1.sva#2(6)} {regs.regs(0)#1.sva#2(7)} {regs.regs(0)#1.sva#2(8)} {regs.regs(0)#1.sva#2(9)} {regs.regs(0)#1.sva#2(10)} {regs.regs(0)#1.sva#2(11)} {regs.regs(0)#1.sva#2(12)} {regs.regs(0)#1.sva#2(13)} {regs.regs(0)#1.sva#2(14)} {regs.regs(0)#1.sva#2(15)} {regs.regs(0)#1.sva#2(16)} {regs.regs(0)#1.sva#2(17)} {regs.regs(0)#1.sva#2(18)} {regs.regs(0)#1.sva#2(19)} -attr xrf 1447 -attr oid 16 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(4).sva.sg2(0)} -attr vt d
load net {regs.regs(4).sva.sg2(1)} -attr vt d
load net {regs.regs(4).sva.sg2(2)} -attr vt d
load net {regs.regs(4).sva.sg2(3)} -attr vt d
load net {regs.regs(4).sva.sg2(4)} -attr vt d
load net {regs.regs(4).sva.sg2(5)} -attr vt d
load net {regs.regs(4).sva.sg2(6)} -attr vt d
load net {regs.regs(4).sva.sg2(7)} -attr vt d
load netBundle {regs.regs(4).sva.sg2} 8 {regs.regs(4).sva.sg2(0)} {regs.regs(4).sva.sg2(1)} {regs.regs(4).sva.sg2(2)} {regs.regs(4).sva.sg2(3)} {regs.regs(4).sva.sg2(4)} {regs.regs(4).sva.sg2(5)} {regs.regs(4).sva.sg2(6)} {regs.regs(4).sva.sg2(7)} -attr xrf 1448 -attr oid 17 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva#2(0)} -attr vt d
load net {regs.regs(4).sva#2(1)} -attr vt d
load net {regs.regs(4).sva#2(2)} -attr vt d
load net {regs.regs(4).sva#2(3)} -attr vt d
load net {regs.regs(4).sva#2(4)} -attr vt d
load net {regs.regs(4).sva#2(5)} -attr vt d
load net {regs.regs(4).sva#2(6)} -attr vt d
load net {regs.regs(4).sva#2(7)} -attr vt d
load net {regs.regs(4).sva#2(8)} -attr vt d
load net {regs.regs(4).sva#2(9)} -attr vt d
load net {regs.regs(4).sva#2(10)} -attr vt d
load net {regs.regs(4).sva#2(11)} -attr vt d
load net {regs.regs(4).sva#2(12)} -attr vt d
load net {regs.regs(4).sva#2(13)} -attr vt d
load net {regs.regs(4).sva#2(14)} -attr vt d
load net {regs.regs(4).sva#2(15)} -attr vt d
load net {regs.regs(4).sva#2(16)} -attr vt d
load net {regs.regs(4).sva#2(17)} -attr vt d
load net {regs.regs(4).sva#2(18)} -attr vt d
load net {regs.regs(4).sva#2(19)} -attr vt d
load netBundle {regs.regs(4).sva#2} 20 {regs.regs(4).sva#2(0)} {regs.regs(4).sva#2(1)} {regs.regs(4).sva#2(2)} {regs.regs(4).sva#2(3)} {regs.regs(4).sva#2(4)} {regs.regs(4).sva#2(5)} {regs.regs(4).sva#2(6)} {regs.regs(4).sva#2(7)} {regs.regs(4).sva#2(8)} {regs.regs(4).sva#2(9)} {regs.regs(4).sva#2(10)} {regs.regs(4).sva#2(11)} {regs.regs(4).sva#2(12)} {regs.regs(4).sva#2(13)} {regs.regs(4).sva#2(14)} {regs.regs(4).sva#2(15)} {regs.regs(4).sva#2(16)} {regs.regs(4).sva#2(17)} {regs.regs(4).sva#2(18)} {regs.regs(4).sva#2(19)} -attr xrf 1449 -attr oid 18 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(0)} -attr vt d
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(1)} -attr vt d
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(2)} -attr vt d
load netBundle {SHIFT:i#1.lpi#1.dfm#2:mx0} 3 {SHIFT:i#1.lpi#1.dfm#2:mx0(0)} {SHIFT:i#1.lpi#1.dfm#2:mx0(1)} {SHIFT:i#1.lpi#1.dfm#2:mx0(2)} -attr xrf 1450 -attr oid 19 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#1.dfm#2:mx0}
load net {abs:a#5.sva(0)} -attr vt d
load net {abs:a#5.sva(1)} -attr vt d
load net {abs:a#5.sva(2)} -attr vt d
load net {abs:a#5.sva(3)} -attr vt d
load net {abs:a#5.sva(4)} -attr vt d
load net {abs:a#5.sva(5)} -attr vt d
load net {abs:a#5.sva(6)} -attr vt d
load net {abs:a#5.sva(7)} -attr vt d
load net {abs:a#5.sva(8)} -attr vt d
load net {abs:a#5.sva(9)} -attr vt d
load netBundle {abs:a#5.sva} 10 {abs:a#5.sva(0)} {abs:a#5.sva(1)} {abs:a#5.sva(2)} {abs:a#5.sva(3)} {abs:a#5.sva(4)} {abs:a#5.sva(5)} {abs:a#5.sva(6)} {abs:a#5.sva(7)} {abs:a#5.sva(8)} {abs:a#5.sva(9)} -attr xrf 1451 -attr oid 20 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#4.sva(0)} -attr vt d
load net {abs:a#4.sva(1)} -attr vt d
load net {abs:a#4.sva(2)} -attr vt d
load net {abs:a#4.sva(3)} -attr vt d
load net {abs:a#4.sva(4)} -attr vt d
load net {abs:a#4.sva(5)} -attr vt d
load net {abs:a#4.sva(6)} -attr vt d
load net {abs:a#4.sva(7)} -attr vt d
load net {abs:a#4.sva(8)} -attr vt d
load net {abs:a#4.sva(9)} -attr vt d
load netBundle {abs:a#4.sva} 10 {abs:a#4.sva(0)} {abs:a#4.sva(1)} {abs:a#4.sva(2)} {abs:a#4.sva(3)} {abs:a#4.sva(4)} {abs:a#4.sva(5)} {abs:a#4.sva(6)} {abs:a#4.sva(7)} {abs:a#4.sva(8)} {abs:a#4.sva(9)} -attr xrf 1452 -attr oid 21 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(0)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(1)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(2)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(3)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(4)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(5)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(6)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(7)} -attr vt d
load netBundle {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2} 8 {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(0)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(1)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(2)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(3)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(4)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(5)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(6)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(7)} -attr xrf 1453 -attr oid 22 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(0)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(1)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(2)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(3)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(4)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(5)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(6)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(7)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(8)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(9)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(10)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(11)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(12)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(13)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(14)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(15)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(16)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(17)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(18)} -attr vt d
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(19)} -attr vt d
load netBundle {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1} 20 {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(0)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(1)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(2)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(3)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(4)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(5)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(6)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(7)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(8)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(9)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(10)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(11)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(12)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(13)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(14)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(15)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(16)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(17)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(18)} {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(19)} -attr xrf 1454 -attr oid 23 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:acc.ssc(0)} -attr vt d
load net {SHIFT:if:else:else:else:acc.ssc(1)} -attr vt d
load netBundle {SHIFT:if:else:else:else:acc.ssc} 2 {SHIFT:if:else:else:else:acc.ssc(0)} {SHIFT:if:else:else:else:acc.ssc(1)} -attr xrf 1455 -attr oid 24 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:acc.ssc}
load net {i#1.sva(0)} -attr vt d
load net {i#1.sva(1)} -attr vt d
load net {i#1.sva(2)} -attr vt d
load netBundle {i#1.sva} 3 {i#1.sva(0)} {i#1.sva(1)} {i#1.sva(2)} -attr xrf 1456 -attr oid 25 -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load net {SHIFT:acc#1.psp(0)} -attr vt d
load net {SHIFT:acc#1.psp(1)} -attr vt d
load net {SHIFT:acc#1.psp(2)} -attr vt d
load netBundle {SHIFT:acc#1.psp} 3 {SHIFT:acc#1.psp(0)} {SHIFT:acc#1.psp(1)} {SHIFT:acc#1.psp(2)} -attr xrf 1457 -attr oid 26 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:acc#1.psp}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load netBundle {mux.itm} 30 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} -attr xrf 1458 -attr oid 27 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux#2.itm(0)} -attr vt d
load net {mux#2.itm(1)} -attr vt d
load net {mux#2.itm(2)} -attr vt d
load netBundle {mux#2.itm} 3 {mux#2.itm(0)} {mux#2.itm(1)} {mux#2.itm(2)} -attr xrf 1459 -attr oid 28 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#2.itm}
load net {mux1h.itm(0)} -attr vt d
load net {mux1h.itm(1)} -attr vt d
load net {mux1h.itm(2)} -attr vt d
load net {mux1h.itm(3)} -attr vt d
load net {mux1h.itm(4)} -attr vt d
load net {mux1h.itm(5)} -attr vt d
load net {mux1h.itm(6)} -attr vt d
load net {mux1h.itm(7)} -attr vt d
load net {mux1h.itm(8)} -attr vt d
load net {mux1h.itm(9)} -attr vt d
load net {mux1h.itm(10)} -attr vt d
load net {mux1h.itm(11)} -attr vt d
load net {mux1h.itm(12)} -attr vt d
load net {mux1h.itm(13)} -attr vt d
load net {mux1h.itm(14)} -attr vt d
load net {mux1h.itm(15)} -attr vt d
load net {mux1h.itm(16)} -attr vt d
load net {mux1h.itm(17)} -attr vt d
load net {mux1h.itm(18)} -attr vt d
load net {mux1h.itm(19)} -attr vt d
load net {mux1h.itm(20)} -attr vt d
load net {mux1h.itm(21)} -attr vt d
load net {mux1h.itm(22)} -attr vt d
load net {mux1h.itm(23)} -attr vt d
load net {mux1h.itm(24)} -attr vt d
load net {mux1h.itm(25)} -attr vt d
load net {mux1h.itm(26)} -attr vt d
load net {mux1h.itm(27)} -attr vt d
load net {mux1h.itm(28)} -attr vt d
load net {mux1h.itm(29)} -attr vt d
load netBundle {mux1h.itm} 30 {mux1h.itm(0)} {mux1h.itm(1)} {mux1h.itm(2)} {mux1h.itm(3)} {mux1h.itm(4)} {mux1h.itm(5)} {mux1h.itm(6)} {mux1h.itm(7)} {mux1h.itm(8)} {mux1h.itm(9)} {mux1h.itm(10)} {mux1h.itm(11)} {mux1h.itm(12)} {mux1h.itm(13)} {mux1h.itm(14)} {mux1h.itm(15)} {mux1h.itm(16)} {mux1h.itm(17)} {mux1h.itm(18)} {mux1h.itm(19)} {mux1h.itm(20)} {mux1h.itm(21)} {mux1h.itm(22)} {mux1h.itm(23)} {mux1h.itm(24)} {mux1h.itm(25)} {mux1h.itm(26)} {mux1h.itm(27)} {mux1h.itm(28)} {mux1h.itm(29)} -attr xrf 1460 -attr oid 29 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux#3.itm(0)} -attr vt d
load net {mux#3.itm(1)} -attr vt d
load net {mux#3.itm(2)} -attr vt d
load net {mux#3.itm(3)} -attr vt d
load net {mux#3.itm(4)} -attr vt d
load net {mux#3.itm(5)} -attr vt d
load net {mux#3.itm(6)} -attr vt d
load net {mux#3.itm(7)} -attr vt d
load net {mux#3.itm(8)} -attr vt d
load net {mux#3.itm(9)} -attr vt d
load net {mux#3.itm(10)} -attr vt d
load net {mux#3.itm(11)} -attr vt d
load net {mux#3.itm(12)} -attr vt d
load net {mux#3.itm(13)} -attr vt d
load net {mux#3.itm(14)} -attr vt d
load net {mux#3.itm(15)} -attr vt d
load net {mux#3.itm(16)} -attr vt d
load net {mux#3.itm(17)} -attr vt d
load net {mux#3.itm(18)} -attr vt d
load net {mux#3.itm(19)} -attr vt d
load netBundle {mux#3.itm} 20 {mux#3.itm(0)} {mux#3.itm(1)} {mux#3.itm(2)} {mux#3.itm(3)} {mux#3.itm(4)} {mux#3.itm(5)} {mux#3.itm(6)} {mux#3.itm(7)} {mux#3.itm(8)} {mux#3.itm(9)} {mux#3.itm(10)} {mux#3.itm(11)} {mux#3.itm(12)} {mux#3.itm(13)} {mux#3.itm(14)} {mux#3.itm(15)} {mux#3.itm(16)} {mux#3.itm(17)} {mux#3.itm(18)} {mux#3.itm(19)} -attr xrf 1461 -attr oid 30 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#4.itm(0)} -attr vt d
load net {mux#4.itm(1)} -attr vt d
load net {mux#4.itm(2)} -attr vt d
load net {mux#4.itm(3)} -attr vt d
load net {mux#4.itm(4)} -attr vt d
load net {mux#4.itm(5)} -attr vt d
load net {mux#4.itm(6)} -attr vt d
load net {mux#4.itm(7)} -attr vt d
load net {mux#4.itm(8)} -attr vt d
load net {mux#4.itm(9)} -attr vt d
load net {mux#4.itm(10)} -attr vt d
load net {mux#4.itm(11)} -attr vt d
load net {mux#4.itm(12)} -attr vt d
load net {mux#4.itm(13)} -attr vt d
load net {mux#4.itm(14)} -attr vt d
load net {mux#4.itm(15)} -attr vt d
load net {mux#4.itm(16)} -attr vt d
load net {mux#4.itm(17)} -attr vt d
load net {mux#4.itm(18)} -attr vt d
load net {mux#4.itm(19)} -attr vt d
load netBundle {mux#4.itm} 20 {mux#4.itm(0)} {mux#4.itm(1)} {mux#4.itm(2)} {mux#4.itm(3)} {mux#4.itm(4)} {mux#4.itm(5)} {mux#4.itm(6)} {mux#4.itm(7)} {mux#4.itm(8)} {mux#4.itm(9)} {mux#4.itm(10)} {mux#4.itm(11)} {mux#4.itm(12)} {mux#4.itm(13)} {mux#4.itm(14)} {mux#4.itm(15)} {mux#4.itm(16)} {mux#4.itm(17)} {mux#4.itm(18)} {mux#4.itm(19)} -attr xrf 1462 -attr oid 31 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#5.itm(0)} -attr vt d
load net {mux#5.itm(1)} -attr vt d
load net {mux#5.itm(2)} -attr vt d
load net {mux#5.itm(3)} -attr vt d
load net {mux#5.itm(4)} -attr vt d
load net {mux#5.itm(5)} -attr vt d
load net {mux#5.itm(6)} -attr vt d
load net {mux#5.itm(7)} -attr vt d
load net {mux#5.itm(8)} -attr vt d
load net {mux#5.itm(9)} -attr vt d
load net {mux#5.itm(10)} -attr vt d
load net {mux#5.itm(11)} -attr vt d
load net {mux#5.itm(12)} -attr vt d
load net {mux#5.itm(13)} -attr vt d
load net {mux#5.itm(14)} -attr vt d
load net {mux#5.itm(15)} -attr vt d
load net {mux#5.itm(16)} -attr vt d
load net {mux#5.itm(17)} -attr vt d
load net {mux#5.itm(18)} -attr vt d
load net {mux#5.itm(19)} -attr vt d
load netBundle {mux#5.itm} 20 {mux#5.itm(0)} {mux#5.itm(1)} {mux#5.itm(2)} {mux#5.itm(3)} {mux#5.itm(4)} {mux#5.itm(5)} {mux#5.itm(6)} {mux#5.itm(7)} {mux#5.itm(8)} {mux#5.itm(9)} {mux#5.itm(10)} {mux#5.itm(11)} {mux#5.itm(12)} {mux#5.itm(13)} {mux#5.itm(14)} {mux#5.itm(15)} {mux#5.itm(16)} {mux#5.itm(17)} {mux#5.itm(18)} {mux#5.itm(19)} -attr xrf 1463 -attr oid 32 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#6.itm(0)} -attr vt d
load net {mux#6.itm(1)} -attr vt d
load net {mux#6.itm(2)} -attr vt d
load net {mux#6.itm(3)} -attr vt d
load net {mux#6.itm(4)} -attr vt d
load net {mux#6.itm(5)} -attr vt d
load net {mux#6.itm(6)} -attr vt d
load net {mux#6.itm(7)} -attr vt d
load net {mux#6.itm(8)} -attr vt d
load net {mux#6.itm(9)} -attr vt d
load net {mux#6.itm(10)} -attr vt d
load net {mux#6.itm(11)} -attr vt d
load net {mux#6.itm(12)} -attr vt d
load net {mux#6.itm(13)} -attr vt d
load net {mux#6.itm(14)} -attr vt d
load net {mux#6.itm(15)} -attr vt d
load net {mux#6.itm(16)} -attr vt d
load net {mux#6.itm(17)} -attr vt d
load net {mux#6.itm(18)} -attr vt d
load net {mux#6.itm(19)} -attr vt d
load netBundle {mux#6.itm} 20 {mux#6.itm(0)} {mux#6.itm(1)} {mux#6.itm(2)} {mux#6.itm(3)} {mux#6.itm(4)} {mux#6.itm(5)} {mux#6.itm(6)} {mux#6.itm(7)} {mux#6.itm(8)} {mux#6.itm(9)} {mux#6.itm(10)} {mux#6.itm(11)} {mux#6.itm(12)} {mux#6.itm(13)} {mux#6.itm(14)} {mux#6.itm(15)} {mux#6.itm(16)} {mux#6.itm(17)} {mux#6.itm(18)} {mux#6.itm(19)} -attr xrf 1464 -attr oid 33 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#7.itm(0)} -attr vt d
load net {mux#7.itm(1)} -attr vt d
load net {mux#7.itm(2)} -attr vt d
load net {mux#7.itm(3)} -attr vt d
load net {mux#7.itm(4)} -attr vt d
load net {mux#7.itm(5)} -attr vt d
load net {mux#7.itm(6)} -attr vt d
load net {mux#7.itm(7)} -attr vt d
load net {mux#7.itm(8)} -attr vt d
load net {mux#7.itm(9)} -attr vt d
load net {mux#7.itm(10)} -attr vt d
load net {mux#7.itm(11)} -attr vt d
load net {mux#7.itm(12)} -attr vt d
load net {mux#7.itm(13)} -attr vt d
load net {mux#7.itm(14)} -attr vt d
load net {mux#7.itm(15)} -attr vt d
load net {mux#7.itm(16)} -attr vt d
load net {mux#7.itm(17)} -attr vt d
load net {mux#7.itm(18)} -attr vt d
load net {mux#7.itm(19)} -attr vt d
load netBundle {mux#7.itm} 20 {mux#7.itm(0)} {mux#7.itm(1)} {mux#7.itm(2)} {mux#7.itm(3)} {mux#7.itm(4)} {mux#7.itm(5)} {mux#7.itm(6)} {mux#7.itm(7)} {mux#7.itm(8)} {mux#7.itm(9)} {mux#7.itm(10)} {mux#7.itm(11)} {mux#7.itm(12)} {mux#7.itm(13)} {mux#7.itm(14)} {mux#7.itm(15)} {mux#7.itm(16)} {mux#7.itm(17)} {mux#7.itm(18)} {mux#7.itm(19)} -attr xrf 1465 -attr oid 34 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(0)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(1)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(2)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(3)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(4)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(5)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(6)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(7)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(8)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(9)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(10)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(11)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(12)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(13)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(14)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(15)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(16)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(17)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(18)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(19)} -attr vt d
load netBundle {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm} 20 {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(0)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(1)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(2)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(3)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(4)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(5)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(6)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(7)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(8)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(9)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(10)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(11)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(12)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(13)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(14)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(15)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(16)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(17)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(18)} {slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm(19)} -attr xrf 1466 -attr oid 35 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {mux#8.itm(0)} -attr vt d
load net {mux#8.itm(1)} -attr vt d
load net {mux#8.itm(2)} -attr vt d
load netBundle {mux#8.itm} 3 {mux#8.itm(0)} {mux#8.itm(1)} {mux#8.itm(2)} -attr xrf 1467 -attr oid 36 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#8.itm}
load net {SHIFT:and#2.itm(0)} -attr vt d
load net {SHIFT:and#2.itm(1)} -attr vt d
load net {SHIFT:and#2.itm(2)} -attr vt d
load netBundle {SHIFT:and#2.itm} 3 {SHIFT:and#2.itm(0)} {SHIFT:and#2.itm(1)} {SHIFT:and#2.itm(2)} -attr xrf 1468 -attr oid 37 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:and#2.itm}
load net {SHIFT:exs#4.itm(0)} -attr vt d
load net {SHIFT:exs#4.itm(1)} -attr vt d
load net {SHIFT:exs#4.itm(2)} -attr vt d
load netBundle {SHIFT:exs#4.itm} 3 {SHIFT:exs#4.itm(0)} {SHIFT:exs#4.itm(1)} {SHIFT:exs#4.itm(2)} -attr xrf 1469 -attr oid 38 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:exs#4.itm}
load net {mux#9.itm(0)} -attr vt d
load net {mux#9.itm(1)} -attr vt d
load net {mux#9.itm(2)} -attr vt d
load net {mux#9.itm(3)} -attr vt d
load net {mux#9.itm(4)} -attr vt d
load net {mux#9.itm(5)} -attr vt d
load net {mux#9.itm(6)} -attr vt d
load net {mux#9.itm(7)} -attr vt d
load netBundle {mux#9.itm} 8 {mux#9.itm(0)} {mux#9.itm(1)} {mux#9.itm(2)} {mux#9.itm(3)} {mux#9.itm(4)} {mux#9.itm(5)} {mux#9.itm(6)} {mux#9.itm(7)} -attr xrf 1470 -attr oid 39 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#10.itm(0)} -attr vt d
load net {mux#10.itm(1)} -attr vt d
load net {mux#10.itm(2)} -attr vt d
load net {mux#10.itm(3)} -attr vt d
load net {mux#10.itm(4)} -attr vt d
load net {mux#10.itm(5)} -attr vt d
load net {mux#10.itm(6)} -attr vt d
load net {mux#10.itm(7)} -attr vt d
load netBundle {mux#10.itm} 8 {mux#10.itm(0)} {mux#10.itm(1)} {mux#10.itm(2)} {mux#10.itm(3)} {mux#10.itm(4)} {mux#10.itm(5)} {mux#10.itm(6)} {mux#10.itm(7)} -attr xrf 1471 -attr oid 40 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#11.itm(0)} -attr vt d
load net {mux#11.itm(1)} -attr vt d
load net {mux#11.itm(2)} -attr vt d
load net {mux#11.itm(3)} -attr vt d
load net {mux#11.itm(4)} -attr vt d
load net {mux#11.itm(5)} -attr vt d
load net {mux#11.itm(6)} -attr vt d
load net {mux#11.itm(7)} -attr vt d
load netBundle {mux#11.itm} 8 {mux#11.itm(0)} {mux#11.itm(1)} {mux#11.itm(2)} {mux#11.itm(3)} {mux#11.itm(4)} {mux#11.itm(5)} {mux#11.itm(6)} {mux#11.itm(7)} -attr xrf 1472 -attr oid 41 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#12.itm(0)} -attr vt d
load net {mux#12.itm(1)} -attr vt d
load net {mux#12.itm(2)} -attr vt d
load net {mux#12.itm(3)} -attr vt d
load net {mux#12.itm(4)} -attr vt d
load net {mux#12.itm(5)} -attr vt d
load net {mux#12.itm(6)} -attr vt d
load net {mux#12.itm(7)} -attr vt d
load netBundle {mux#12.itm} 8 {mux#12.itm(0)} {mux#12.itm(1)} {mux#12.itm(2)} {mux#12.itm(3)} {mux#12.itm(4)} {mux#12.itm(5)} {mux#12.itm(6)} {mux#12.itm(7)} -attr xrf 1473 -attr oid 42 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#13.itm(0)} -attr vt d
load net {mux#13.itm(1)} -attr vt d
load net {mux#13.itm(2)} -attr vt d
load net {mux#13.itm(3)} -attr vt d
load net {mux#13.itm(4)} -attr vt d
load net {mux#13.itm(5)} -attr vt d
load net {mux#13.itm(6)} -attr vt d
load net {mux#13.itm(7)} -attr vt d
load netBundle {mux#13.itm} 8 {mux#13.itm(0)} {mux#13.itm(1)} {mux#13.itm(2)} {mux#13.itm(3)} {mux#13.itm(4)} {mux#13.itm(5)} {mux#13.itm(6)} {mux#13.itm(7)} -attr xrf 1474 -attr oid 43 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {slc(regs.operator<<:din#1.lpi#1.dfm).itm(0)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm).itm(1)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm).itm(2)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm).itm(3)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm).itm(4)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm).itm(5)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm).itm(6)} -attr vt d
load net {slc(regs.operator<<:din#1.lpi#1.dfm).itm(7)} -attr vt d
load netBundle {slc(regs.operator<<:din#1.lpi#1.dfm).itm} 8 {slc(regs.operator<<:din#1.lpi#1.dfm).itm(0)} {slc(regs.operator<<:din#1.lpi#1.dfm).itm(1)} {slc(regs.operator<<:din#1.lpi#1.dfm).itm(2)} {slc(regs.operator<<:din#1.lpi#1.dfm).itm(3)} {slc(regs.operator<<:din#1.lpi#1.dfm).itm(4)} {slc(regs.operator<<:din#1.lpi#1.dfm).itm(5)} {slc(regs.operator<<:din#1.lpi#1.dfm).itm(6)} {slc(regs.operator<<:din#1.lpi#1.dfm).itm(7)} -attr xrf 1475 -attr oid 44 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm).itm}
load net {slc(regs.regs(4).sva#2).itm(0)} -attr vt d
load net {slc(regs.regs(4).sva#2).itm(1)} -attr vt d
load net {slc(regs.regs(4).sva#2).itm(2)} -attr vt d
load net {slc(regs.regs(4).sva#2).itm(3)} -attr vt d
load net {slc(regs.regs(4).sva#2).itm(4)} -attr vt d
load net {slc(regs.regs(4).sva#2).itm(5)} -attr vt d
load net {slc(regs.regs(4).sva#2).itm(6)} -attr vt d
load net {slc(regs.regs(4).sva#2).itm(7)} -attr vt d
load net {slc(regs.regs(4).sva#2).itm(8)} -attr vt d
load net {slc(regs.regs(4).sva#2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(4).sva#2).itm} 10 {slc(regs.regs(4).sva#2).itm(0)} {slc(regs.regs(4).sva#2).itm(1)} {slc(regs.regs(4).sva#2).itm(2)} {slc(regs.regs(4).sva#2).itm(3)} {slc(regs.regs(4).sva#2).itm(4)} {slc(regs.regs(4).sva#2).itm(5)} {slc(regs.regs(4).sva#2).itm(6)} {slc(regs.regs(4).sva#2).itm(7)} {slc(regs.regs(4).sva#2).itm(8)} {slc(regs.regs(4).sva#2).itm(9)} -attr xrf 1476 -attr oid 45 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {slc(regs.regs(3).sva#2).itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#2).itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#2).itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#2).itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#2).itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#2).itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#2).itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#2).itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#2).itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#2).itm} 10 {slc(regs.regs(3).sva#2).itm(0)} {slc(regs.regs(3).sva#2).itm(1)} {slc(regs.regs(3).sva#2).itm(2)} {slc(regs.regs(3).sva#2).itm(3)} {slc(regs.regs(3).sva#2).itm(4)} {slc(regs.regs(3).sva#2).itm(5)} {slc(regs.regs(3).sva#2).itm(6)} {slc(regs.regs(3).sva#2).itm(7)} {slc(regs.regs(3).sva#2).itm(8)} {slc(regs.regs(3).sva#2).itm(9)} -attr xrf 1477 -attr oid 46 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {slc(regs.regs(2).sva#2).itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#2).itm} 10 {slc(regs.regs(2).sva#2).itm(0)} {slc(regs.regs(2).sva#2).itm(1)} {slc(regs.regs(2).sva#2).itm(2)} {slc(regs.regs(2).sva#2).itm(3)} {slc(regs.regs(2).sva#2).itm(4)} {slc(regs.regs(2).sva#2).itm(5)} {slc(regs.regs(2).sva#2).itm(6)} {slc(regs.regs(2).sva#2).itm(7)} {slc(regs.regs(2).sva#2).itm(8)} {slc(regs.regs(2).sva#2).itm(9)} -attr xrf 1478 -attr oid 47 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {slc(regs.regs(1).sva#2).itm(0)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(1)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(2)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(3)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(4)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(5)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(6)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(7)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(8)} -attr vt d
load net {slc(regs.regs(1).sva#2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva#2).itm} 10 {slc(regs.regs(1).sva#2).itm(0)} {slc(regs.regs(1).sva#2).itm(1)} {slc(regs.regs(1).sva#2).itm(2)} {slc(regs.regs(1).sva#2).itm(3)} {slc(regs.regs(1).sva#2).itm(4)} {slc(regs.regs(1).sva#2).itm(5)} {slc(regs.regs(1).sva#2).itm(6)} {slc(regs.regs(1).sva#2).itm(7)} {slc(regs.regs(1).sva#2).itm(8)} {slc(regs.regs(1).sva#2).itm(9)} -attr xrf 1479 -attr oid 48 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {slc(regs.regs(0)#1.sva#2).itm(0)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2).itm(1)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2).itm(2)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2).itm(3)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2).itm(4)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2).itm(5)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2).itm(6)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2).itm(7)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2).itm(8)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2).itm(9)} -attr vt d
load netBundle {slc(regs.regs(0)#1.sva#2).itm} 10 {slc(regs.regs(0)#1.sva#2).itm(0)} {slc(regs.regs(0)#1.sva#2).itm(1)} {slc(regs.regs(0)#1.sva#2).itm(2)} {slc(regs.regs(0)#1.sva#2).itm(3)} {slc(regs.regs(0)#1.sva#2).itm(4)} {slc(regs.regs(0)#1.sva#2).itm(5)} {slc(regs.regs(0)#1.sva#2).itm(6)} {slc(regs.regs(0)#1.sva#2).itm(7)} {slc(regs.regs(0)#1.sva#2).itm(8)} {slc(regs.regs(0)#1.sva#2).itm(9)} -attr xrf 1480 -attr oid 49 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {slc(regs.regs(4).sva#2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(4).sva#2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(4).sva#2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(4).sva#2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(4).sva#2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(4).sva#2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(4).sva#2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(4).sva#2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(4).sva#2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(4).sva#2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(4).sva#2)#1.itm} 10 {slc(regs.regs(4).sva#2)#1.itm(0)} {slc(regs.regs(4).sva#2)#1.itm(1)} {slc(regs.regs(4).sva#2)#1.itm(2)} {slc(regs.regs(4).sva#2)#1.itm(3)} {slc(regs.regs(4).sva#2)#1.itm(4)} {slc(regs.regs(4).sva#2)#1.itm(5)} {slc(regs.regs(4).sva#2)#1.itm(6)} {slc(regs.regs(4).sva#2)#1.itm(7)} {slc(regs.regs(4).sva#2)#1.itm(8)} {slc(regs.regs(4).sva#2)#1.itm(9)} -attr xrf 1481 -attr oid 50 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {slc(regs.regs(3).sva#2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(3).sva#2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(3).sva#2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(3).sva#2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(3).sva#2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(3).sva#2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(3).sva#2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(3).sva#2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(3).sva#2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(3).sva#2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(3).sva#2)#1.itm} 10 {slc(regs.regs(3).sva#2)#1.itm(0)} {slc(regs.regs(3).sva#2)#1.itm(1)} {slc(regs.regs(3).sva#2)#1.itm(2)} {slc(regs.regs(3).sva#2)#1.itm(3)} {slc(regs.regs(3).sva#2)#1.itm(4)} {slc(regs.regs(3).sva#2)#1.itm(5)} {slc(regs.regs(3).sva#2)#1.itm(6)} {slc(regs.regs(3).sva#2)#1.itm(7)} {slc(regs.regs(3).sva#2)#1.itm(8)} {slc(regs.regs(3).sva#2)#1.itm(9)} -attr xrf 1482 -attr oid 51 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {slc(regs.regs(2).sva#2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(2).sva#2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(2).sva#2)#1.itm} 10 {slc(regs.regs(2).sva#2)#1.itm(0)} {slc(regs.regs(2).sva#2)#1.itm(1)} {slc(regs.regs(2).sva#2)#1.itm(2)} {slc(regs.regs(2).sva#2)#1.itm(3)} {slc(regs.regs(2).sva#2)#1.itm(4)} {slc(regs.regs(2).sva#2)#1.itm(5)} {slc(regs.regs(2).sva#2)#1.itm(6)} {slc(regs.regs(2).sva#2)#1.itm(7)} {slc(regs.regs(2).sva#2)#1.itm(8)} {slc(regs.regs(2).sva#2)#1.itm(9)} -attr xrf 1483 -attr oid 52 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {slc(regs.regs(1).sva#2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva#2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva#2)#1.itm} 10 {slc(regs.regs(1).sva#2)#1.itm(0)} {slc(regs.regs(1).sva#2)#1.itm(1)} {slc(regs.regs(1).sva#2)#1.itm(2)} {slc(regs.regs(1).sva#2)#1.itm(3)} {slc(regs.regs(1).sva#2)#1.itm(4)} {slc(regs.regs(1).sva#2)#1.itm(5)} {slc(regs.regs(1).sva#2)#1.itm(6)} {slc(regs.regs(1).sva#2)#1.itm(7)} {slc(regs.regs(1).sva#2)#1.itm(8)} {slc(regs.regs(1).sva#2)#1.itm(9)} -attr xrf 1484 -attr oid 53 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {slc(regs.regs(0)#1.sva#2)#1.itm(0)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2)#1.itm(1)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2)#1.itm(2)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2)#1.itm(3)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2)#1.itm(4)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2)#1.itm(5)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2)#1.itm(6)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2)#1.itm(7)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2)#1.itm(8)} -attr vt d
load net {slc(regs.regs(0)#1.sva#2)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0)#1.sva#2)#1.itm} 10 {slc(regs.regs(0)#1.sva#2)#1.itm(0)} {slc(regs.regs(0)#1.sva#2)#1.itm(1)} {slc(regs.regs(0)#1.sva#2)#1.itm(2)} {slc(regs.regs(0)#1.sva#2)#1.itm(3)} {slc(regs.regs(0)#1.sva#2)#1.itm(4)} {slc(regs.regs(0)#1.sva#2)#1.itm(5)} {slc(regs.regs(0)#1.sva#2)#1.itm(6)} {slc(regs.regs(0)#1.sva#2)#1.itm(7)} {slc(regs.regs(0)#1.sva#2)#1.itm(8)} {slc(regs.regs(0)#1.sva#2)#1.itm(9)} -attr xrf 1485 -attr oid 54 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {slc(SHIFT:i#1.lpi#1.dfm#2:mx0).itm(0)} -attr vt d
load net {slc(SHIFT:i#1.lpi#1.dfm#2:mx0).itm(1)} -attr vt d
load netBundle {slc(SHIFT:i#1.lpi#1.dfm#2:mx0).itm} 2 {slc(SHIFT:i#1.lpi#1.dfm#2:mx0).itm(0)} {slc(SHIFT:i#1.lpi#1.dfm#2:mx0).itm(1)} -attr xrf 1486 -attr oid 55 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#1.dfm#2:mx0).itm}
load net {abs#2:and.itm(0)} -attr vt d
load net {abs#2:and.itm(1)} -attr vt d
load net {abs#2:and.itm(2)} -attr vt d
load net {abs#2:and.itm(3)} -attr vt d
load net {abs#2:and.itm(4)} -attr vt d
load net {abs#2:and.itm(5)} -attr vt d
load net {abs#2:and.itm(6)} -attr vt d
load net {abs#2:and.itm(7)} -attr vt d
load netBundle {abs#2:and.itm} 8 {abs#2:and.itm(0)} {abs#2:and.itm(1)} {abs#2:and.itm(2)} {abs#2:and.itm(3)} {abs#2:and.itm(4)} {abs#2:and.itm(5)} {abs#2:and.itm(6)} {abs#2:and.itm(7)} -attr xrf 1487 -attr oid 56 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {slc(abs:a#5.sva).itm(0)} -attr vt d
load net {slc(abs:a#5.sva).itm(1)} -attr vt d
load net {slc(abs:a#5.sva).itm(2)} -attr vt d
load net {slc(abs:a#5.sva).itm(3)} -attr vt d
load net {slc(abs:a#5.sva).itm(4)} -attr vt d
load net {slc(abs:a#5.sva).itm(5)} -attr vt d
load net {slc(abs:a#5.sva).itm(6)} -attr vt d
load net {slc(abs:a#5.sva).itm(7)} -attr vt d
load netBundle {slc(abs:a#5.sva).itm} 8 {slc(abs:a#5.sva).itm(0)} {slc(abs:a#5.sva).itm(1)} {slc(abs:a#5.sva).itm(2)} {slc(abs:a#5.sva).itm(3)} {slc(abs:a#5.sva).itm(4)} {slc(abs:a#5.sva).itm(5)} {slc(abs:a#5.sva).itm(6)} {slc(abs:a#5.sva).itm(7)} -attr xrf 1488 -attr oid 57 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#5.sva).itm}
load net {abs#2:exs.itm(0)} -attr vt d
load net {abs#2:exs.itm(1)} -attr vt d
load net {abs#2:exs.itm(2)} -attr vt d
load net {abs#2:exs.itm(3)} -attr vt d
load net {abs#2:exs.itm(4)} -attr vt d
load net {abs#2:exs.itm(5)} -attr vt d
load net {abs#2:exs.itm(6)} -attr vt d
load net {abs#2:exs.itm(7)} -attr vt d
load netBundle {abs#2:exs.itm} 8 {abs#2:exs.itm(0)} {abs#2:exs.itm(1)} {abs#2:exs.itm(2)} {abs#2:exs.itm(3)} {abs#2:exs.itm(4)} {abs#2:exs.itm(5)} {abs#2:exs.itm(6)} {abs#2:exs.itm(7)} -attr xrf 1489 -attr oid 58 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load net {conc.itm(10)} -attr vt d
load netBundle {conc.itm} 11 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} {conc.itm(10)} -attr xrf 1490 -attr oid 59 -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(0)} -attr vt d
load net {abs#2:if:not#1.itm(1)} -attr vt d
load net {abs#2:if:not#1.itm(2)} -attr vt d
load net {abs#2:if:not#1.itm(3)} -attr vt d
load net {abs#2:if:not#1.itm(4)} -attr vt d
load net {abs#2:if:not#1.itm(5)} -attr vt d
load net {abs#2:if:not#1.itm(6)} -attr vt d
load net {abs#2:if:not#1.itm(7)} -attr vt d
load net {abs#2:if:not#1.itm(8)} -attr vt d
load net {abs#2:if:not#1.itm(9)} -attr vt d
load netBundle {abs#2:if:not#1.itm} 10 {abs#2:if:not#1.itm(0)} {abs#2:if:not#1.itm(1)} {abs#2:if:not#1.itm(2)} {abs#2:if:not#1.itm(3)} {abs#2:if:not#1.itm(4)} {abs#2:if:not#1.itm(5)} {abs#2:if:not#1.itm(6)} {abs#2:if:not#1.itm(7)} {abs#2:if:not#1.itm(8)} {abs#2:if:not#1.itm(9)} -attr xrf 1491 -attr oid 60 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#1:and.itm(0)} -attr vt d
load net {abs#1:and.itm(1)} -attr vt d
load net {abs#1:and.itm(2)} -attr vt d
load net {abs#1:and.itm(3)} -attr vt d
load net {abs#1:and.itm(4)} -attr vt d
load net {abs#1:and.itm(5)} -attr vt d
load net {abs#1:and.itm(6)} -attr vt d
load net {abs#1:and.itm(7)} -attr vt d
load netBundle {abs#1:and.itm} 8 {abs#1:and.itm(0)} {abs#1:and.itm(1)} {abs#1:and.itm(2)} {abs#1:and.itm(3)} {abs#1:and.itm(4)} {abs#1:and.itm(5)} {abs#1:and.itm(6)} {abs#1:and.itm(7)} -attr xrf 1492 -attr oid 61 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {slc(abs:a#4.sva).itm(0)} -attr vt d
load net {slc(abs:a#4.sva).itm(1)} -attr vt d
load net {slc(abs:a#4.sva).itm(2)} -attr vt d
load net {slc(abs:a#4.sva).itm(3)} -attr vt d
load net {slc(abs:a#4.sva).itm(4)} -attr vt d
load net {slc(abs:a#4.sva).itm(5)} -attr vt d
load net {slc(abs:a#4.sva).itm(6)} -attr vt d
load net {slc(abs:a#4.sva).itm(7)} -attr vt d
load netBundle {slc(abs:a#4.sva).itm} 8 {slc(abs:a#4.sva).itm(0)} {slc(abs:a#4.sva).itm(1)} {slc(abs:a#4.sva).itm(2)} {slc(abs:a#4.sva).itm(3)} {slc(abs:a#4.sva).itm(4)} {slc(abs:a#4.sva).itm(5)} {slc(abs:a#4.sva).itm(6)} {slc(abs:a#4.sva).itm(7)} -attr xrf 1493 -attr oid 62 -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#4.sva).itm}
load net {abs#1:exs.itm(0)} -attr vt d
load net {abs#1:exs.itm(1)} -attr vt d
load net {abs#1:exs.itm(2)} -attr vt d
load net {abs#1:exs.itm(3)} -attr vt d
load net {abs#1:exs.itm(4)} -attr vt d
load net {abs#1:exs.itm(5)} -attr vt d
load net {abs#1:exs.itm(6)} -attr vt d
load net {abs#1:exs.itm(7)} -attr vt d
load netBundle {abs#1:exs.itm} 8 {abs#1:exs.itm(0)} {abs#1:exs.itm(1)} {abs#1:exs.itm(2)} {abs#1:exs.itm(3)} {abs#1:exs.itm(4)} {abs#1:exs.itm(5)} {abs#1:exs.itm(6)} {abs#1:exs.itm(7)} -attr xrf 1494 -attr oid 63 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {conc#18.itm(0)} -attr vt d
load net {conc#18.itm(1)} -attr vt d
load net {conc#18.itm(2)} -attr vt d
load net {conc#18.itm(3)} -attr vt d
load net {conc#18.itm(4)} -attr vt d
load net {conc#18.itm(5)} -attr vt d
load net {conc#18.itm(6)} -attr vt d
load net {conc#18.itm(7)} -attr vt d
load net {conc#18.itm(8)} -attr vt d
load net {conc#18.itm(9)} -attr vt d
load net {conc#18.itm(10)} -attr vt d
load netBundle {conc#18.itm} 11 {conc#18.itm(0)} {conc#18.itm(1)} {conc#18.itm(2)} {conc#18.itm(3)} {conc#18.itm(4)} {conc#18.itm(5)} {conc#18.itm(6)} {conc#18.itm(7)} {conc#18.itm(8)} {conc#18.itm(9)} {conc#18.itm(10)} -attr xrf 1495 -attr oid 64 -attr vt d -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(0)} -attr vt d
load net {abs#1:if:not#1.itm(1)} -attr vt d
load net {abs#1:if:not#1.itm(2)} -attr vt d
load net {abs#1:if:not#1.itm(3)} -attr vt d
load net {abs#1:if:not#1.itm(4)} -attr vt d
load net {abs#1:if:not#1.itm(5)} -attr vt d
load net {abs#1:if:not#1.itm(6)} -attr vt d
load net {abs#1:if:not#1.itm(7)} -attr vt d
load net {abs#1:if:not#1.itm(8)} -attr vt d
load net {abs#1:if:not#1.itm(9)} -attr vt d
load netBundle {abs#1:if:not#1.itm} 10 {abs#1:if:not#1.itm(0)} {abs#1:if:not#1.itm(1)} {abs#1:if:not#1.itm(2)} {abs#1:if:not#1.itm(3)} {abs#1:if:not#1.itm(4)} {abs#1:if:not#1.itm(5)} {abs#1:if:not#1.itm(6)} {abs#1:if:not#1.itm(7)} {abs#1:if:not#1.itm(8)} {abs#1:if:not#1.itm(9)} -attr xrf 1496 -attr oid 65 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {ACC1:if:not.itm(0)} -attr vt d
load net {ACC1:if:not.itm(1)} -attr vt d
load net {ACC1:if:not.itm(2)} -attr vt d
load net {ACC1:if:not.itm(3)} -attr vt d
load net {ACC1:if:not.itm(4)} -attr vt d
load net {ACC1:if:not.itm(5)} -attr vt d
load net {ACC1:if:not.itm(6)} -attr vt d
load net {ACC1:if:not.itm(7)} -attr vt d
load netBundle {ACC1:if:not.itm} 8 {ACC1:if:not.itm(0)} {ACC1:if:not.itm(1)} {ACC1:if:not.itm(2)} {ACC1:if:not.itm(3)} {ACC1:if:not.itm(4)} {ACC1:if:not.itm(5)} {ACC1:if:not.itm(6)} {ACC1:if:not.itm(7)} -attr xrf 1497 -attr oid 66 -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {regs.operator[]:mux.itm(0)} -attr vt d
load net {regs.operator[]:mux.itm(1)} -attr vt d
load net {regs.operator[]:mux.itm(2)} -attr vt d
load net {regs.operator[]:mux.itm(3)} -attr vt d
load net {regs.operator[]:mux.itm(4)} -attr vt d
load net {regs.operator[]:mux.itm(5)} -attr vt d
load net {regs.operator[]:mux.itm(6)} -attr vt d
load net {regs.operator[]:mux.itm(7)} -attr vt d
load netBundle {regs.operator[]:mux.itm} 8 {regs.operator[]:mux.itm(0)} {regs.operator[]:mux.itm(1)} {regs.operator[]:mux.itm(2)} {regs.operator[]:mux.itm(3)} {regs.operator[]:mux.itm(4)} {regs.operator[]:mux.itm(5)} {regs.operator[]:mux.itm(6)} {regs.operator[]:mux.itm(7)} -attr xrf 1498 -attr oid 67 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {clk} -attr xrf 1499 -attr oid 68
load net {clk} -port {clk} -attr xrf 1500 -attr oid 69
load net {en} -attr xrf 1501 -attr oid 70
load net {en} -port {en} -attr xrf 1502 -attr oid 71
load net {arst_n} -attr xrf 1503 -attr oid 72
load net {arst_n} -port {arst_n} -attr xrf 1504 -attr oid 73
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 30 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(29)} -attr xrf 1505 -attr oid 74 -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -port {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -port {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -port {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -port {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -port {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -port {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -port {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -port {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -port {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -port {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -port {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -port {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -port {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -port {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -port {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -port {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -port {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -port {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -port {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -port {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc_0_0:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(29)} -attr vt d
load netBundle {vin:rsc_0_0:mgc_in_wire.d} 30 {vin:rsc_0_0:mgc_in_wire.d(0)} {vin:rsc_0_0:mgc_in_wire.d(1)} {vin:rsc_0_0:mgc_in_wire.d(2)} {vin:rsc_0_0:mgc_in_wire.d(3)} {vin:rsc_0_0:mgc_in_wire.d(4)} {vin:rsc_0_0:mgc_in_wire.d(5)} {vin:rsc_0_0:mgc_in_wire.d(6)} {vin:rsc_0_0:mgc_in_wire.d(7)} {vin:rsc_0_0:mgc_in_wire.d(8)} {vin:rsc_0_0:mgc_in_wire.d(9)} {vin:rsc_0_0:mgc_in_wire.d(10)} {vin:rsc_0_0:mgc_in_wire.d(11)} {vin:rsc_0_0:mgc_in_wire.d(12)} {vin:rsc_0_0:mgc_in_wire.d(13)} {vin:rsc_0_0:mgc_in_wire.d(14)} {vin:rsc_0_0:mgc_in_wire.d(15)} {vin:rsc_0_0:mgc_in_wire.d(16)} {vin:rsc_0_0:mgc_in_wire.d(17)} {vin:rsc_0_0:mgc_in_wire.d(18)} {vin:rsc_0_0:mgc_in_wire.d(19)} {vin:rsc_0_0:mgc_in_wire.d(20)} {vin:rsc_0_0:mgc_in_wire.d(21)} {vin:rsc_0_0:mgc_in_wire.d(22)} {vin:rsc_0_0:mgc_in_wire.d(23)} {vin:rsc_0_0:mgc_in_wire.d(24)} {vin:rsc_0_0:mgc_in_wire.d(25)} {vin:rsc_0_0:mgc_in_wire.d(26)} {vin:rsc_0_0:mgc_in_wire.d(27)} {vin:rsc_0_0:mgc_in_wire.d(28)} {vin:rsc_0_0:mgc_in_wire.d(29)} -attr xrf 1506 -attr oid 75 -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(0)} -port {vin:rsc_0_0:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(1)} -port {vin:rsc_0_0:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(2)} -port {vin:rsc_0_0:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(3)} -port {vin:rsc_0_0:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(4)} -port {vin:rsc_0_0:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(5)} -port {vin:rsc_0_0:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(6)} -port {vin:rsc_0_0:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(7)} -port {vin:rsc_0_0:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(8)} -port {vin:rsc_0_0:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(9)} -port {vin:rsc_0_0:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(10)} -port {vin:rsc_0_0:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(11)} -port {vin:rsc_0_0:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(12)} -port {vin:rsc_0_0:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(13)} -port {vin:rsc_0_0:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(14)} -port {vin:rsc_0_0:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(15)} -port {vin:rsc_0_0:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(16)} -port {vin:rsc_0_0:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(17)} -port {vin:rsc_0_0:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(18)} -port {vin:rsc_0_0:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(19)} -port {vin:rsc_0_0:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(20)} -port {vin:rsc_0_0:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(21)} -port {vin:rsc_0_0:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(22)} -port {vin:rsc_0_0:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(23)} -port {vin:rsc_0_0:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(24)} -port {vin:rsc_0_0:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(25)} -port {vin:rsc_0_0:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(26)} -port {vin:rsc_0_0:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(27)} -port {vin:rsc_0_0:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(28)} -port {vin:rsc_0_0:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d(29)} -port {vin:rsc_0_0:mgc_in_wire.d(29)} -attr vt d
load netBundle {vin:rsc_0_0:mgc_in_wire.d} 30 {vin:rsc_0_0:mgc_in_wire.d(0)} {vin:rsc_0_0:mgc_in_wire.d(1)} {vin:rsc_0_0:mgc_in_wire.d(2)} {vin:rsc_0_0:mgc_in_wire.d(3)} {vin:rsc_0_0:mgc_in_wire.d(4)} {vin:rsc_0_0:mgc_in_wire.d(5)} {vin:rsc_0_0:mgc_in_wire.d(6)} {vin:rsc_0_0:mgc_in_wire.d(7)} {vin:rsc_0_0:mgc_in_wire.d(8)} {vin:rsc_0_0:mgc_in_wire.d(9)} {vin:rsc_0_0:mgc_in_wire.d(10)} {vin:rsc_0_0:mgc_in_wire.d(11)} {vin:rsc_0_0:mgc_in_wire.d(12)} {vin:rsc_0_0:mgc_in_wire.d(13)} {vin:rsc_0_0:mgc_in_wire.d(14)} {vin:rsc_0_0:mgc_in_wire.d(15)} {vin:rsc_0_0:mgc_in_wire.d(16)} {vin:rsc_0_0:mgc_in_wire.d(17)} {vin:rsc_0_0:mgc_in_wire.d(18)} {vin:rsc_0_0:mgc_in_wire.d(19)} {vin:rsc_0_0:mgc_in_wire.d(20)} {vin:rsc_0_0:mgc_in_wire.d(21)} {vin:rsc_0_0:mgc_in_wire.d(22)} {vin:rsc_0_0:mgc_in_wire.d(23)} {vin:rsc_0_0:mgc_in_wire.d(24)} {vin:rsc_0_0:mgc_in_wire.d(25)} {vin:rsc_0_0:mgc_in_wire.d(26)} {vin:rsc_0_0:mgc_in_wire.d(27)} {vin:rsc_0_0:mgc_in_wire.d(28)} {vin:rsc_0_0:mgc_in_wire.d(29)} -attr xrf 1507 -attr oid 76 -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load inst "mux" "mux(2,30)" "INTERFACE" -attr xrf 1508 -attr oid 77 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {vin:rsc_0_0:mgc_in_wire.d(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(3)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(4)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(5)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(6)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(7)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(8)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(9)} -pin  "mux" {A0(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(10)} -pin  "mux" {A0(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(11)} -pin  "mux" {A0(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(12)} -pin  "mux" {A0(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(13)} -pin  "mux" {A0(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(14)} -pin  "mux" {A0(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(15)} -pin  "mux" {A0(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(16)} -pin  "mux" {A0(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(17)} -pin  "mux" {A0(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(18)} -pin  "mux" {A0(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(19)} -pin  "mux" {A0(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(20)} -pin  "mux" {A0(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(21)} -pin  "mux" {A0(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(22)} -pin  "mux" {A0(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(23)} -pin  "mux" {A0(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(24)} -pin  "mux" {A0(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(25)} -pin  "mux" {A0(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(26)} -pin  "mux" {A0(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(27)} -pin  "mux" {A0(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(28)} -pin  "mux" {A0(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d(29)} -pin  "mux" {A0(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vin:rsc_0_0:mgc_in_wire.d}
load net {regs.operator<<:din#1.lpi#1.dfm(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(10)} -pin  "mux" {A1(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(11)} -pin  "mux" {A1(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(12)} -pin  "mux" {A1(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(13)} -pin  "mux" {A1(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(14)} -pin  "mux" {A1(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(15)} -pin  "mux" {A1(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(16)} -pin  "mux" {A1(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(17)} -pin  "mux" {A1(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(18)} -pin  "mux" {A1(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(19)} -pin  "mux" {A1(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(20)} -pin  "mux" {A1(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(21)} -pin  "mux" {A1(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(22)} -pin  "mux" {A1(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(23)} -pin  "mux" {A1(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(24)} -pin  "mux" {A1(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(25)} -pin  "mux" {A1(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(26)} -pin  "mux" {A1(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(27)} -pin  "mux" {A1(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(28)} -pin  "mux" {A1(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(29)} -pin  "mux" {A1(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {exit:ACC1.sva} -pin  "mux" {S(0)} -attr @path {/diff_detect/diff_detect:core/exit:ACC1.sva}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load inst "reg(regs.operator<<:din#1.lpi#1.dfm)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 1509 -attr oid 78 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.operator<<:din#1.lpi#1.dfm)}
load net {mux.itm(0)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {D(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux.itm}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(8)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(9)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(10)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(11)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(12)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(13)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(14)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(15)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(16)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(17)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(18)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(19)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(20)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(21)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(22)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(23)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(24)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(25)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(26)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(27)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(28)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {DRa(29)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {clk} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {clk} -attr xrf 1510 -attr oid 79 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.operator<<:din#1.lpi#1.dfm(0)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(1)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(2)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(3)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(4)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(5)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(6)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(7)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(8)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(9)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(10)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(11)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(12)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(13)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(14)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(15)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(16)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(17)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(18)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(19)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(20)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(21)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(22)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(23)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(24)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(25)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(26)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(27)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(28)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(29)} -pin  "reg(regs.operator<<:din#1.lpi#1.dfm)" {Z(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load inst "mux#2" "mux(2,3)" "INTERFACE" -attr xrf 1511 -attr oid 80 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#2} -attr area 2.759269 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(3,1,2)"
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#2" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#2" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(2)} -pin  "mux#2" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:acc#1.psp(0)} -pin  "mux#2" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "mux#2" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(2)} -pin  "mux#2" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:acc#1.psp}
load net {and.dcpl#1} -pin  "mux#2" {S(0)} -attr @path {/diff_detect/diff_detect:core/and.dcpl#1}
load net {mux#2.itm(0)} -pin  "mux#2" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "mux#2" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#2.itm}
load net {mux#2.itm(2)} -pin  "mux#2" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#2.itm}
load inst "reg(SHIFT:i#1.lpi#3)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 1512 -attr oid 81 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(SHIFT:i#1.lpi#3)}
load net {mux#2.itm(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#2.itm}
load net {mux#2.itm(2)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#2.itm}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/C0_3}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/C0_3}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/C0_3}
load net {clk} -pin  "reg(SHIFT:i#1.lpi#3)" {clk} -attr xrf 1513 -attr oid 82 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(SHIFT:i#1.lpi#3)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:i#1.lpi#3)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {SHIFT:i#1.lpi#3(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(2)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load inst "and#10" "and(4,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/and#10} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {and.dcpl#1} -pin  "and#10" {A0(0)} -attr @path {/diff_detect/diff_detect:core/and.dcpl#1}
load net {ACC1:if:acc.itm(8)} -pin  "and#10" {A1(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:slc#2.itm}
load net {ACC1:if:acc#1.itm(8)} -pin  "and#10" {A2(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:aif:slc#1.itm}
load net {ACC1:if:acc#2.itm(8)} -pin  "and#10" {A3(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:aif#1:slc#1.itm}
load net {and#10.itm} -pin  "and#10" {Z(0)} -attr @path {/diff_detect/diff_detect:core/and#10.itm}
load inst "nand#2" "nand(3,1)" "INTERFACE" -attr vt c -attr @path {/diff_detect/diff_detect:core/nand#2} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,3)"
load net {ACC1:if:acc.itm(8)} -pin  "nand#2" {A0(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:slc#1.itm}
load net {ACC1:if:acc#1.itm(8)} -pin  "nand#2" {A1(0)} -attr vt c -attr @path {/diff_detect/diff_detect:core/ACC1:aif:slc.itm}
load net {ACC1:if:acc#2.itm(8)} -pin  "nand#2" {A2(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:aif#1:slc.itm}
load net {nand#2.itm} -pin  "nand#2" {Z(0)} -attr vt c -attr @path {/diff_detect/diff_detect:core/nand#2.itm}
load inst "and#12" "and(2,1)" "INTERFACE" -attr vt c -attr @path {/diff_detect/diff_detect:core/and#12} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {nand#2.itm} -pin  "and#12" {A0(0)} -attr vt c -attr @path {/diff_detect/diff_detect:core/nand#2.itm}
load net {and.dcpl#1} -pin  "and#12" {A1(0)} -attr @path {/diff_detect/diff_detect:core/and.dcpl#1}
load net {and#12.itm} -pin  "and#12" {Z(0)} -attr vt c -attr @path {/diff_detect/diff_detect:core/and#12.itm}
load inst "mux1h" "mux1h(3,30)" "INTERFACE" -attr xrf 1514 -attr oid 83 -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h} -attr area 65.689720 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(30,3)"
load net {GND} -pin  "mux1h" {A0(0)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(1)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(2)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(3)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(4)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(5)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(6)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(7)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(8)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(9)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(10)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(11)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(12)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(13)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(14)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(15)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(16)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(17)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(18)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {GND} -pin  "mux1h" {A0(19)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(20)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(21)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(22)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(23)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(24)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(25)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(26)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(27)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(28)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {PWR} -pin  "mux1h" {A0(29)} -attr @path {/diff_detect/diff_detect:core/C1072693248_30#1}
load net {regs.operator<<:din#1.lpi#1.dfm(0)} -pin  "mux1h" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(1)} -pin  "mux1h" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(2)} -pin  "mux1h" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(3)} -pin  "mux1h" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(4)} -pin  "mux1h" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(5)} -pin  "mux1h" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(6)} -pin  "mux1h" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(7)} -pin  "mux1h" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(8)} -pin  "mux1h" {A1(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(9)} -pin  "mux1h" {A1(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(10)} -pin  "mux1h" {A1(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(11)} -pin  "mux1h" {A1(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(12)} -pin  "mux1h" {A1(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(13)} -pin  "mux1h" {A1(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(14)} -pin  "mux1h" {A1(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(15)} -pin  "mux1h" {A1(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(16)} -pin  "mux1h" {A1(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(17)} -pin  "mux1h" {A1(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(18)} -pin  "mux1h" {A1(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(19)} -pin  "mux1h" {A1(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(20)} -pin  "mux1h" {A1(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(21)} -pin  "mux1h" {A1(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(22)} -pin  "mux1h" {A1(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(23)} -pin  "mux1h" {A1(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(24)} -pin  "mux1h" {A1(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(25)} -pin  "mux1h" {A1(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(26)} -pin  "mux1h" {A1(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(27)} -pin  "mux1h" {A1(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(28)} -pin  "mux1h" {A1(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {regs.operator<<:din#1.lpi#1.dfm(29)} -pin  "mux1h" {A1(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator<<:din#1.lpi#1.dfm}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "mux1h" {A2(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "mux1h" {A2(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "mux1h" {A2(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "mux1h" {A2(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "mux1h" {A2(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "mux1h" {A2(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "mux1h" {A2(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "mux1h" {A2(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "mux1h" {A2(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "mux1h" {A2(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "mux1h" {A2(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "mux1h" {A2(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "mux1h" {A2(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "mux1h" {A2(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "mux1h" {A2(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "mux1h" {A2(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "mux1h" {A2(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "mux1h" {A2(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "mux1h" {A2(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "mux1h" {A2(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "mux1h" {A2(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "mux1h" {A2(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "mux1h" {A2(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "mux1h" {A2(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "mux1h" {A2(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "mux1h" {A2(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "mux1h" {A2(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "mux1h" {A2(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "mux1h" {A2(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "mux1h" {A2(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {and#10.itm} -pin  "mux1h" {S0} -attr @path {/diff_detect/diff_detect:core/and#10.itm}
load net {and#12.itm} -pin  "mux1h" {S1} -attr vt c -attr @path {/diff_detect/diff_detect:core/and#12.itm}
load net {or.dcpl} -pin  "mux1h" {S2} -attr @path {/diff_detect/diff_detect:core/or.dcpl}
load net {mux1h.itm(0)} -pin  "mux1h" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(1)} -pin  "mux1h" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(2)} -pin  "mux1h" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(3)} -pin  "mux1h" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(4)} -pin  "mux1h" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(5)} -pin  "mux1h" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(6)} -pin  "mux1h" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(7)} -pin  "mux1h" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(8)} -pin  "mux1h" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(9)} -pin  "mux1h" {Z(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(10)} -pin  "mux1h" {Z(10)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(11)} -pin  "mux1h" {Z(11)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(12)} -pin  "mux1h" {Z(12)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(13)} -pin  "mux1h" {Z(13)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(14)} -pin  "mux1h" {Z(14)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(15)} -pin  "mux1h" {Z(15)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(16)} -pin  "mux1h" {Z(16)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(17)} -pin  "mux1h" {Z(17)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(18)} -pin  "mux1h" {Z(18)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(19)} -pin  "mux1h" {Z(19)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(20)} -pin  "mux1h" {Z(20)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(21)} -pin  "mux1h" {Z(21)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(22)} -pin  "mux1h" {Z(22)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(23)} -pin  "mux1h" {Z(23)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(24)} -pin  "mux1h" {Z(24)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(25)} -pin  "mux1h" {Z(25)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(26)} -pin  "mux1h" {Z(26)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(27)} -pin  "mux1h" {Z(27)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(28)} -pin  "mux1h" {Z(28)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(29)} -pin  "mux1h" {Z(29)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 1515 -attr oid 84 -attr vt dc -attr @path {/diff_detect/diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {mux1h.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {mux1h.itm(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/mux1h.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(10)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(11)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(12)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(13)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(14)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(15)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(16)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(17)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(18)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(19)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(20)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(21)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(22)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(23)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(24)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(25)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(26)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(27)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(28)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(29)} -attr @path {/diff_detect/diff_detect:core/C0_30}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 1516 -attr oid 85 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/diff_detect/diff_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "not#9" "not(1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/not#9} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:i#1.lpi#3(2)} -pin  "not#9" {A(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#3.itm}
load net {not#9.itm} -pin  "not#9" {Z(0)} -attr @path {/diff_detect/diff_detect:core/not#9.itm}
load inst "nor#1" "nor(4,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/nor#1} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,4)"
load net {exit:SHIFT.lpi#1} -pin  "nor#1" {A0(0)} -attr @path {/diff_detect/diff_detect:core/exit:SHIFT.lpi#1}
load net {SHIFT:i#1.lpi#3(0)} -pin  "nor#1" {A1(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#7.itm}
load net {SHIFT:i#1.lpi#3(1)} -pin  "nor#1" {A2(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#4.itm}
load net {not#9.itm} -pin  "nor#1" {A3(0)} -attr @path {/diff_detect/diff_detect:core/not#9.itm}
load net {nor#1.itm} -pin  "nor#1" {Z(0)} -attr @path {/diff_detect/diff_detect:core/nor#1.itm}
load inst "nor" "nor(2,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {nor#1.itm} -pin  "nor" {A0(0)} -attr @path {/diff_detect/diff_detect:core/nor#1.itm}
load net {exit:ACC1.sva} -pin  "nor" {A1(0)} -attr @path {/diff_detect/diff_detect:core/exit:ACC1.sva}
load net {and#13.cse} -pin  "nor" {Z(0)} -attr @path {/diff_detect/diff_detect:core/and#13.cse}
load inst "mux#3" "mux(2,20)" "INTERFACE" -attr xrf 1517 -attr oid 86 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3} -attr area 18.389460 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(20,1,2)"
load net {regs.regs(4).sva#2(0)} -pin  "mux#3" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(1)} -pin  "mux#3" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(2)} -pin  "mux#3" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(3)} -pin  "mux#3" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(4)} -pin  "mux#3" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(5)} -pin  "mux#3" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(6)} -pin  "mux#3" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(7)} -pin  "mux#3" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(8)} -pin  "mux#3" {A0(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(9)} -pin  "mux#3" {A0(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(10)} -pin  "mux#3" {A0(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(11)} -pin  "mux#3" {A0(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(12)} -pin  "mux#3" {A0(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(13)} -pin  "mux#3" {A0(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(14)} -pin  "mux#3" {A0(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(15)} -pin  "mux#3" {A0(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(16)} -pin  "mux#3" {A0(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(17)} -pin  "mux#3" {A0(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(18)} -pin  "mux#3" {A0(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(19)} -pin  "mux#3" {A0(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(0)} -pin  "mux#3" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(1)} -pin  "mux#3" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(2)} -pin  "mux#3" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(3)} -pin  "mux#3" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(4)} -pin  "mux#3" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(5)} -pin  "mux#3" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(6)} -pin  "mux#3" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(7)} -pin  "mux#3" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(8)} -pin  "mux#3" {A1(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(9)} -pin  "mux#3" {A1(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(10)} -pin  "mux#3" {A1(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(11)} -pin  "mux#3" {A1(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(12)} -pin  "mux#3" {A1(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(13)} -pin  "mux#3" {A1(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(14)} -pin  "mux#3" {A1(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(15)} -pin  "mux#3" {A1(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(16)} -pin  "mux#3" {A1(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(17)} -pin  "mux#3" {A1(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(18)} -pin  "mux#3" {A1(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(19)} -pin  "mux#3" {A1(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {and#13.cse} -pin  "mux#3" {S(0)} -attr @path {/diff_detect/diff_detect:core/and#13.cse}
load net {mux#3.itm(0)} -pin  "mux#3" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "mux#3" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "mux#3" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "mux#3" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "mux#3" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "mux#3" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "mux#3" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "mux#3" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(8)} -pin  "mux#3" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(9)} -pin  "mux#3" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(10)} -pin  "mux#3" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(11)} -pin  "mux#3" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(12)} -pin  "mux#3" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(13)} -pin  "mux#3" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(14)} -pin  "mux#3" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(15)} -pin  "mux#3" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(16)} -pin  "mux#3" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(17)} -pin  "mux#3" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(18)} -pin  "mux#3" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(19)} -pin  "mux#3" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load inst "reg(regs.regs(4).sva#2)" "reg(20,1,1,-1,0)" "INTERFACE" -attr xrf 1518 -attr oid 87 -attr vt dc -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(4).sva#2)}
load net {mux#3.itm(0)} -pin  "reg(regs.regs(4).sva#2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "reg(regs.regs(4).sva#2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "reg(regs.regs(4).sva#2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "reg(regs.regs(4).sva#2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "reg(regs.regs(4).sva#2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "reg(regs.regs(4).sva#2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "reg(regs.regs(4).sva#2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "reg(regs.regs(4).sva#2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(8)} -pin  "reg(regs.regs(4).sva#2)" {D(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(9)} -pin  "reg(regs.regs(4).sva#2)" {D(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(10)} -pin  "reg(regs.regs(4).sva#2)" {D(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(11)} -pin  "reg(regs.regs(4).sva#2)" {D(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(12)} -pin  "reg(regs.regs(4).sva#2)" {D(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(13)} -pin  "reg(regs.regs(4).sva#2)" {D(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(14)} -pin  "reg(regs.regs(4).sva#2)" {D(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(15)} -pin  "reg(regs.regs(4).sva#2)" {D(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(16)} -pin  "reg(regs.regs(4).sva#2)" {D(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(17)} -pin  "reg(regs.regs(4).sva#2)" {D(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(18)} -pin  "reg(regs.regs(4).sva#2)" {D(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {mux#3.itm(19)} -pin  "reg(regs.regs(4).sva#2)" {D(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#3.itm}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(8)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(9)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(10)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(11)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(12)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(13)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(14)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(15)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(16)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(17)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(18)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {GND} -pin  "reg(regs.regs(4).sva#2)" {DRa(19)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#20}
load net {clk} -pin  "reg(regs.regs(4).sva#2)" {clk} -attr xrf 1519 -attr oid 88 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(4).sva#2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(4).sva#2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(4).sva#2(0)} -pin  "reg(regs.regs(4).sva#2)" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(1)} -pin  "reg(regs.regs(4).sva#2)" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(2)} -pin  "reg(regs.regs(4).sva#2)" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(3)} -pin  "reg(regs.regs(4).sva#2)" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(4)} -pin  "reg(regs.regs(4).sva#2)" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(5)} -pin  "reg(regs.regs(4).sva#2)" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(6)} -pin  "reg(regs.regs(4).sva#2)" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(7)} -pin  "reg(regs.regs(4).sva#2)" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(8)} -pin  "reg(regs.regs(4).sva#2)" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(9)} -pin  "reg(regs.regs(4).sva#2)" {Z(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(10)} -pin  "reg(regs.regs(4).sva#2)" {Z(10)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(11)} -pin  "reg(regs.regs(4).sva#2)" {Z(11)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(12)} -pin  "reg(regs.regs(4).sva#2)" {Z(12)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(13)} -pin  "reg(regs.regs(4).sva#2)" {Z(13)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(14)} -pin  "reg(regs.regs(4).sva#2)" {Z(14)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(15)} -pin  "reg(regs.regs(4).sva#2)" {Z(15)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(16)} -pin  "reg(regs.regs(4).sva#2)" {Z(16)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(17)} -pin  "reg(regs.regs(4).sva#2)" {Z(17)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(18)} -pin  "reg(regs.regs(4).sva#2)" {Z(18)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load net {regs.regs(4).sva#2(19)} -pin  "reg(regs.regs(4).sva#2)" {Z(19)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva#2}
load inst "mux#4" "mux(2,20)" "INTERFACE" -attr xrf 1520 -attr oid 89 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4} -attr area 18.389460 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(20,1,2)"
load net {regs.regs(3).sva#2(0)} -pin  "mux#4" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(1)} -pin  "mux#4" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(2)} -pin  "mux#4" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(3)} -pin  "mux#4" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(4)} -pin  "mux#4" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(5)} -pin  "mux#4" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(6)} -pin  "mux#4" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(7)} -pin  "mux#4" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(8)} -pin  "mux#4" {A0(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(9)} -pin  "mux#4" {A0(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(10)} -pin  "mux#4" {A0(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(11)} -pin  "mux#4" {A0(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(12)} -pin  "mux#4" {A0(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(13)} -pin  "mux#4" {A0(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(14)} -pin  "mux#4" {A0(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(15)} -pin  "mux#4" {A0(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(16)} -pin  "mux#4" {A0(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(17)} -pin  "mux#4" {A0(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(18)} -pin  "mux#4" {A0(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(19)} -pin  "mux#4" {A0(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(0)} -pin  "mux#4" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(1)} -pin  "mux#4" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(2)} -pin  "mux#4" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(3)} -pin  "mux#4" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(4)} -pin  "mux#4" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(5)} -pin  "mux#4" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(6)} -pin  "mux#4" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(7)} -pin  "mux#4" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(8)} -pin  "mux#4" {A1(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(9)} -pin  "mux#4" {A1(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(10)} -pin  "mux#4" {A1(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(11)} -pin  "mux#4" {A1(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(12)} -pin  "mux#4" {A1(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(13)} -pin  "mux#4" {A1(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(14)} -pin  "mux#4" {A1(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(15)} -pin  "mux#4" {A1(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(16)} -pin  "mux#4" {A1(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(17)} -pin  "mux#4" {A1(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(18)} -pin  "mux#4" {A1(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(19)} -pin  "mux#4" {A1(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {or#30.cse} -pin  "mux#4" {S(0)} -attr @path {/diff_detect/diff_detect:core/or#30.cse}
load net {mux#4.itm(0)} -pin  "mux#4" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "mux#4" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "mux#4" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "mux#4" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "mux#4" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "mux#4" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "mux#4" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "mux#4" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(8)} -pin  "mux#4" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(9)} -pin  "mux#4" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(10)} -pin  "mux#4" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(11)} -pin  "mux#4" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(12)} -pin  "mux#4" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(13)} -pin  "mux#4" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(14)} -pin  "mux#4" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(15)} -pin  "mux#4" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(16)} -pin  "mux#4" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(17)} -pin  "mux#4" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(18)} -pin  "mux#4" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(19)} -pin  "mux#4" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load inst "reg(regs.regs(3).sva#2)" "reg(20,1,1,-1,0)" "INTERFACE" -attr xrf 1521 -attr oid 90 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(3).sva#2)}
load net {mux#4.itm(0)} -pin  "reg(regs.regs(3).sva#2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "reg(regs.regs(3).sva#2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "reg(regs.regs(3).sva#2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "reg(regs.regs(3).sva#2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "reg(regs.regs(3).sva#2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "reg(regs.regs(3).sva#2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "reg(regs.regs(3).sva#2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "reg(regs.regs(3).sva#2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(8)} -pin  "reg(regs.regs(3).sva#2)" {D(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(9)} -pin  "reg(regs.regs(3).sva#2)" {D(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(10)} -pin  "reg(regs.regs(3).sva#2)" {D(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(11)} -pin  "reg(regs.regs(3).sva#2)" {D(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(12)} -pin  "reg(regs.regs(3).sva#2)" {D(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(13)} -pin  "reg(regs.regs(3).sva#2)" {D(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(14)} -pin  "reg(regs.regs(3).sva#2)" {D(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(15)} -pin  "reg(regs.regs(3).sva#2)" {D(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(16)} -pin  "reg(regs.regs(3).sva#2)" {D(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(17)} -pin  "reg(regs.regs(3).sva#2)" {D(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(18)} -pin  "reg(regs.regs(3).sva#2)" {D(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {mux#4.itm(19)} -pin  "reg(regs.regs(3).sva#2)" {D(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#4.itm}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(8)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(9)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(10)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(11)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(12)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(13)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(14)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(15)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(16)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(17)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(18)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {GND} -pin  "reg(regs.regs(3).sva#2)" {DRa(19)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#16}
load net {clk} -pin  "reg(regs.regs(3).sva#2)" {clk} -attr xrf 1522 -attr oid 91 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(3).sva#2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(3).sva#2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(3).sva#2(0)} -pin  "reg(regs.regs(3).sva#2)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(1)} -pin  "reg(regs.regs(3).sva#2)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(2)} -pin  "reg(regs.regs(3).sva#2)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(3)} -pin  "reg(regs.regs(3).sva#2)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(4)} -pin  "reg(regs.regs(3).sva#2)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(5)} -pin  "reg(regs.regs(3).sva#2)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(6)} -pin  "reg(regs.regs(3).sva#2)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(7)} -pin  "reg(regs.regs(3).sva#2)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(8)} -pin  "reg(regs.regs(3).sva#2)" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(9)} -pin  "reg(regs.regs(3).sva#2)" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(10)} -pin  "reg(regs.regs(3).sva#2)" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(11)} -pin  "reg(regs.regs(3).sva#2)" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(12)} -pin  "reg(regs.regs(3).sva#2)" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(13)} -pin  "reg(regs.regs(3).sva#2)" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(14)} -pin  "reg(regs.regs(3).sva#2)" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(15)} -pin  "reg(regs.regs(3).sva#2)" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(16)} -pin  "reg(regs.regs(3).sva#2)" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(17)} -pin  "reg(regs.regs(3).sva#2)" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(18)} -pin  "reg(regs.regs(3).sva#2)" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(19)} -pin  "reg(regs.regs(3).sva#2)" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load inst "mux#5" "mux(2,20)" "INTERFACE" -attr xrf 1523 -attr oid 92 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5} -attr area 18.389460 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(20,1,2)"
load net {regs.regs(2).sva#2(0)} -pin  "mux#5" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(1)} -pin  "mux#5" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(2)} -pin  "mux#5" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(3)} -pin  "mux#5" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(4)} -pin  "mux#5" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(5)} -pin  "mux#5" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(6)} -pin  "mux#5" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(7)} -pin  "mux#5" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(8)} -pin  "mux#5" {A0(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(9)} -pin  "mux#5" {A0(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(10)} -pin  "mux#5" {A0(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(11)} -pin  "mux#5" {A0(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(12)} -pin  "mux#5" {A0(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(13)} -pin  "mux#5" {A0(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(14)} -pin  "mux#5" {A0(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(15)} -pin  "mux#5" {A0(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(16)} -pin  "mux#5" {A0(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(17)} -pin  "mux#5" {A0(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(18)} -pin  "mux#5" {A0(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(19)} -pin  "mux#5" {A0(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(0)} -pin  "mux#5" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(1)} -pin  "mux#5" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(2)} -pin  "mux#5" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(3)} -pin  "mux#5" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(4)} -pin  "mux#5" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(5)} -pin  "mux#5" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(6)} -pin  "mux#5" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(7)} -pin  "mux#5" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(8)} -pin  "mux#5" {A1(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(9)} -pin  "mux#5" {A1(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(10)} -pin  "mux#5" {A1(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(11)} -pin  "mux#5" {A1(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(12)} -pin  "mux#5" {A1(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(13)} -pin  "mux#5" {A1(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(14)} -pin  "mux#5" {A1(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(15)} -pin  "mux#5" {A1(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(16)} -pin  "mux#5" {A1(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(17)} -pin  "mux#5" {A1(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(18)} -pin  "mux#5" {A1(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(19)} -pin  "mux#5" {A1(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {or#33.cse} -pin  "mux#5" {S(0)} -attr @path {/diff_detect/diff_detect:core/or#33.cse}
load net {mux#5.itm(0)} -pin  "mux#5" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(1)} -pin  "mux#5" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(2)} -pin  "mux#5" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(3)} -pin  "mux#5" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(4)} -pin  "mux#5" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(5)} -pin  "mux#5" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(6)} -pin  "mux#5" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(7)} -pin  "mux#5" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(8)} -pin  "mux#5" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(9)} -pin  "mux#5" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(10)} -pin  "mux#5" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(11)} -pin  "mux#5" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(12)} -pin  "mux#5" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(13)} -pin  "mux#5" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(14)} -pin  "mux#5" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(15)} -pin  "mux#5" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(16)} -pin  "mux#5" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(17)} -pin  "mux#5" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(18)} -pin  "mux#5" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(19)} -pin  "mux#5" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load inst "reg(regs.regs(2).sva#2)" "reg(20,1,1,-1,0)" "INTERFACE" -attr xrf 1524 -attr oid 93 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(2).sva#2)}
load net {mux#5.itm(0)} -pin  "reg(regs.regs(2).sva#2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(1)} -pin  "reg(regs.regs(2).sva#2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(2)} -pin  "reg(regs.regs(2).sva#2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(3)} -pin  "reg(regs.regs(2).sva#2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(4)} -pin  "reg(regs.regs(2).sva#2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(5)} -pin  "reg(regs.regs(2).sva#2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(6)} -pin  "reg(regs.regs(2).sva#2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(7)} -pin  "reg(regs.regs(2).sva#2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(8)} -pin  "reg(regs.regs(2).sva#2)" {D(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(9)} -pin  "reg(regs.regs(2).sva#2)" {D(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(10)} -pin  "reg(regs.regs(2).sva#2)" {D(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(11)} -pin  "reg(regs.regs(2).sva#2)" {D(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(12)} -pin  "reg(regs.regs(2).sva#2)" {D(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(13)} -pin  "reg(regs.regs(2).sva#2)" {D(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(14)} -pin  "reg(regs.regs(2).sva#2)" {D(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(15)} -pin  "reg(regs.regs(2).sva#2)" {D(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(16)} -pin  "reg(regs.regs(2).sva#2)" {D(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(17)} -pin  "reg(regs.regs(2).sva#2)" {D(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(18)} -pin  "reg(regs.regs(2).sva#2)" {D(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {mux#5.itm(19)} -pin  "reg(regs.regs(2).sva#2)" {D(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#5.itm}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(8)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(9)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(10)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(11)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(12)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(13)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(14)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(15)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(16)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(17)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(18)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {GND} -pin  "reg(regs.regs(2).sva#2)" {DRa(19)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#12}
load net {clk} -pin  "reg(regs.regs(2).sva#2)" {clk} -attr xrf 1525 -attr oid 94 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(2).sva#2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(2).sva#2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(2).sva#2(0)} -pin  "reg(regs.regs(2).sva#2)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(1)} -pin  "reg(regs.regs(2).sva#2)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(2)} -pin  "reg(regs.regs(2).sva#2)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(3)} -pin  "reg(regs.regs(2).sva#2)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(4)} -pin  "reg(regs.regs(2).sva#2)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(5)} -pin  "reg(regs.regs(2).sva#2)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(6)} -pin  "reg(regs.regs(2).sva#2)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(7)} -pin  "reg(regs.regs(2).sva#2)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(8)} -pin  "reg(regs.regs(2).sva#2)" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(9)} -pin  "reg(regs.regs(2).sva#2)" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(10)} -pin  "reg(regs.regs(2).sva#2)" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(11)} -pin  "reg(regs.regs(2).sva#2)" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(12)} -pin  "reg(regs.regs(2).sva#2)" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(13)} -pin  "reg(regs.regs(2).sva#2)" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(14)} -pin  "reg(regs.regs(2).sva#2)" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(15)} -pin  "reg(regs.regs(2).sva#2)" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(16)} -pin  "reg(regs.regs(2).sva#2)" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(17)} -pin  "reg(regs.regs(2).sva#2)" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(18)} -pin  "reg(regs.regs(2).sva#2)" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(19)} -pin  "reg(regs.regs(2).sva#2)" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load inst "mux#6" "mux(2,20)" "INTERFACE" -attr xrf 1526 -attr oid 95 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6} -attr area 18.389460 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(20,1,2)"
load net {regs.regs(1).sva#2(0)} -pin  "mux#6" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(1)} -pin  "mux#6" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(2)} -pin  "mux#6" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(3)} -pin  "mux#6" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(4)} -pin  "mux#6" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(5)} -pin  "mux#6" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(6)} -pin  "mux#6" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(7)} -pin  "mux#6" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(8)} -pin  "mux#6" {A0(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(9)} -pin  "mux#6" {A0(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(10)} -pin  "mux#6" {A0(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(11)} -pin  "mux#6" {A0(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(12)} -pin  "mux#6" {A0(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(13)} -pin  "mux#6" {A0(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(14)} -pin  "mux#6" {A0(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(15)} -pin  "mux#6" {A0(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(16)} -pin  "mux#6" {A0(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(17)} -pin  "mux#6" {A0(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(18)} -pin  "mux#6" {A0(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(19)} -pin  "mux#6" {A0(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(0)} -pin  "mux#6" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(1)} -pin  "mux#6" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(2)} -pin  "mux#6" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(3)} -pin  "mux#6" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(4)} -pin  "mux#6" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(5)} -pin  "mux#6" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(6)} -pin  "mux#6" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(7)} -pin  "mux#6" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(8)} -pin  "mux#6" {A1(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(9)} -pin  "mux#6" {A1(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(10)} -pin  "mux#6" {A1(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(11)} -pin  "mux#6" {A1(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(12)} -pin  "mux#6" {A1(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(13)} -pin  "mux#6" {A1(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(14)} -pin  "mux#6" {A1(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(15)} -pin  "mux#6" {A1(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(16)} -pin  "mux#6" {A1(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(17)} -pin  "mux#6" {A1(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(18)} -pin  "mux#6" {A1(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(19)} -pin  "mux#6" {A1(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {or#36.cse} -pin  "mux#6" {S(0)} -attr @path {/diff_detect/diff_detect:core/or#36.cse}
load net {mux#6.itm(0)} -pin  "mux#6" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(1)} -pin  "mux#6" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(2)} -pin  "mux#6" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(3)} -pin  "mux#6" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(4)} -pin  "mux#6" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(5)} -pin  "mux#6" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(6)} -pin  "mux#6" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(7)} -pin  "mux#6" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(8)} -pin  "mux#6" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(9)} -pin  "mux#6" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(10)} -pin  "mux#6" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(11)} -pin  "mux#6" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(12)} -pin  "mux#6" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(13)} -pin  "mux#6" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(14)} -pin  "mux#6" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(15)} -pin  "mux#6" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(16)} -pin  "mux#6" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(17)} -pin  "mux#6" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(18)} -pin  "mux#6" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(19)} -pin  "mux#6" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load inst "reg(regs.regs(1).sva#2)" "reg(20,1,1,-1,0)" "INTERFACE" -attr xrf 1527 -attr oid 96 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(1).sva#2)}
load net {mux#6.itm(0)} -pin  "reg(regs.regs(1).sva#2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(1)} -pin  "reg(regs.regs(1).sva#2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(2)} -pin  "reg(regs.regs(1).sva#2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(3)} -pin  "reg(regs.regs(1).sva#2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(4)} -pin  "reg(regs.regs(1).sva#2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(5)} -pin  "reg(regs.regs(1).sva#2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(6)} -pin  "reg(regs.regs(1).sva#2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(7)} -pin  "reg(regs.regs(1).sva#2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(8)} -pin  "reg(regs.regs(1).sva#2)" {D(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(9)} -pin  "reg(regs.regs(1).sva#2)" {D(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(10)} -pin  "reg(regs.regs(1).sva#2)" {D(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(11)} -pin  "reg(regs.regs(1).sva#2)" {D(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(12)} -pin  "reg(regs.regs(1).sva#2)" {D(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(13)} -pin  "reg(regs.regs(1).sva#2)" {D(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(14)} -pin  "reg(regs.regs(1).sva#2)" {D(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(15)} -pin  "reg(regs.regs(1).sva#2)" {D(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(16)} -pin  "reg(regs.regs(1).sva#2)" {D(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(17)} -pin  "reg(regs.regs(1).sva#2)" {D(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(18)} -pin  "reg(regs.regs(1).sva#2)" {D(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {mux#6.itm(19)} -pin  "reg(regs.regs(1).sva#2)" {D(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#6.itm}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(8)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(9)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(10)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(11)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(12)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(13)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(14)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(15)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(16)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(17)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(18)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {GND} -pin  "reg(regs.regs(1).sva#2)" {DRa(19)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#14}
load net {clk} -pin  "reg(regs.regs(1).sva#2)" {clk} -attr xrf 1528 -attr oid 97 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(1).sva#2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sva#2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(1).sva#2(0)} -pin  "reg(regs.regs(1).sva#2)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(1)} -pin  "reg(regs.regs(1).sva#2)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(2)} -pin  "reg(regs.regs(1).sva#2)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(3)} -pin  "reg(regs.regs(1).sva#2)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(4)} -pin  "reg(regs.regs(1).sva#2)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(5)} -pin  "reg(regs.regs(1).sva#2)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(6)} -pin  "reg(regs.regs(1).sva#2)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(7)} -pin  "reg(regs.regs(1).sva#2)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(8)} -pin  "reg(regs.regs(1).sva#2)" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(9)} -pin  "reg(regs.regs(1).sva#2)" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(10)} -pin  "reg(regs.regs(1).sva#2)" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(11)} -pin  "reg(regs.regs(1).sva#2)" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(12)} -pin  "reg(regs.regs(1).sva#2)" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(13)} -pin  "reg(regs.regs(1).sva#2)" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(14)} -pin  "reg(regs.regs(1).sva#2)" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(15)} -pin  "reg(regs.regs(1).sva#2)" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(16)} -pin  "reg(regs.regs(1).sva#2)" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(17)} -pin  "reg(regs.regs(1).sva#2)" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(18)} -pin  "reg(regs.regs(1).sva#2)" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(19)} -pin  "reg(regs.regs(1).sva#2)" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load inst "or#40" "or(4,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/or#40} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,4)"
load net {or.dcpl#29} -pin  "or#40" {A0(0)} -attr @path {/diff_detect/diff_detect:core/or.dcpl#29}
load net {SHIFT:i#1.lpi#3(0)} -pin  "or#40" {A1(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#2.itm}
load net {SHIFT:i#1.lpi#3(1)} -pin  "or#40" {A2(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#1.itm}
load net {SHIFT:i#1.lpi#3(2)} -pin  "or#40" {A3(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3).itm}
load net {or#40.cse} -pin  "or#40" {Z(0)} -attr @path {/diff_detect/diff_detect:core/or#40.cse}
load inst "mux#7" "mux(2,20)" "INTERFACE" -attr xrf 1529 -attr oid 98 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7} -attr area 18.389460 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(20,1,2)"
load net {regs.regs(0)#1.sva#2(0)} -pin  "mux#7" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(1)} -pin  "mux#7" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(2)} -pin  "mux#7" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(3)} -pin  "mux#7" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(4)} -pin  "mux#7" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(5)} -pin  "mux#7" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(6)} -pin  "mux#7" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(7)} -pin  "mux#7" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(8)} -pin  "mux#7" {A0(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(9)} -pin  "mux#7" {A0(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(10)} -pin  "mux#7" {A0(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(11)} -pin  "mux#7" {A0(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(12)} -pin  "mux#7" {A0(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(13)} -pin  "mux#7" {A0(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(14)} -pin  "mux#7" {A0(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(15)} -pin  "mux#7" {A0(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(16)} -pin  "mux#7" {A0(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(17)} -pin  "mux#7" {A0(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(18)} -pin  "mux#7" {A0(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(19)} -pin  "mux#7" {A0(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.operator<<:din#1.lpi#1.dfm(0)} -pin  "mux#7" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(1)} -pin  "mux#7" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(2)} -pin  "mux#7" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(3)} -pin  "mux#7" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(4)} -pin  "mux#7" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(5)} -pin  "mux#7" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(6)} -pin  "mux#7" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(7)} -pin  "mux#7" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(8)} -pin  "mux#7" {A1(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(9)} -pin  "mux#7" {A1(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(10)} -pin  "mux#7" {A1(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(11)} -pin  "mux#7" {A1(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(12)} -pin  "mux#7" {A1(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(13)} -pin  "mux#7" {A1(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(14)} -pin  "mux#7" {A1(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(15)} -pin  "mux#7" {A1(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(16)} -pin  "mux#7" {A1(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(17)} -pin  "mux#7" {A1(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(18)} -pin  "mux#7" {A1(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {regs.operator<<:din#1.lpi#1.dfm(19)} -pin  "mux#7" {A1(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm)#1.itm}
load net {or#40.cse} -pin  "mux#7" {S(0)} -attr @path {/diff_detect/diff_detect:core/or#40.cse}
load net {mux#7.itm(0)} -pin  "mux#7" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(1)} -pin  "mux#7" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(2)} -pin  "mux#7" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(3)} -pin  "mux#7" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(4)} -pin  "mux#7" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(5)} -pin  "mux#7" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(6)} -pin  "mux#7" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(7)} -pin  "mux#7" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(8)} -pin  "mux#7" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(9)} -pin  "mux#7" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(10)} -pin  "mux#7" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(11)} -pin  "mux#7" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(12)} -pin  "mux#7" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(13)} -pin  "mux#7" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(14)} -pin  "mux#7" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(15)} -pin  "mux#7" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(16)} -pin  "mux#7" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(17)} -pin  "mux#7" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(18)} -pin  "mux#7" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(19)} -pin  "mux#7" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load inst "reg(regs.regs(0)#1.sva#2)" "reg(20,1,1,-1,0)" "INTERFACE" -attr xrf 1530 -attr oid 99 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(0)#1.sva#2)}
load net {mux#7.itm(0)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(1)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(2)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(3)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(4)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(5)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(6)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(7)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(8)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(9)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(10)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(11)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(12)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(13)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(14)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(15)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(16)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(17)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(18)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {mux#7.itm(19)} -pin  "reg(regs.regs(0)#1.sva#2)" {D(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#7.itm}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(8)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(9)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(10)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(11)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(12)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(13)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(14)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(15)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(16)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(17)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(18)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {GND} -pin  "reg(regs.regs(0)#1.sva#2)" {DRa(19)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#18}
load net {clk} -pin  "reg(regs.regs(0)#1.sva#2)" {clk} -attr xrf 1531 -attr oid 100 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(0)#1.sva#2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(0)#1.sva#2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(0)#1.sva#2(0)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(1)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(2)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(3)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(4)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(5)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(6)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(7)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(8)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(9)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(10)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(11)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(12)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(13)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(14)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(15)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(16)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(17)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(18)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(19)} -pin  "reg(regs.regs(0)#1.sva#2)" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load inst "SHIFT:i:not" "not(1)" "INTERFACE" -attr xrf 1532 -attr oid 101 -attr @path {/diff_detect/diff_detect:core/SHIFT:i:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:acc#1.psp(2)} -pin  "SHIFT:i:not" {A(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:acc#1.psp)#1.itm}
load net {SHIFT:i:not.itm} -pin  "SHIFT:i:not" {Z(0)} -attr @path {/diff_detect/diff_detect:core/SHIFT:i:not.itm}
load inst "SHIFT:and#2" "and(2,3)" "INTERFACE" -attr xrf 1533 -attr oid 102 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:and#2} -attr area 2.189497 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(3,2)"
load net {i#1.lpi#1(0)} -pin  "SHIFT:and#2" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(1)} -pin  "SHIFT:and#2" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(2)} -pin  "SHIFT:and#2" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {SHIFT:i:not.itm} -pin  "SHIFT:and#2" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:exs#4.itm}
load net {SHIFT:i:not.itm} -pin  "SHIFT:and#2" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:exs#4.itm}
load net {SHIFT:i:not.itm} -pin  "SHIFT:and#2" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:exs#4.itm}
load net {SHIFT:and#2.itm(0)} -pin  "SHIFT:and#2" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:and#2.itm}
load net {SHIFT:and#2.itm(1)} -pin  "SHIFT:and#2" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:and#2.itm}
load net {SHIFT:and#2.itm(2)} -pin  "SHIFT:and#2" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:and#2.itm}
load inst "mux#8" "mux(2,3)" "INTERFACE" -attr xrf 1534 -attr oid 103 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#8} -attr area 2.759269 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(3,1,2)"
load net {SHIFT:and#2.itm(0)} -pin  "mux#8" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:and#2.itm}
load net {SHIFT:and#2.itm(1)} -pin  "mux#8" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:and#2.itm}
load net {SHIFT:and#2.itm(2)} -pin  "mux#8" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:and#2.itm}
load net {i#1.sva(0)} -pin  "mux#8" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load net {i#1.sva(1)} -pin  "mux#8" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load net {i#1.sva(2)} -pin  "mux#8" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load net {or.dcpl} -pin  "mux#8" {S(0)} -attr @path {/diff_detect/diff_detect:core/or.dcpl}
load net {mux#8.itm(0)} -pin  "mux#8" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "mux#8" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#8.itm}
load net {mux#8.itm(2)} -pin  "mux#8" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#8.itm}
load inst "reg(i#1.lpi#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 1535 -attr oid 104 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(i#1.lpi#1)}
load net {mux#8.itm(0)} -pin  "reg(i#1.lpi#1)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "reg(i#1.lpi#1)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#8.itm}
load net {mux#8.itm(2)} -pin  "reg(i#1.lpi#1)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#8.itm}
load net {GND} -pin  "reg(i#1.lpi#1)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/C0_3}
load net {GND} -pin  "reg(i#1.lpi#1)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/C0_3}
load net {GND} -pin  "reg(i#1.lpi#1)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/C0_3}
load net {clk} -pin  "reg(i#1.lpi#1)" {clk} -attr xrf 1536 -attr oid 105 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(i#1.lpi#1)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(i#1.lpi#1)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {i#1.lpi#1(0)} -pin  "reg(i#1.lpi#1)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(1)} -pin  "reg(i#1.lpi#1)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(2)} -pin  "reg(i#1.lpi#1)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load inst "mux#9" "mux(2,8)" "INTERFACE" -attr xrf 1537 -attr oid 106 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9} -attr area 7.356384 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(8,1,2)"
load net {regs.regs(4).sva.sg2(0)} -pin  "mux#9" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(1)} -pin  "mux#9" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(2)} -pin  "mux#9" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(3)} -pin  "mux#9" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(4)} -pin  "mux#9" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(5)} -pin  "mux#9" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(6)} -pin  "mux#9" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(7)} -pin  "mux#9" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(0)} -pin  "mux#9" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(1)} -pin  "mux#9" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(2)} -pin  "mux#9" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(3)} -pin  "mux#9" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(4)} -pin  "mux#9" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(5)} -pin  "mux#9" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(6)} -pin  "mux#9" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(7)} -pin  "mux#9" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {and#13.cse} -pin  "mux#9" {S(0)} -attr @path {/diff_detect/diff_detect:core/and#13.cse}
load net {mux#9.itm(0)} -pin  "mux#9" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "mux#9" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "mux#9" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "mux#9" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "mux#9" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "mux#9" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "mux#9" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "mux#9" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load inst "reg(regs.regs(4).sva.sg2)" "reg(8,1,1,-1,0)" "INTERFACE" -attr xrf 1538 -attr oid 107 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(4).sva.sg2)}
load net {mux#9.itm(0)} -pin  "reg(regs.regs(4).sva.sg2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "reg(regs.regs(4).sva.sg2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "reg(regs.regs(4).sva.sg2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "reg(regs.regs(4).sva.sg2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "reg(regs.regs(4).sva.sg2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "reg(regs.regs(4).sva.sg2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "reg(regs.regs(4).sva.sg2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "reg(regs.regs(4).sva.sg2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#9.itm}
load net {GND} -pin  "reg(regs.regs(4).sva.sg2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#19}
load net {GND} -pin  "reg(regs.regs(4).sva.sg2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#19}
load net {GND} -pin  "reg(regs.regs(4).sva.sg2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#19}
load net {GND} -pin  "reg(regs.regs(4).sva.sg2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#19}
load net {GND} -pin  "reg(regs.regs(4).sva.sg2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#19}
load net {GND} -pin  "reg(regs.regs(4).sva.sg2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#19}
load net {GND} -pin  "reg(regs.regs(4).sva.sg2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#19}
load net {GND} -pin  "reg(regs.regs(4).sva.sg2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#19}
load net {clk} -pin  "reg(regs.regs(4).sva.sg2)" {clk} -attr xrf 1539 -attr oid 108 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(4).sva.sg2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(4).sva.sg2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(4).sva.sg2(0)} -pin  "reg(regs.regs(4).sva.sg2)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(1)} -pin  "reg(regs.regs(4).sva.sg2)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(2)} -pin  "reg(regs.regs(4).sva.sg2)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(3)} -pin  "reg(regs.regs(4).sva.sg2)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(4)} -pin  "reg(regs.regs(4).sva.sg2)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(5)} -pin  "reg(regs.regs(4).sva.sg2)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(6)} -pin  "reg(regs.regs(4).sva.sg2)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(7)} -pin  "reg(regs.regs(4).sva.sg2)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load inst "mux#10" "mux(2,8)" "INTERFACE" -attr xrf 1540 -attr oid 109 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10} -attr area 7.356384 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(8,1,2)"
load net {regs.regs(3).sva.sg2(0)} -pin  "mux#10" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(1)} -pin  "mux#10" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(2)} -pin  "mux#10" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(3)} -pin  "mux#10" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(4)} -pin  "mux#10" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(5)} -pin  "mux#10" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(6)} -pin  "mux#10" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(7)} -pin  "mux#10" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(0)} -pin  "mux#10" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(1)} -pin  "mux#10" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(2)} -pin  "mux#10" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(3)} -pin  "mux#10" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(4)} -pin  "mux#10" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(5)} -pin  "mux#10" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(6)} -pin  "mux#10" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(7)} -pin  "mux#10" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {or#30.cse} -pin  "mux#10" {S(0)} -attr @path {/diff_detect/diff_detect:core/or#30.cse}
load net {mux#10.itm(0)} -pin  "mux#10" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "mux#10" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "mux#10" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "mux#10" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "mux#10" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "mux#10" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "mux#10" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "mux#10" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load inst "reg(regs.regs(3).sva.sg2)" "reg(8,1,1,-1,0)" "INTERFACE" -attr xrf 1541 -attr oid 110 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(3).sva.sg2)}
load net {mux#10.itm(0)} -pin  "reg(regs.regs(3).sva.sg2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "reg(regs.regs(3).sva.sg2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "reg(regs.regs(3).sva.sg2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "reg(regs.regs(3).sva.sg2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "reg(regs.regs(3).sva.sg2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "reg(regs.regs(3).sva.sg2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "reg(regs.regs(3).sva.sg2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "reg(regs.regs(3).sva.sg2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#10.itm}
load net {GND} -pin  "reg(regs.regs(3).sva.sg2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#15}
load net {GND} -pin  "reg(regs.regs(3).sva.sg2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#15}
load net {GND} -pin  "reg(regs.regs(3).sva.sg2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#15}
load net {GND} -pin  "reg(regs.regs(3).sva.sg2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#15}
load net {GND} -pin  "reg(regs.regs(3).sva.sg2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#15}
load net {GND} -pin  "reg(regs.regs(3).sva.sg2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#15}
load net {GND} -pin  "reg(regs.regs(3).sva.sg2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#15}
load net {GND} -pin  "reg(regs.regs(3).sva.sg2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#15}
load net {clk} -pin  "reg(regs.regs(3).sva.sg2)" {clk} -attr xrf 1542 -attr oid 111 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(3).sva.sg2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(3).sva.sg2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(3).sva.sg2(0)} -pin  "reg(regs.regs(3).sva.sg2)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(1)} -pin  "reg(regs.regs(3).sva.sg2)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(2)} -pin  "reg(regs.regs(3).sva.sg2)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(3)} -pin  "reg(regs.regs(3).sva.sg2)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(4)} -pin  "reg(regs.regs(3).sva.sg2)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(5)} -pin  "reg(regs.regs(3).sva.sg2)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(6)} -pin  "reg(regs.regs(3).sva.sg2)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(7)} -pin  "reg(regs.regs(3).sva.sg2)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load inst "mux#11" "mux(2,8)" "INTERFACE" -attr xrf 1543 -attr oid 112 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11} -attr area 7.356384 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(8,1,2)"
load net {regs.regs(2).sva.sg2(0)} -pin  "mux#11" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(1)} -pin  "mux#11" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(2)} -pin  "mux#11" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(3)} -pin  "mux#11" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(4)} -pin  "mux#11" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(5)} -pin  "mux#11" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(6)} -pin  "mux#11" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(7)} -pin  "mux#11" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(0)} -pin  "mux#11" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(1)} -pin  "mux#11" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(2)} -pin  "mux#11" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(3)} -pin  "mux#11" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(4)} -pin  "mux#11" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(5)} -pin  "mux#11" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(6)} -pin  "mux#11" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(7)} -pin  "mux#11" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {or#33.cse} -pin  "mux#11" {S(0)} -attr @path {/diff_detect/diff_detect:core/or#33.cse}
load net {mux#11.itm(0)} -pin  "mux#11" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "mux#11" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "mux#11" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "mux#11" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "mux#11" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "mux#11" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "mux#11" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "mux#11" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load inst "reg(regs.regs(2).sva.sg2)" "reg(8,1,1,-1,0)" "INTERFACE" -attr xrf 1544 -attr oid 113 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(2).sva.sg2)}
load net {mux#11.itm(0)} -pin  "reg(regs.regs(2).sva.sg2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "reg(regs.regs(2).sva.sg2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "reg(regs.regs(2).sva.sg2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "reg(regs.regs(2).sva.sg2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "reg(regs.regs(2).sva.sg2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "reg(regs.regs(2).sva.sg2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "reg(regs.regs(2).sva.sg2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "reg(regs.regs(2).sva.sg2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#11.itm}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#11}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#11}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#11}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#11}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#11}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#11}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#11}
load net {GND} -pin  "reg(regs.regs(2).sva.sg2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#11}
load net {clk} -pin  "reg(regs.regs(2).sva.sg2)" {clk} -attr xrf 1545 -attr oid 114 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(2).sva.sg2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(2).sva.sg2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(2).sva.sg2(0)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(1)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(2)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(3)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(4)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(5)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(6)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(7)} -pin  "reg(regs.regs(2).sva.sg2)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load inst "mux#12" "mux(2,8)" "INTERFACE" -attr xrf 1546 -attr oid 115 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12} -attr area 7.356384 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(8,1,2)"
load net {regs.regs(1).sva.sg2(0)} -pin  "mux#12" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(1)} -pin  "mux#12" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(2)} -pin  "mux#12" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(3)} -pin  "mux#12" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(4)} -pin  "mux#12" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(5)} -pin  "mux#12" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(6)} -pin  "mux#12" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(7)} -pin  "mux#12" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(0)} -pin  "mux#12" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(1)} -pin  "mux#12" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(2)} -pin  "mux#12" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(3)} -pin  "mux#12" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(4)} -pin  "mux#12" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(5)} -pin  "mux#12" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(6)} -pin  "mux#12" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(7)} -pin  "mux#12" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {or#36.cse} -pin  "mux#12" {S(0)} -attr @path {/diff_detect/diff_detect:core/or#36.cse}
load net {mux#12.itm(0)} -pin  "mux#12" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "mux#12" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "mux#12" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "mux#12" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "mux#12" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "mux#12" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "mux#12" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "mux#12" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load inst "reg(regs.regs(1).sva.sg2)" "reg(8,1,1,-1,0)" "INTERFACE" -attr xrf 1547 -attr oid 116 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(1).sva.sg2)}
load net {mux#12.itm(0)} -pin  "reg(regs.regs(1).sva.sg2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "reg(regs.regs(1).sva.sg2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "reg(regs.regs(1).sva.sg2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "reg(regs.regs(1).sva.sg2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "reg(regs.regs(1).sva.sg2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "reg(regs.regs(1).sva.sg2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "reg(regs.regs(1).sva.sg2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "reg(regs.regs(1).sva.sg2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#12.itm}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#13}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#13}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#13}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#13}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#13}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#13}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#13}
load net {GND} -pin  "reg(regs.regs(1).sva.sg2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#13}
load net {clk} -pin  "reg(regs.regs(1).sva.sg2)" {clk} -attr xrf 1548 -attr oid 117 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(1).sva.sg2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sva.sg2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(1).sva.sg2(0)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(1)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(2)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(3)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(4)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(5)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(6)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(7)} -pin  "reg(regs.regs(1).sva.sg2)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load inst "mux#13" "mux(2,8)" "INTERFACE" -attr xrf 1549 -attr oid 118 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13} -attr area 7.356384 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(8,1,2)"
load net {regs.regs(0)#1.sva.sg2(0)} -pin  "mux#13" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(1)} -pin  "mux#13" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(2)} -pin  "mux#13" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(3)} -pin  "mux#13" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(4)} -pin  "mux#13" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(5)} -pin  "mux#13" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(6)} -pin  "mux#13" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(7)} -pin  "mux#13" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.operator<<:din#1.lpi#1.dfm(22)} -pin  "mux#13" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm).itm}
load net {regs.operator<<:din#1.lpi#1.dfm(23)} -pin  "mux#13" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm).itm}
load net {regs.operator<<:din#1.lpi#1.dfm(24)} -pin  "mux#13" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm).itm}
load net {regs.operator<<:din#1.lpi#1.dfm(25)} -pin  "mux#13" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm).itm}
load net {regs.operator<<:din#1.lpi#1.dfm(26)} -pin  "mux#13" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm).itm}
load net {regs.operator<<:din#1.lpi#1.dfm(27)} -pin  "mux#13" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm).itm}
load net {regs.operator<<:din#1.lpi#1.dfm(28)} -pin  "mux#13" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm).itm}
load net {regs.operator<<:din#1.lpi#1.dfm(29)} -pin  "mux#13" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.operator<<:din#1.lpi#1.dfm).itm}
load net {or#40.cse} -pin  "mux#13" {S(0)} -attr @path {/diff_detect/diff_detect:core/or#40.cse}
load net {mux#13.itm(0)} -pin  "mux#13" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "mux#13" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "mux#13" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "mux#13" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "mux#13" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "mux#13" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "mux#13" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "mux#13" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load inst "reg(regs.regs(0)#1.sva.sg2)" "reg(8,1,1,-1,0)" "INTERFACE" -attr xrf 1550 -attr oid 119 -attr vt d -attr @path {/diff_detect/diff_detect:core/reg(regs.regs(0)#1.sva.sg2)}
load net {mux#13.itm(0)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {D(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {D(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {D(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {D(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {D(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {D(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {D(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {D(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#13.itm}
load net {GND} -pin  "reg(regs.regs(0)#1.sva.sg2)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#17}
load net {GND} -pin  "reg(regs.regs(0)#1.sva.sg2)" {DRa(1)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#17}
load net {GND} -pin  "reg(regs.regs(0)#1.sva.sg2)" {DRa(2)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#17}
load net {GND} -pin  "reg(regs.regs(0)#1.sva.sg2)" {DRa(3)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#17}
load net {GND} -pin  "reg(regs.regs(0)#1.sva.sg2)" {DRa(4)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#17}
load net {GND} -pin  "reg(regs.regs(0)#1.sva.sg2)" {DRa(5)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#17}
load net {GND} -pin  "reg(regs.regs(0)#1.sva.sg2)" {DRa(6)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#17}
load net {GND} -pin  "reg(regs.regs(0)#1.sva.sg2)" {DRa(7)} -attr @path {/diff_detect/diff_detect:core/regs.regs_decl#17}
load net {clk} -pin  "reg(regs.regs(0)#1.sva.sg2)" {clk} -attr xrf 1551 -attr oid 120 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(regs.regs(0)#1.sva.sg2)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(0)#1.sva.sg2)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {regs.regs(0)#1.sva.sg2(0)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(1)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(2)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(3)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(4)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(5)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(6)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(7)} -pin  "reg(regs.regs(0)#1.sva.sg2)" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load inst "mux#14" "mux(2,1)" "INTERFACE" -attr xrf 1552 -attr oid 121 -attr @path {/diff_detect/diff_detect:core/mux#14} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {SHIFT:acc#1.psp(2)} -pin  "mux#14" {A0(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:acc#1.psp)#2.itm}
load net {exit:SHIFT.lpi#1.dfm} -pin  "mux#14" {A1(0)} -attr @path {/diff_detect/diff_detect:core/exit:SHIFT.lpi#1.dfm}
load net {or.dcpl} -pin  "mux#14" {S(0)} -attr @path {/diff_detect/diff_detect:core/or.dcpl}
load net {mux#14.itm} -pin  "mux#14" {Z(0)} -attr @path {/diff_detect/diff_detect:core/mux#14.itm}
load inst "reg(exit:SHIFT.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1553 -attr oid 122 -attr @path {/diff_detect/diff_detect:core/reg(exit:SHIFT.lpi#1)}
load net {mux#14.itm} -pin  "reg(exit:SHIFT.lpi#1)" {D(0)} -attr @path {/diff_detect/diff_detect:core/mux#14.itm}
load net {GND} -pin  "reg(exit:SHIFT.lpi#1)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/C0_1}
load net {clk} -pin  "reg(exit:SHIFT.lpi#1)" {clk} -attr xrf 1554 -attr oid 123 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(exit:SHIFT.lpi#1)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(exit:SHIFT.lpi#1)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {exit:SHIFT.lpi#1} -pin  "reg(exit:SHIFT.lpi#1)" {Z(0)} -attr @path {/diff_detect/diff_detect:core/exit:SHIFT.lpi#1}
load inst "ACC1:acc" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 1555 -attr oid 124 -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:acc} -attr area 4.306828 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3)"
load net {i#1.sva(0)} -pin  "ACC1:acc" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load net {i#1.sva(1)} -pin  "ACC1:acc" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load net {i#1.sva(2)} -pin  "ACC1:acc" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load net {PWR} -pin  "ACC1:acc" {B(0)} -attr @path {/diff_detect/diff_detect:core/C3_2}
load net {PWR} -pin  "ACC1:acc" {B(1)} -attr @path {/diff_detect/diff_detect:core/C3_2}
load net {ACC1:acc.itm(0)} -pin  "ACC1:acc" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:acc.itm}
load net {ACC1:acc.itm(1)} -pin  "ACC1:acc" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:acc.itm}
load net {ACC1:acc.itm(2)} -pin  "ACC1:acc" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:acc.itm}
load inst "ACC1:not" "not(1)" "INTERFACE" -attr xrf 1556 -attr oid 125 -attr @path {/diff_detect/diff_detect:core/ACC1:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc.itm(2)} -pin  "ACC1:not" {A(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:slc#3.itm}
load net {ACC1:not.itm} -pin  "ACC1:not" {Z(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:not.itm}
load inst "SHIFT:and" "and(2,1)" "INTERFACE" -attr xrf 1557 -attr oid 126 -attr @path {/diff_detect/diff_detect:core/SHIFT:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC1:not.itm} -pin  "SHIFT:and" {A0(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:not.itm}
load net {exit:SHIFT.lpi#1.dfm} -pin  "SHIFT:and" {A1(0)} -attr @path {/diff_detect/diff_detect:core/exit:SHIFT.lpi#1.dfm}
load net {SHIFT:and.itm} -pin  "SHIFT:and" {Z(0)} -attr @path {/diff_detect/diff_detect:core/SHIFT:and.itm}
load inst "reg(exit:ACC1.sva)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1558 -attr oid 127 -attr @path {/diff_detect/diff_detect:core/reg(exit:ACC1.sva)}
load net {SHIFT:and.itm} -pin  "reg(exit:ACC1.sva)" {D(0)} -attr @path {/diff_detect/diff_detect:core/SHIFT:and.itm}
load net {PWR} -pin  "reg(exit:ACC1.sva)" {DRa(0)} -attr @path {/diff_detect/diff_detect:core/C127_7#2}
load net {clk} -pin  "reg(exit:ACC1.sva)" {clk} -attr xrf 1559 -attr oid 128 -attr @path {/diff_detect/diff_detect:core/clk}
load net {en} -pin  "reg(exit:ACC1.sva)" {en(0)} -attr @path {/diff_detect/diff_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC1.sva)" {Ra(0)} -attr @path {/diff_detect/diff_detect:core/arst_n}
load net {exit:ACC1.sva} -pin  "reg(exit:ACC1.sva)" {Z(0)} -attr @path {/diff_detect/diff_detect:core/exit:ACC1.sva}
load inst "mux#1" "mux(2,3)" "INTERFACE" -attr xrf 1560 -attr oid 129 -attr vt d -attr @path {/diff_detect/diff_detect:core/mux#1} -attr area 2.759269 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(3,1,2)"
load net {GND} -pin  "mux#1" {A0(0)} -attr @path {/diff_detect/diff_detect:core/Cn4_3}
load net {GND} -pin  "mux#1" {A0(1)} -attr @path {/diff_detect/diff_detect:core/Cn4_3}
load net {PWR} -pin  "mux#1" {A0(2)} -attr @path {/diff_detect/diff_detect:core/Cn4_3}
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#1" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#1" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(2)} -pin  "mux#1" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#3}
load net {exit:ACC1.sva} -pin  "mux#1" {S(0)} -attr @path {/diff_detect/diff_detect:core/exit:ACC1.sva}
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(0)} -pin  "mux#1" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#1.dfm#2:mx0}
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(1)} -pin  "mux#1" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#1.dfm#2:mx0}
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(2)} -pin  "mux#1" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#1.dfm#2:mx0}
load inst "regs.operator[]#2:mux" "mux(8,10)" "INTERFACE" -attr xrf 1561 -attr oid 130 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]#2:mux} -attr area 48.388030 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,3,8)"
load net {DC} -pin  "regs.operator[]#2:mux" {A0(0)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A0(1)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A0(2)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A0(3)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A0(4)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A0(5)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A0(6)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A0(7)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A0(8)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A0(9)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(0)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(1)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(2)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(3)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(4)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(5)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(6)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(7)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(8)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A1(9)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(0)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(1)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(2)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(3)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(4)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(5)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(6)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(7)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(8)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#2:mux" {A2(9)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {regs.regs(4).sva#2(0)} -pin  "regs.operator[]#2:mux" {A3(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(4).sva#2(1)} -pin  "regs.operator[]#2:mux" {A3(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(4).sva#2(2)} -pin  "regs.operator[]#2:mux" {A3(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(4).sva#2(3)} -pin  "regs.operator[]#2:mux" {A3(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(4).sva#2(4)} -pin  "regs.operator[]#2:mux" {A3(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(4).sva#2(5)} -pin  "regs.operator[]#2:mux" {A3(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(4).sva#2(6)} -pin  "regs.operator[]#2:mux" {A3(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(4).sva#2(7)} -pin  "regs.operator[]#2:mux" {A3(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(4).sva#2(8)} -pin  "regs.operator[]#2:mux" {A3(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(4).sva#2(9)} -pin  "regs.operator[]#2:mux" {A3(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2).itm}
load net {regs.regs(3).sva#2(0)} -pin  "regs.operator[]#2:mux" {A4(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(3).sva#2(1)} -pin  "regs.operator[]#2:mux" {A4(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(3).sva#2(2)} -pin  "regs.operator[]#2:mux" {A4(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(3).sva#2(3)} -pin  "regs.operator[]#2:mux" {A4(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(3).sva#2(4)} -pin  "regs.operator[]#2:mux" {A4(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(3).sva#2(5)} -pin  "regs.operator[]#2:mux" {A4(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(3).sva#2(6)} -pin  "regs.operator[]#2:mux" {A4(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(3).sva#2(7)} -pin  "regs.operator[]#2:mux" {A4(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(3).sva#2(8)} -pin  "regs.operator[]#2:mux" {A4(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(3).sva#2(9)} -pin  "regs.operator[]#2:mux" {A4(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2).itm}
load net {regs.regs(2).sva#2(0)} -pin  "regs.operator[]#2:mux" {A5(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(1)} -pin  "regs.operator[]#2:mux" {A5(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(2)} -pin  "regs.operator[]#2:mux" {A5(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(3)} -pin  "regs.operator[]#2:mux" {A5(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(4)} -pin  "regs.operator[]#2:mux" {A5(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(5)} -pin  "regs.operator[]#2:mux" {A5(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(6)} -pin  "regs.operator[]#2:mux" {A5(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(7)} -pin  "regs.operator[]#2:mux" {A5(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(8)} -pin  "regs.operator[]#2:mux" {A5(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(2).sva#2(9)} -pin  "regs.operator[]#2:mux" {A5(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2).itm}
load net {regs.regs(1).sva#2(0)} -pin  "regs.operator[]#2:mux" {A6(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(1)} -pin  "regs.operator[]#2:mux" {A6(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(2)} -pin  "regs.operator[]#2:mux" {A6(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(3)} -pin  "regs.operator[]#2:mux" {A6(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(4)} -pin  "regs.operator[]#2:mux" {A6(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(5)} -pin  "regs.operator[]#2:mux" {A6(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(6)} -pin  "regs.operator[]#2:mux" {A6(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(7)} -pin  "regs.operator[]#2:mux" {A6(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(8)} -pin  "regs.operator[]#2:mux" {A6(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(1).sva#2(9)} -pin  "regs.operator[]#2:mux" {A6(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2).itm}
load net {regs.regs(0)#1.sva#2(0)} -pin  "regs.operator[]#2:mux" {A7(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {regs.regs(0)#1.sva#2(1)} -pin  "regs.operator[]#2:mux" {A7(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {regs.regs(0)#1.sva#2(2)} -pin  "regs.operator[]#2:mux" {A7(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {regs.regs(0)#1.sva#2(3)} -pin  "regs.operator[]#2:mux" {A7(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {regs.regs(0)#1.sva#2(4)} -pin  "regs.operator[]#2:mux" {A7(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {regs.regs(0)#1.sva#2(5)} -pin  "regs.operator[]#2:mux" {A7(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {regs.regs(0)#1.sva#2(6)} -pin  "regs.operator[]#2:mux" {A7(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {regs.regs(0)#1.sva#2(7)} -pin  "regs.operator[]#2:mux" {A7(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {regs.regs(0)#1.sva#2(8)} -pin  "regs.operator[]#2:mux" {A7(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {regs.regs(0)#1.sva#2(9)} -pin  "regs.operator[]#2:mux" {A7(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2).itm}
load net {i#1.lpi#1(0)} -pin  "regs.operator[]#2:mux" {S(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(1)} -pin  "regs.operator[]#2:mux" {S(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(2)} -pin  "regs.operator[]#2:mux" {S(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {abs:a#5.sva(0)} -pin  "regs.operator[]#2:mux" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(1)} -pin  "regs.operator[]#2:mux" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(2)} -pin  "regs.operator[]#2:mux" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(3)} -pin  "regs.operator[]#2:mux" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(4)} -pin  "regs.operator[]#2:mux" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(5)} -pin  "regs.operator[]#2:mux" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(6)} -pin  "regs.operator[]#2:mux" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(7)} -pin  "regs.operator[]#2:mux" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(8)} -pin  "regs.operator[]#2:mux" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(9)} -pin  "regs.operator[]#2:mux" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load inst "regs.operator[]#1:mux" "mux(8,10)" "INTERFACE" -attr xrf 1562 -attr oid 131 -attr vt dc -attr @path {/diff_detect/diff_detect:core/regs.operator[]#1:mux} -attr area 48.388030 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,3,8)"
load net {DC} -pin  "regs.operator[]#1:mux" {A0(0)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A0(1)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A0(2)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A0(3)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A0(4)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A0(5)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A0(6)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A0(7)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A0(8)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A0(9)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(0)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(1)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(2)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(3)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(4)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(5)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(6)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(7)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(8)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A1(9)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(0)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(1)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(2)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(3)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(4)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(5)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(6)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(7)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(8)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {DC} -pin  "regs.operator[]#1:mux" {A2(9)} -attr @path {/diff_detect/diff_detect:core/C----------_10}
load net {regs.regs(4).sva#2(10)} -pin  "regs.operator[]#1:mux" {A3(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(4).sva#2(11)} -pin  "regs.operator[]#1:mux" {A3(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(4).sva#2(12)} -pin  "regs.operator[]#1:mux" {A3(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(4).sva#2(13)} -pin  "regs.operator[]#1:mux" {A3(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(4).sva#2(14)} -pin  "regs.operator[]#1:mux" {A3(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(4).sva#2(15)} -pin  "regs.operator[]#1:mux" {A3(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(4).sva#2(16)} -pin  "regs.operator[]#1:mux" {A3(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(4).sva#2(17)} -pin  "regs.operator[]#1:mux" {A3(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(4).sva#2(18)} -pin  "regs.operator[]#1:mux" {A3(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(4).sva#2(19)} -pin  "regs.operator[]#1:mux" {A3(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(4).sva#2)#1.itm}
load net {regs.regs(3).sva#2(10)} -pin  "regs.operator[]#1:mux" {A4(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(3).sva#2(11)} -pin  "regs.operator[]#1:mux" {A4(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(3).sva#2(12)} -pin  "regs.operator[]#1:mux" {A4(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(3).sva#2(13)} -pin  "regs.operator[]#1:mux" {A4(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(3).sva#2(14)} -pin  "regs.operator[]#1:mux" {A4(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(3).sva#2(15)} -pin  "regs.operator[]#1:mux" {A4(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(3).sva#2(16)} -pin  "regs.operator[]#1:mux" {A4(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(3).sva#2(17)} -pin  "regs.operator[]#1:mux" {A4(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(3).sva#2(18)} -pin  "regs.operator[]#1:mux" {A4(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(3).sva#2(19)} -pin  "regs.operator[]#1:mux" {A4(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(3).sva#2)#1.itm}
load net {regs.regs(2).sva#2(10)} -pin  "regs.operator[]#1:mux" {A5(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(11)} -pin  "regs.operator[]#1:mux" {A5(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(12)} -pin  "regs.operator[]#1:mux" {A5(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(13)} -pin  "regs.operator[]#1:mux" {A5(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(14)} -pin  "regs.operator[]#1:mux" {A5(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(15)} -pin  "regs.operator[]#1:mux" {A5(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(16)} -pin  "regs.operator[]#1:mux" {A5(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(17)} -pin  "regs.operator[]#1:mux" {A5(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(18)} -pin  "regs.operator[]#1:mux" {A5(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(2).sva#2(19)} -pin  "regs.operator[]#1:mux" {A5(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(2).sva#2)#1.itm}
load net {regs.regs(1).sva#2(10)} -pin  "regs.operator[]#1:mux" {A6(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(11)} -pin  "regs.operator[]#1:mux" {A6(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(12)} -pin  "regs.operator[]#1:mux" {A6(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(13)} -pin  "regs.operator[]#1:mux" {A6(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(14)} -pin  "regs.operator[]#1:mux" {A6(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(15)} -pin  "regs.operator[]#1:mux" {A6(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(16)} -pin  "regs.operator[]#1:mux" {A6(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(17)} -pin  "regs.operator[]#1:mux" {A6(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(18)} -pin  "regs.operator[]#1:mux" {A6(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(1).sva#2(19)} -pin  "regs.operator[]#1:mux" {A6(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(1).sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(10)} -pin  "regs.operator[]#1:mux" {A7(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(11)} -pin  "regs.operator[]#1:mux" {A7(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(12)} -pin  "regs.operator[]#1:mux" {A7(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(13)} -pin  "regs.operator[]#1:mux" {A7(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(14)} -pin  "regs.operator[]#1:mux" {A7(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(15)} -pin  "regs.operator[]#1:mux" {A7(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(16)} -pin  "regs.operator[]#1:mux" {A7(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(17)} -pin  "regs.operator[]#1:mux" {A7(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(18)} -pin  "regs.operator[]#1:mux" {A7(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {regs.regs(0)#1.sva#2(19)} -pin  "regs.operator[]#1:mux" {A7(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(regs.regs(0)#1.sva#2)#1.itm}
load net {i#1.lpi#1(0)} -pin  "regs.operator[]#1:mux" {S(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(1)} -pin  "regs.operator[]#1:mux" {S(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(2)} -pin  "regs.operator[]#1:mux" {S(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {abs:a#4.sva(0)} -pin  "regs.operator[]#1:mux" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(1)} -pin  "regs.operator[]#1:mux" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(2)} -pin  "regs.operator[]#1:mux" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(3)} -pin  "regs.operator[]#1:mux" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(4)} -pin  "regs.operator[]#1:mux" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(5)} -pin  "regs.operator[]#1:mux" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(6)} -pin  "regs.operator[]#1:mux" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(7)} -pin  "regs.operator[]#1:mux" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(8)} -pin  "regs.operator[]#1:mux" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(9)} -pin  "regs.operator[]#1:mux" {Z(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load inst "ACC1:not#2" "not(1)" "INTERFACE" -attr xrf 1563 -attr oid 132 -attr @path {/diff_detect/diff_detect:core/ACC1:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.sva} -pin  "ACC1:not#2" {A(0)} -attr @path {/diff_detect/diff_detect:core/exit:ACC1.sva}
load net {ACC1:not#2.itm} -pin  "ACC1:not#2" {Z(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:not#2.itm}
load inst "SHIFT:and#1" "and(2,1)" "INTERFACE" -attr xrf 1564 -attr oid 133 -attr @path {/diff_detect/diff_detect:core/SHIFT:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:SHIFT.lpi#1} -pin  "SHIFT:and#1" {A0(0)} -attr @path {/diff_detect/diff_detect:core/exit:SHIFT.lpi#1}
load net {ACC1:not#2.itm} -pin  "SHIFT:and#1" {A1(0)} -attr @path {/diff_detect/diff_detect:core/ACC1:not#2.itm}
load net {exit:SHIFT.lpi#1.dfm} -pin  "SHIFT:and#1" {Z(0)} -attr @path {/diff_detect/diff_detect:core/exit:SHIFT.lpi#1.dfm}
load inst "SHIFT:if:else:else:else:mux#4" "mux(4,8)" "INTERFACE" -attr xrf 1565 -attr oid 134 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:mux#4} -attr area 17.808064 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(8,2,4)"
load net {regs.regs(3).sva.sg2(0)} -pin  "SHIFT:if:else:else:else:mux#4" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(1)} -pin  "SHIFT:if:else:else:else:mux#4" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(2)} -pin  "SHIFT:if:else:else:else:mux#4" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(3)} -pin  "SHIFT:if:else:else:else:mux#4" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(4)} -pin  "SHIFT:if:else:else:else:mux#4" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(5)} -pin  "SHIFT:if:else:else:else:mux#4" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(6)} -pin  "SHIFT:if:else:else:else:mux#4" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(7)} -pin  "SHIFT:if:else:else:else:mux#4" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(2).sva.sg2(0)} -pin  "SHIFT:if:else:else:else:mux#4" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(1)} -pin  "SHIFT:if:else:else:else:mux#4" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(2)} -pin  "SHIFT:if:else:else:else:mux#4" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(3)} -pin  "SHIFT:if:else:else:else:mux#4" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(4)} -pin  "SHIFT:if:else:else:else:mux#4" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(5)} -pin  "SHIFT:if:else:else:else:mux#4" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(6)} -pin  "SHIFT:if:else:else:else:mux#4" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(7)} -pin  "SHIFT:if:else:else:else:mux#4" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(1).sva.sg2(0)} -pin  "SHIFT:if:else:else:else:mux#4" {A2(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(1)} -pin  "SHIFT:if:else:else:else:mux#4" {A2(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(2)} -pin  "SHIFT:if:else:else:else:mux#4" {A2(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(3)} -pin  "SHIFT:if:else:else:else:mux#4" {A2(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(4)} -pin  "SHIFT:if:else:else:else:mux#4" {A2(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(5)} -pin  "SHIFT:if:else:else:else:mux#4" {A2(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(6)} -pin  "SHIFT:if:else:else:else:mux#4" {A2(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(7)} -pin  "SHIFT:if:else:else:else:mux#4" {A2(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(0)#1.sva.sg2(0)} -pin  "SHIFT:if:else:else:else:mux#4" {A3(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(1)} -pin  "SHIFT:if:else:else:else:mux#4" {A3(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(2)} -pin  "SHIFT:if:else:else:else:mux#4" {A3(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(3)} -pin  "SHIFT:if:else:else:else:mux#4" {A3(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(4)} -pin  "SHIFT:if:else:else:else:mux#4" {A3(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(5)} -pin  "SHIFT:if:else:else:else:mux#4" {A3(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(6)} -pin  "SHIFT:if:else:else:else:mux#4" {A3(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(7)} -pin  "SHIFT:if:else:else:else:mux#4" {A3(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {SHIFT:if:else:else:else:acc.ssc(0)} -pin  "SHIFT:if:else:else:else:mux#4" {S(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:acc.ssc}
load net {SHIFT:if:else:else:else:acc.ssc(1)} -pin  "SHIFT:if:else:else:else:mux#4" {S(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:acc.ssc}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(0)} -pin  "SHIFT:if:else:else:else:mux#4" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(1)} -pin  "SHIFT:if:else:else:else:mux#4" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(2)} -pin  "SHIFT:if:else:else:else:mux#4" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(3)} -pin  "SHIFT:if:else:else:else:mux#4" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(4)} -pin  "SHIFT:if:else:else:else:mux#4" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(5)} -pin  "SHIFT:if:else:else:else:mux#4" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(6)} -pin  "SHIFT:if:else:else:else:mux#4" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2(7)} -pin  "SHIFT:if:else:else:else:mux#4" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva.sg2}
load inst "SHIFT:if:else:else:else:mux" "mux(4,20)" "INTERFACE" -attr xrf 1566 -attr oid 135 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:mux} -attr area 44.518660 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(20,2,4)"
load net {regs.regs(3).sva#2(0)} -pin  "SHIFT:if:else:else:else:mux" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(1)} -pin  "SHIFT:if:else:else:else:mux" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(2)} -pin  "SHIFT:if:else:else:else:mux" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(3)} -pin  "SHIFT:if:else:else:else:mux" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(4)} -pin  "SHIFT:if:else:else:else:mux" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(5)} -pin  "SHIFT:if:else:else:else:mux" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(6)} -pin  "SHIFT:if:else:else:else:mux" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(7)} -pin  "SHIFT:if:else:else:else:mux" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(8)} -pin  "SHIFT:if:else:else:else:mux" {A0(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(9)} -pin  "SHIFT:if:else:else:else:mux" {A0(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(10)} -pin  "SHIFT:if:else:else:else:mux" {A0(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(11)} -pin  "SHIFT:if:else:else:else:mux" {A0(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(12)} -pin  "SHIFT:if:else:else:else:mux" {A0(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(13)} -pin  "SHIFT:if:else:else:else:mux" {A0(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(14)} -pin  "SHIFT:if:else:else:else:mux" {A0(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(15)} -pin  "SHIFT:if:else:else:else:mux" {A0(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(16)} -pin  "SHIFT:if:else:else:else:mux" {A0(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(17)} -pin  "SHIFT:if:else:else:else:mux" {A0(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(18)} -pin  "SHIFT:if:else:else:else:mux" {A0(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(3).sva#2(19)} -pin  "SHIFT:if:else:else:else:mux" {A0(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva#2}
load net {regs.regs(2).sva#2(0)} -pin  "SHIFT:if:else:else:else:mux" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(1)} -pin  "SHIFT:if:else:else:else:mux" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(2)} -pin  "SHIFT:if:else:else:else:mux" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(3)} -pin  "SHIFT:if:else:else:else:mux" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(4)} -pin  "SHIFT:if:else:else:else:mux" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(5)} -pin  "SHIFT:if:else:else:else:mux" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(6)} -pin  "SHIFT:if:else:else:else:mux" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(7)} -pin  "SHIFT:if:else:else:else:mux" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(8)} -pin  "SHIFT:if:else:else:else:mux" {A1(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(9)} -pin  "SHIFT:if:else:else:else:mux" {A1(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(10)} -pin  "SHIFT:if:else:else:else:mux" {A1(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(11)} -pin  "SHIFT:if:else:else:else:mux" {A1(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(12)} -pin  "SHIFT:if:else:else:else:mux" {A1(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(13)} -pin  "SHIFT:if:else:else:else:mux" {A1(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(14)} -pin  "SHIFT:if:else:else:else:mux" {A1(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(15)} -pin  "SHIFT:if:else:else:else:mux" {A1(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(16)} -pin  "SHIFT:if:else:else:else:mux" {A1(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(17)} -pin  "SHIFT:if:else:else:else:mux" {A1(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(18)} -pin  "SHIFT:if:else:else:else:mux" {A1(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(2).sva#2(19)} -pin  "SHIFT:if:else:else:else:mux" {A1(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva#2}
load net {regs.regs(1).sva#2(0)} -pin  "SHIFT:if:else:else:else:mux" {A2(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(1)} -pin  "SHIFT:if:else:else:else:mux" {A2(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(2)} -pin  "SHIFT:if:else:else:else:mux" {A2(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(3)} -pin  "SHIFT:if:else:else:else:mux" {A2(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(4)} -pin  "SHIFT:if:else:else:else:mux" {A2(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(5)} -pin  "SHIFT:if:else:else:else:mux" {A2(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(6)} -pin  "SHIFT:if:else:else:else:mux" {A2(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(7)} -pin  "SHIFT:if:else:else:else:mux" {A2(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(8)} -pin  "SHIFT:if:else:else:else:mux" {A2(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(9)} -pin  "SHIFT:if:else:else:else:mux" {A2(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(10)} -pin  "SHIFT:if:else:else:else:mux" {A2(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(11)} -pin  "SHIFT:if:else:else:else:mux" {A2(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(12)} -pin  "SHIFT:if:else:else:else:mux" {A2(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(13)} -pin  "SHIFT:if:else:else:else:mux" {A2(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(14)} -pin  "SHIFT:if:else:else:else:mux" {A2(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(15)} -pin  "SHIFT:if:else:else:else:mux" {A2(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(16)} -pin  "SHIFT:if:else:else:else:mux" {A2(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(17)} -pin  "SHIFT:if:else:else:else:mux" {A2(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(18)} -pin  "SHIFT:if:else:else:else:mux" {A2(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(1).sva#2(19)} -pin  "SHIFT:if:else:else:else:mux" {A2(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva#2}
load net {regs.regs(0)#1.sva#2(0)} -pin  "SHIFT:if:else:else:else:mux" {A3(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(1)} -pin  "SHIFT:if:else:else:else:mux" {A3(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(2)} -pin  "SHIFT:if:else:else:else:mux" {A3(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(3)} -pin  "SHIFT:if:else:else:else:mux" {A3(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(4)} -pin  "SHIFT:if:else:else:else:mux" {A3(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(5)} -pin  "SHIFT:if:else:else:else:mux" {A3(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(6)} -pin  "SHIFT:if:else:else:else:mux" {A3(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(7)} -pin  "SHIFT:if:else:else:else:mux" {A3(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(8)} -pin  "SHIFT:if:else:else:else:mux" {A3(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(9)} -pin  "SHIFT:if:else:else:else:mux" {A3(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(10)} -pin  "SHIFT:if:else:else:else:mux" {A3(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(11)} -pin  "SHIFT:if:else:else:else:mux" {A3(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(12)} -pin  "SHIFT:if:else:else:else:mux" {A3(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(13)} -pin  "SHIFT:if:else:else:else:mux" {A3(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(14)} -pin  "SHIFT:if:else:else:else:mux" {A3(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(15)} -pin  "SHIFT:if:else:else:else:mux" {A3(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(16)} -pin  "SHIFT:if:else:else:else:mux" {A3(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(17)} -pin  "SHIFT:if:else:else:else:mux" {A3(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(18)} -pin  "SHIFT:if:else:else:else:mux" {A3(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {regs.regs(0)#1.sva#2(19)} -pin  "SHIFT:if:else:else:else:mux" {A3(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva#2}
load net {SHIFT:if:else:else:else:acc.ssc(0)} -pin  "SHIFT:if:else:else:else:mux" {S(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:acc.ssc}
load net {SHIFT:if:else:else:else:acc.ssc(1)} -pin  "SHIFT:if:else:else:else:mux" {S(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:acc.ssc}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(0)} -pin  "SHIFT:if:else:else:else:mux" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(1)} -pin  "SHIFT:if:else:else:else:mux" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(2)} -pin  "SHIFT:if:else:else:else:mux" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(3)} -pin  "SHIFT:if:else:else:else:mux" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(4)} -pin  "SHIFT:if:else:else:else:mux" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(5)} -pin  "SHIFT:if:else:else:else:mux" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(6)} -pin  "SHIFT:if:else:else:else:mux" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(7)} -pin  "SHIFT:if:else:else:else:mux" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(8)} -pin  "SHIFT:if:else:else:else:mux" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(9)} -pin  "SHIFT:if:else:else:else:mux" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(10)} -pin  "SHIFT:if:else:else:else:mux" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(11)} -pin  "SHIFT:if:else:else:else:mux" {Z(11)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(12)} -pin  "SHIFT:if:else:else:else:mux" {Z(12)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(13)} -pin  "SHIFT:if:else:else:else:mux" {Z(13)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(14)} -pin  "SHIFT:if:else:else:else:mux" {Z(14)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(15)} -pin  "SHIFT:if:else:else:else:mux" {Z(15)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(16)} -pin  "SHIFT:if:else:else:else:mux" {Z(16)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(17)} -pin  "SHIFT:if:else:else:else:mux" {Z(17)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(18)} -pin  "SHIFT:if:else:else:else:mux" {Z(18)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load net {SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1(19)} -pin  "SHIFT:if:else:else:else:mux" {Z(19)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:slc(regs.regs).ctmp.sva#1}
load inst "SHIFT:if:else:else:else:acc" "add(2,-1,1,1,2)" "INTERFACE" -attr xrf 1567 -attr oid 136 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:acc} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,1,2)"
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(0)} -pin  "SHIFT:if:else:else:else:acc" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#1.dfm#2:mx0).itm}
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(1)} -pin  "SHIFT:if:else:else:else:acc" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#1.dfm#2:mx0).itm}
load net {PWR} -pin  "SHIFT:if:else:else:else:acc" {B(0)} -attr @path {/diff_detect/diff_detect:core/Cn1_1}
load net {SHIFT:if:else:else:else:acc.ssc(0)} -pin  "SHIFT:if:else:else:else:acc" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:acc.ssc}
load net {SHIFT:if:else:else:else:acc.ssc(1)} -pin  "SHIFT:if:else:else:else:acc" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:if:else:else:else:acc.ssc}
load inst "ACC1:acc#2" "add(3,-1,1,0,3)" "INTERFACE" -attr xrf 1568 -attr oid 137 -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:acc#2} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,3)"
load net {i#1.lpi#1(0)} -pin  "ACC1:acc#2" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(1)} -pin  "ACC1:acc#2" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(2)} -pin  "ACC1:acc#2" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {PWR} -pin  "ACC1:acc#2" {B(0)} -attr @path {/diff_detect/diff_detect:core/C1_1#1}
load net {i#1.sva(0)} -pin  "ACC1:acc#2" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load net {i#1.sva(1)} -pin  "ACC1:acc#2" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load net {i#1.sva(2)} -pin  "ACC1:acc#2" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.sva}
load inst "SHIFT:acc#1" "add(3,-1,1,1,3)" "INTERFACE" -attr xrf 1569 -attr oid 138 -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:acc#1} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,3)"
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(0)} -pin  "SHIFT:acc#1" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#1.dfm#2:mx0}
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(1)} -pin  "SHIFT:acc#1" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#1.dfm#2:mx0}
load net {SHIFT:i#1.lpi#1.dfm#2:mx0(2)} -pin  "SHIFT:acc#1" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:i#1.lpi#1.dfm#2:mx0}
load net {PWR} -pin  "SHIFT:acc#1" {B(0)} -attr @path {/diff_detect/diff_detect:core/Cn1_1}
load net {SHIFT:acc#1.psp(0)} -pin  "SHIFT:acc#1" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "SHIFT:acc#1" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(2)} -pin  "SHIFT:acc#1" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/SHIFT:acc#1.psp}
load inst "abs#2:if:not#1" "not(10)" "INTERFACE" -attr xrf 1570 -attr oid 139 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {abs:a#5.sva(0)} -pin  "abs#2:if:not#1" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(1)} -pin  "abs#2:if:not#1" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(2)} -pin  "abs#2:if:not#1" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(3)} -pin  "abs#2:if:not#1" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(4)} -pin  "abs#2:if:not#1" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(5)} -pin  "abs#2:if:not#1" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(6)} -pin  "abs#2:if:not#1" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(7)} -pin  "abs#2:if:not#1" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(8)} -pin  "abs#2:if:not#1" {A(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs:a#5.sva(9)} -pin  "abs#2:if:not#1" {A(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs:a#5.sva}
load net {abs#2:if:not#1.itm(0)} -pin  "abs#2:if:not#1" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(1)} -pin  "abs#2:if:not#1" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(2)} -pin  "abs#2:if:not#1" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(3)} -pin  "abs#2:if:not#1" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(4)} -pin  "abs#2:if:not#1" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(5)} -pin  "abs#2:if:not#1" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(6)} -pin  "abs#2:if:not#1" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(7)} -pin  "abs#2:if:not#1" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(8)} -pin  "abs#2:if:not#1" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load net {abs#2:if:not#1.itm(9)} -pin  "abs#2:if:not#1" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:if:not#1.itm}
load inst "abs#2:acc" "add(11,-1,1,0,11)" "INTERFACE" -attr xrf 1571 -attr oid 140 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,2,1,11)"
load net {abs#2:if:not#1.itm(0)} -pin  "abs#2:acc" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(1)} -pin  "abs#2:acc" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(2)} -pin  "abs#2:acc" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(3)} -pin  "abs#2:acc" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(4)} -pin  "abs#2:acc" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(5)} -pin  "abs#2:acc" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(6)} -pin  "abs#2:acc" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(7)} -pin  "abs#2:acc" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(8)} -pin  "abs#2:acc" {A(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {abs#2:if:not#1.itm(9)} -pin  "abs#2:acc" {A(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {PWR} -pin  "abs#2:acc" {A(10)} -attr @path {/diff_detect/diff_detect:core/conc.itm}
load net {PWR} -pin  "abs#2:acc" {B(0)} -attr @path {/diff_detect/diff_detect:core/C1_1#1}
load net {abs#2:acc.itm(0)} -pin  "abs#2:acc" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(1)} -pin  "abs#2:acc" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(2)} -pin  "abs#2:acc" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(3)} -pin  "abs#2:acc" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(4)} -pin  "abs#2:acc" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(5)} -pin  "abs#2:acc" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(6)} -pin  "abs#2:acc" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(7)} -pin  "abs#2:acc" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(8)} -pin  "abs#2:acc" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(9)} -pin  "abs#2:acc" {Z(9)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:acc" {Z(10)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:acc.itm}
load inst "abs#2:and" "and(2,8)" "INTERFACE" -attr xrf 1572 -attr oid 141 -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and} -attr area 5.838659 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(8,2)"
load net {abs:a#5.sva(2)} -pin  "abs#2:and" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#5.sva).itm}
load net {abs:a#5.sva(3)} -pin  "abs#2:and" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#5.sva).itm}
load net {abs:a#5.sva(4)} -pin  "abs#2:and" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#5.sva).itm}
load net {abs:a#5.sva(5)} -pin  "abs#2:and" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#5.sva).itm}
load net {abs:a#5.sva(6)} -pin  "abs#2:and" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#5.sva).itm}
load net {abs:a#5.sva(7)} -pin  "abs#2:and" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#5.sva).itm}
load net {abs:a#5.sva(8)} -pin  "abs#2:and" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#5.sva).itm}
load net {abs:a#5.sva(9)} -pin  "abs#2:and" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#5.sva).itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:acc.itm(10)} -pin  "abs#2:and" {A1(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:exs.itm}
load net {abs#2:and.itm(0)} -pin  "abs#2:and" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(1)} -pin  "abs#2:and" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(2)} -pin  "abs#2:and" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(3)} -pin  "abs#2:and" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(4)} -pin  "abs#2:and" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(5)} -pin  "abs#2:and" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(6)} -pin  "abs#2:and" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(7)} -pin  "abs#2:and" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load inst "ACC1:if:acc#2" "add(8,0,4,1,9)" "INTERFACE" -attr xrf 1573 -attr oid 142 -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,4,1,9)"
load net {abs#2:and.itm(0)} -pin  "ACC1:if:acc#2" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(1)} -pin  "ACC1:if:acc#2" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(2)} -pin  "ACC1:if:acc#2" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(3)} -pin  "ACC1:if:acc#2" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(4)} -pin  "ACC1:if:acc#2" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(5)} -pin  "ACC1:if:acc#2" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(6)} -pin  "ACC1:if:acc#2" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {abs#2:and.itm(7)} -pin  "ACC1:if:acc#2" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/abs#2:and.itm}
load net {PWR} -pin  "ACC1:if:acc#2" {B(0)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc#2" {B(1)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {GND} -pin  "ACC1:if:acc#2" {B(2)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc#2" {B(3)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {ACC1:if:acc#2.itm(0)} -pin  "ACC1:if:acc#2" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(1)} -pin  "ACC1:if:acc#2" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(2)} -pin  "ACC1:if:acc#2" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(3)} -pin  "ACC1:if:acc#2" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(4)} -pin  "ACC1:if:acc#2" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(5)} -pin  "ACC1:if:acc#2" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(6)} -pin  "ACC1:if:acc#2" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(7)} -pin  "ACC1:if:acc#2" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load net {ACC1:if:acc#2.itm(8)} -pin  "ACC1:if:acc#2" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#2.itm}
load inst "abs#1:if:not#1" "not(10)" "INTERFACE" -attr xrf 1574 -attr oid 143 -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {abs:a#4.sva(0)} -pin  "abs#1:if:not#1" {A(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(1)} -pin  "abs#1:if:not#1" {A(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(2)} -pin  "abs#1:if:not#1" {A(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(3)} -pin  "abs#1:if:not#1" {A(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(4)} -pin  "abs#1:if:not#1" {A(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(5)} -pin  "abs#1:if:not#1" {A(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(6)} -pin  "abs#1:if:not#1" {A(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(7)} -pin  "abs#1:if:not#1" {A(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(8)} -pin  "abs#1:if:not#1" {A(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs:a#4.sva(9)} -pin  "abs#1:if:not#1" {A(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs:a#4.sva}
load net {abs#1:if:not#1.itm(0)} -pin  "abs#1:if:not#1" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(1)} -pin  "abs#1:if:not#1" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(2)} -pin  "abs#1:if:not#1" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(3)} -pin  "abs#1:if:not#1" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(4)} -pin  "abs#1:if:not#1" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(5)} -pin  "abs#1:if:not#1" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(6)} -pin  "abs#1:if:not#1" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(7)} -pin  "abs#1:if:not#1" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(8)} -pin  "abs#1:if:not#1" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load net {abs#1:if:not#1.itm(9)} -pin  "abs#1:if:not#1" {Z(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:if:not#1.itm}
load inst "abs#1:acc" "add(11,-1,1,0,11)" "INTERFACE" -attr xrf 1575 -attr oid 144 -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,2,1,11)"
load net {abs#1:if:not#1.itm(0)} -pin  "abs#1:acc" {A(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(1)} -pin  "abs#1:acc" {A(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(2)} -pin  "abs#1:acc" {A(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(3)} -pin  "abs#1:acc" {A(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(4)} -pin  "abs#1:acc" {A(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(5)} -pin  "abs#1:acc" {A(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(6)} -pin  "abs#1:acc" {A(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(7)} -pin  "abs#1:acc" {A(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(8)} -pin  "abs#1:acc" {A(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {abs#1:if:not#1.itm(9)} -pin  "abs#1:acc" {A(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {PWR} -pin  "abs#1:acc" {A(10)} -attr @path {/diff_detect/diff_detect:core/conc#18.itm}
load net {PWR} -pin  "abs#1:acc" {B(0)} -attr @path {/diff_detect/diff_detect:core/C1_1#1}
load net {abs#1:acc.itm(0)} -pin  "abs#1:acc" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(1)} -pin  "abs#1:acc" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(2)} -pin  "abs#1:acc" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(3)} -pin  "abs#1:acc" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(4)} -pin  "abs#1:acc" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(5)} -pin  "abs#1:acc" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(6)} -pin  "abs#1:acc" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(7)} -pin  "abs#1:acc" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(8)} -pin  "abs#1:acc" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(9)} -pin  "abs#1:acc" {Z(9)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:acc" {Z(10)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:acc.itm}
load inst "abs#1:and" "and(2,8)" "INTERFACE" -attr xrf 1576 -attr oid 145 -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and} -attr area 5.838659 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(8,2)"
load net {abs:a#4.sva(2)} -pin  "abs#1:and" {A0(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#4.sva).itm}
load net {abs:a#4.sva(3)} -pin  "abs#1:and" {A0(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#4.sva).itm}
load net {abs:a#4.sva(4)} -pin  "abs#1:and" {A0(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#4.sva).itm}
load net {abs:a#4.sva(5)} -pin  "abs#1:and" {A0(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#4.sva).itm}
load net {abs:a#4.sva(6)} -pin  "abs#1:and" {A0(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#4.sva).itm}
load net {abs:a#4.sva(7)} -pin  "abs#1:and" {A0(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#4.sva).itm}
load net {abs:a#4.sva(8)} -pin  "abs#1:and" {A0(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#4.sva).itm}
load net {abs:a#4.sva(9)} -pin  "abs#1:and" {A0(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/slc(abs:a#4.sva).itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:acc.itm(10)} -pin  "abs#1:and" {A1(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:exs.itm}
load net {abs#1:and.itm(0)} -pin  "abs#1:and" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(1)} -pin  "abs#1:and" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(2)} -pin  "abs#1:and" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(3)} -pin  "abs#1:and" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(4)} -pin  "abs#1:and" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(5)} -pin  "abs#1:and" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(6)} -pin  "abs#1:and" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(7)} -pin  "abs#1:and" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load inst "ACC1:if:acc#1" "add(8,0,4,1,9)" "INTERFACE" -attr xrf 1577 -attr oid 146 -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,4,1,9)"
load net {abs#1:and.itm(0)} -pin  "ACC1:if:acc#1" {A(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(1)} -pin  "ACC1:if:acc#1" {A(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(2)} -pin  "ACC1:if:acc#1" {A(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(3)} -pin  "ACC1:if:acc#1" {A(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(4)} -pin  "ACC1:if:acc#1" {A(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(5)} -pin  "ACC1:if:acc#1" {A(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(6)} -pin  "ACC1:if:acc#1" {A(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {abs#1:and.itm(7)} -pin  "ACC1:if:acc#1" {A(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/abs#1:and.itm}
load net {PWR} -pin  "ACC1:if:acc#1" {B(0)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc#1" {B(1)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {GND} -pin  "ACC1:if:acc#1" {B(2)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc#1" {B(3)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {ACC1:if:acc#1.itm(0)} -pin  "ACC1:if:acc#1" {Z(0)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(1)} -pin  "ACC1:if:acc#1" {Z(1)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(2)} -pin  "ACC1:if:acc#1" {Z(2)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(3)} -pin  "ACC1:if:acc#1" {Z(3)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(4)} -pin  "ACC1:if:acc#1" {Z(4)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(5)} -pin  "ACC1:if:acc#1" {Z(5)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(6)} -pin  "ACC1:if:acc#1" {Z(6)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(7)} -pin  "ACC1:if:acc#1" {Z(7)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load net {ACC1:if:acc#1.itm(8)} -pin  "ACC1:if:acc#1" {Z(8)} -attr vt dc -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc#1.itm}
load inst "regs.operator[]:mux" "mux(8,8)" "INTERFACE" -attr xrf 1578 -attr oid 147 -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux} -attr area 38.710424 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(8,3,8)"
load net {DC} -pin  "regs.operator[]:mux" {A0(0)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A0(1)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A0(2)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A0(3)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A0(4)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A0(5)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A0(6)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A0(7)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A1(0)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A1(1)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A1(2)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A1(3)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A1(4)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A1(5)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A1(6)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A1(7)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A2(0)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A2(1)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A2(2)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A2(3)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A2(4)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A2(5)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A2(6)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {DC} -pin  "regs.operator[]:mux" {A2(7)} -attr @path {/diff_detect/diff_detect:core/C--------_8}
load net {regs.regs(4).sva.sg2(0)} -pin  "regs.operator[]:mux" {A3(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(1)} -pin  "regs.operator[]:mux" {A3(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(2)} -pin  "regs.operator[]:mux" {A3(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(3)} -pin  "regs.operator[]:mux" {A3(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(4)} -pin  "regs.operator[]:mux" {A3(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(5)} -pin  "regs.operator[]:mux" {A3(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(6)} -pin  "regs.operator[]:mux" {A3(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(4).sva.sg2(7)} -pin  "regs.operator[]:mux" {A3(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(4).sva.sg2}
load net {regs.regs(3).sva.sg2(0)} -pin  "regs.operator[]:mux" {A4(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(1)} -pin  "regs.operator[]:mux" {A4(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(2)} -pin  "regs.operator[]:mux" {A4(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(3)} -pin  "regs.operator[]:mux" {A4(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(4)} -pin  "regs.operator[]:mux" {A4(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(5)} -pin  "regs.operator[]:mux" {A4(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(6)} -pin  "regs.operator[]:mux" {A4(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(3).sva.sg2(7)} -pin  "regs.operator[]:mux" {A4(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(3).sva.sg2}
load net {regs.regs(2).sva.sg2(0)} -pin  "regs.operator[]:mux" {A5(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(1)} -pin  "regs.operator[]:mux" {A5(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(2)} -pin  "regs.operator[]:mux" {A5(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(3)} -pin  "regs.operator[]:mux" {A5(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(4)} -pin  "regs.operator[]:mux" {A5(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(5)} -pin  "regs.operator[]:mux" {A5(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(6)} -pin  "regs.operator[]:mux" {A5(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(2).sva.sg2(7)} -pin  "regs.operator[]:mux" {A5(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(2).sva.sg2}
load net {regs.regs(1).sva.sg2(0)} -pin  "regs.operator[]:mux" {A6(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(1)} -pin  "regs.operator[]:mux" {A6(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(2)} -pin  "regs.operator[]:mux" {A6(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(3)} -pin  "regs.operator[]:mux" {A6(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(4)} -pin  "regs.operator[]:mux" {A6(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(5)} -pin  "regs.operator[]:mux" {A6(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(6)} -pin  "regs.operator[]:mux" {A6(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(1).sva.sg2(7)} -pin  "regs.operator[]:mux" {A6(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(1).sva.sg2}
load net {regs.regs(0)#1.sva.sg2(0)} -pin  "regs.operator[]:mux" {A7(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(1)} -pin  "regs.operator[]:mux" {A7(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(2)} -pin  "regs.operator[]:mux" {A7(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(3)} -pin  "regs.operator[]:mux" {A7(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(4)} -pin  "regs.operator[]:mux" {A7(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(5)} -pin  "regs.operator[]:mux" {A7(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(6)} -pin  "regs.operator[]:mux" {A7(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {regs.regs(0)#1.sva.sg2(7)} -pin  "regs.operator[]:mux" {A7(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.regs(0)#1.sva.sg2}
load net {i#1.lpi#1(0)} -pin  "regs.operator[]:mux" {S(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(1)} -pin  "regs.operator[]:mux" {S(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {i#1.lpi#1(2)} -pin  "regs.operator[]:mux" {S(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/i#1.lpi#1}
load net {regs.operator[]:mux.itm(0)} -pin  "regs.operator[]:mux" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(1)} -pin  "regs.operator[]:mux" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(2)} -pin  "regs.operator[]:mux" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(3)} -pin  "regs.operator[]:mux" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(4)} -pin  "regs.operator[]:mux" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(5)} -pin  "regs.operator[]:mux" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(6)} -pin  "regs.operator[]:mux" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(7)} -pin  "regs.operator[]:mux" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load inst "ACC1:if:not" "not(8)" "INTERFACE" -attr xrf 1579 -attr oid 148 -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(8)"
load net {regs.operator[]:mux.itm(0)} -pin  "ACC1:if:not" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(1)} -pin  "ACC1:if:not" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(2)} -pin  "ACC1:if:not" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(3)} -pin  "ACC1:if:not" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(4)} -pin  "ACC1:if:not" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(5)} -pin  "ACC1:if:not" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(6)} -pin  "ACC1:if:not" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {regs.operator[]:mux.itm(7)} -pin  "ACC1:if:not" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/regs.operator[]:mux.itm}
load net {ACC1:if:not.itm(0)} -pin  "ACC1:if:not" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(1)} -pin  "ACC1:if:not" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(2)} -pin  "ACC1:if:not" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(3)} -pin  "ACC1:if:not" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(4)} -pin  "ACC1:if:not" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(5)} -pin  "ACC1:if:not" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(6)} -pin  "ACC1:if:not" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(7)} -pin  "ACC1:if:not" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load inst "ACC1:if:acc" "add(8,0,4,1,9)" "INTERFACE" -attr xrf 1580 -attr oid 149 -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,4,1,9)"
load net {ACC1:if:not.itm(0)} -pin  "ACC1:if:acc" {A(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(1)} -pin  "ACC1:if:acc" {A(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(2)} -pin  "ACC1:if:acc" {A(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(3)} -pin  "ACC1:if:acc" {A(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(4)} -pin  "ACC1:if:acc" {A(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(5)} -pin  "ACC1:if:acc" {A(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(6)} -pin  "ACC1:if:acc" {A(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {ACC1:if:not.itm(7)} -pin  "ACC1:if:acc" {A(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:not.itm}
load net {PWR} -pin  "ACC1:if:acc" {B(0)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc" {B(1)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {GND} -pin  "ACC1:if:acc" {B(2)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {PWR} -pin  "ACC1:if:acc" {B(3)} -attr @path {/diff_detect/diff_detect:core/Cn5_4}
load net {ACC1:if:acc.itm(0)} -pin  "ACC1:if:acc" {Z(0)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(1)} -pin  "ACC1:if:acc" {Z(1)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(2)} -pin  "ACC1:if:acc" {Z(2)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(3)} -pin  "ACC1:if:acc" {Z(3)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(4)} -pin  "ACC1:if:acc" {Z(4)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(5)} -pin  "ACC1:if:acc" {Z(5)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(6)} -pin  "ACC1:if:acc" {Z(6)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(7)} -pin  "ACC1:if:acc" {Z(7)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load net {ACC1:if:acc.itm(8)} -pin  "ACC1:if:acc" {Z(8)} -attr vt d -attr @path {/diff_detect/diff_detect:core/ACC1:if:acc.itm}
load inst "not" "not(1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1} -pin  "not" {A(0)} -attr @path {/diff_detect/diff_detect:core/exit:SHIFT.lpi#1}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/diff_detect/diff_detect:core/not.itm}
load inst "or" "or(2,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/or} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC1.sva} -pin  "or" {A0(0)} -attr @path {/diff_detect/diff_detect:core/exit:ACC1.sva}
load net {not.itm} -pin  "or" {A1(0)} -attr @path {/diff_detect/diff_detect:core/not.itm}
load net {or.dcpl} -pin  "or" {Z(0)} -attr @path {/diff_detect/diff_detect:core/or.dcpl}
load inst "not#3" "not(1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC1.sva} -pin  "not#3" {A(0)} -attr @path {/diff_detect/diff_detect:core/exit:ACC1.sva}
load net {not#3.itm} -pin  "not#3" {Z(0)} -attr @path {/diff_detect/diff_detect:core/not#3.itm}
load inst "and#1" "and(2,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {not#3.itm} -pin  "and#1" {A0(0)} -attr @path {/diff_detect/diff_detect:core/not#3.itm}
load net {exit:SHIFT.lpi#1} -pin  "and#1" {A1(0)} -attr @path {/diff_detect/diff_detect:core/exit:SHIFT.lpi#1}
load net {and.dcpl#1} -pin  "and#1" {Z(0)} -attr @path {/diff_detect/diff_detect:core/and.dcpl#1}
load inst "or#29" "or(2,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/or#29} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC1.sva} -pin  "or#29" {A0(0)} -attr @path {/diff_detect/diff_detect:core/exit:ACC1.sva}
load net {exit:SHIFT.lpi#1} -pin  "or#29" {A1(0)} -attr @path {/diff_detect/diff_detect:core/exit:SHIFT.lpi#1}
load net {or.dcpl#29} -pin  "or#29" {Z(0)} -attr @path {/diff_detect/diff_detect:core/or.dcpl#29}
load inst "nand" "nand(2,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/nand} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {SHIFT:i#1.lpi#3(0)} -pin  "nand" {A0(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#11.itm}
load net {SHIFT:i#1.lpi#3(1)} -pin  "nand" {A1(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#10.itm}
load net {nand.itm} -pin  "nand" {Z(0)} -attr @path {/diff_detect/diff_detect:core/nand.itm}
load inst "or#30" "or(2,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/or#30} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {or.dcpl#29} -pin  "or#30" {A0(0)} -attr @path {/diff_detect/diff_detect:core/or.dcpl#29}
load net {nand.itm} -pin  "or#30" {A1(0)} -attr @path {/diff_detect/diff_detect:core/nand.itm}
load net {or#30.cse} -pin  "or#30" {Z(0)} -attr @path {/diff_detect/diff_detect:core/or#30.cse}
load inst "not#10" "not(1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/not#10} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:i#1.lpi#3(1)} -pin  "not#10" {A(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#5.itm}
load net {not#10.itm} -pin  "not#10" {Z(0)} -attr @path {/diff_detect/diff_detect:core/not#10.itm}
load inst "or#33" "or(3,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/or#33} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#29} -pin  "or#33" {A0(0)} -attr @path {/diff_detect/diff_detect:core/or.dcpl#29}
load net {SHIFT:i#1.lpi#3(0)} -pin  "or#33" {A1(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#9.itm}
load net {not#10.itm} -pin  "or#33" {A2(0)} -attr @path {/diff_detect/diff_detect:core/not#10.itm}
load net {or#33.cse} -pin  "or#33" {Z(0)} -attr @path {/diff_detect/diff_detect:core/or#33.cse}
load inst "not#11" "not(1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/not#11} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:i#1.lpi#3(0)} -pin  "not#11" {A(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#8.itm}
load net {not#11.itm} -pin  "not#11" {Z(0)} -attr @path {/diff_detect/diff_detect:core/not#11.itm}
load inst "or#36" "or(3,1)" "INTERFACE" -attr @path {/diff_detect/diff_detect:core/or#36} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#29} -pin  "or#36" {A0(0)} -attr @path {/diff_detect/diff_detect:core/or.dcpl#29}
load net {not#11.itm} -pin  "or#36" {A1(0)} -attr @path {/diff_detect/diff_detect:core/not#11.itm}
load net {SHIFT:i#1.lpi#3(1)} -pin  "or#36" {A2(0)} -attr @path {/diff_detect/diff_detect:core/slc(SHIFT:i#1.lpi#3)#6.itm}
load net {or#36.cse} -pin  "or#36" {Z(0)} -attr @path {/diff_detect/diff_detect:core/or#36.cse}
### END MODULE 

module new "diff_detect" "v2"
load portBus {vin:rsc_0_0.z(29:0)} input 30 {vin:rsc_0_0.z(29)} {vin:rsc_0_0.z(28)} {vin:rsc_0_0.z(27)} {vin:rsc_0_0.z(26)} {vin:rsc_0_0.z(25)} {vin:rsc_0_0.z(24)} {vin:rsc_0_0.z(23)} {vin:rsc_0_0.z(22)} {vin:rsc_0_0.z(21)} {vin:rsc_0_0.z(20)} {vin:rsc_0_0.z(19)} {vin:rsc_0_0.z(18)} {vin:rsc_0_0.z(17)} {vin:rsc_0_0.z(16)} {vin:rsc_0_0.z(15)} {vin:rsc_0_0.z(14)} {vin:rsc_0_0.z(13)} {vin:rsc_0_0.z(12)} {vin:rsc_0_0.z(11)} {vin:rsc_0_0.z(10)} {vin:rsc_0_0.z(9)} {vin:rsc_0_0.z(8)} {vin:rsc_0_0.z(7)} {vin:rsc_0_0.z(6)} {vin:rsc_0_0.z(5)} {vin:rsc_0_0.z(4)} {vin:rsc_0_0.z(3)} {vin:rsc_0_0.z(2)} {vin:rsc_0_0.z(1)} {vin:rsc_0_0.z(0)} -attr xrf 1581 -attr oid 150 -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load portBus {vin:rsc_1_0.z(29:0)} input 30 {vin:rsc_1_0.z(29)} {vin:rsc_1_0.z(28)} {vin:rsc_1_0.z(27)} {vin:rsc_1_0.z(26)} {vin:rsc_1_0.z(25)} {vin:rsc_1_0.z(24)} {vin:rsc_1_0.z(23)} {vin:rsc_1_0.z(22)} {vin:rsc_1_0.z(21)} {vin:rsc_1_0.z(20)} {vin:rsc_1_0.z(19)} {vin:rsc_1_0.z(18)} {vin:rsc_1_0.z(17)} {vin:rsc_1_0.z(16)} {vin:rsc_1_0.z(15)} {vin:rsc_1_0.z(14)} {vin:rsc_1_0.z(13)} {vin:rsc_1_0.z(12)} {vin:rsc_1_0.z(11)} {vin:rsc_1_0.z(10)} {vin:rsc_1_0.z(9)} {vin:rsc_1_0.z(8)} {vin:rsc_1_0.z(7)} {vin:rsc_1_0.z(6)} {vin:rsc_1_0.z(5)} {vin:rsc_1_0.z(4)} {vin:rsc_1_0.z(3)} {vin:rsc_1_0.z(2)} {vin:rsc_1_0.z(1)} {vin:rsc_1_0.z(0)} -attr xrf 1582 -attr oid 151 -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load portBus {vin:rsc_2_0.z(29:0)} input 30 {vin:rsc_2_0.z(29)} {vin:rsc_2_0.z(28)} {vin:rsc_2_0.z(27)} {vin:rsc_2_0.z(26)} {vin:rsc_2_0.z(25)} {vin:rsc_2_0.z(24)} {vin:rsc_2_0.z(23)} {vin:rsc_2_0.z(22)} {vin:rsc_2_0.z(21)} {vin:rsc_2_0.z(20)} {vin:rsc_2_0.z(19)} {vin:rsc_2_0.z(18)} {vin:rsc_2_0.z(17)} {vin:rsc_2_0.z(16)} {vin:rsc_2_0.z(15)} {vin:rsc_2_0.z(14)} {vin:rsc_2_0.z(13)} {vin:rsc_2_0.z(12)} {vin:rsc_2_0.z(11)} {vin:rsc_2_0.z(10)} {vin:rsc_2_0.z(9)} {vin:rsc_2_0.z(8)} {vin:rsc_2_0.z(7)} {vin:rsc_2_0.z(6)} {vin:rsc_2_0.z(5)} {vin:rsc_2_0.z(4)} {vin:rsc_2_0.z(3)} {vin:rsc_2_0.z(2)} {vin:rsc_2_0.z(1)} {vin:rsc_2_0.z(0)} -attr xrf 1583 -attr oid 152 -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load portBus {vin:rsc_3_0.z(29:0)} input 30 {vin:rsc_3_0.z(29)} {vin:rsc_3_0.z(28)} {vin:rsc_3_0.z(27)} {vin:rsc_3_0.z(26)} {vin:rsc_3_0.z(25)} {vin:rsc_3_0.z(24)} {vin:rsc_3_0.z(23)} {vin:rsc_3_0.z(22)} {vin:rsc_3_0.z(21)} {vin:rsc_3_0.z(20)} {vin:rsc_3_0.z(19)} {vin:rsc_3_0.z(18)} {vin:rsc_3_0.z(17)} {vin:rsc_3_0.z(16)} {vin:rsc_3_0.z(15)} {vin:rsc_3_0.z(14)} {vin:rsc_3_0.z(13)} {vin:rsc_3_0.z(12)} {vin:rsc_3_0.z(11)} {vin:rsc_3_0.z(10)} {vin:rsc_3_0.z(9)} {vin:rsc_3_0.z(8)} {vin:rsc_3_0.z(7)} {vin:rsc_3_0.z(6)} {vin:rsc_3_0.z(5)} {vin:rsc_3_0.z(4)} {vin:rsc_3_0.z(3)} {vin:rsc_3_0.z(2)} {vin:rsc_3_0.z(1)} {vin:rsc_3_0.z(0)} -attr xrf 1584 -attr oid 153 -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load portBus {vin:rsc_4_0.z(29:0)} input 30 {vin:rsc_4_0.z(29)} {vin:rsc_4_0.z(28)} {vin:rsc_4_0.z(27)} {vin:rsc_4_0.z(26)} {vin:rsc_4_0.z(25)} {vin:rsc_4_0.z(24)} {vin:rsc_4_0.z(23)} {vin:rsc_4_0.z(22)} {vin:rsc_4_0.z(21)} {vin:rsc_4_0.z(20)} {vin:rsc_4_0.z(19)} {vin:rsc_4_0.z(18)} {vin:rsc_4_0.z(17)} {vin:rsc_4_0.z(16)} {vin:rsc_4_0.z(15)} {vin:rsc_4_0.z(14)} {vin:rsc_4_0.z(13)} {vin:rsc_4_0.z(12)} {vin:rsc_4_0.z(11)} {vin:rsc_4_0.z(10)} {vin:rsc_4_0.z(9)} {vin:rsc_4_0.z(8)} {vin:rsc_4_0.z(7)} {vin:rsc_4_0.z(6)} {vin:rsc_4_0.z(5)} {vin:rsc_4_0.z(4)} {vin:rsc_4_0.z(3)} {vin:rsc_4_0.z(2)} {vin:rsc_4_0.z(1)} {vin:rsc_4_0.z(0)} -attr xrf 1585 -attr oid 154 -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load portBus {vout:rsc.z(29:0)} output 30 {vout:rsc.z(29)} {vout:rsc.z(28)} {vout:rsc.z(27)} {vout:rsc.z(26)} {vout:rsc.z(25)} {vout:rsc.z(24)} {vout:rsc.z(23)} {vout:rsc.z(22)} {vout:rsc.z(21)} {vout:rsc.z(20)} {vout:rsc.z(19)} {vout:rsc.z(18)} {vout:rsc.z(17)} {vout:rsc.z(16)} {vout:rsc.z(15)} {vout:rsc.z(14)} {vout:rsc.z(13)} {vout:rsc.z(12)} {vout:rsc.z(11)} {vout:rsc.z(10)} {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 1586 -attr oid 155 -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load port {clk} input -attr xrf 1587 -attr oid 156 -attr vt d -attr @path {/diff_detect/clk}
load port {en} input -attr xrf 1588 -attr oid 157 -attr vt d -attr @path {/diff_detect/en}
load port {arst_n} input -attr xrf 1589 -attr oid 158 -attr vt d -attr @path {/diff_detect/arst_n}
load symbol "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(4,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} output 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} input 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(5,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} output 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} input 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(6,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} output 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} input 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(7,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} output 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} input 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(8,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} output 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} input 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "diff_detect:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \
     portBus {vin:rsc_0_0:mgc_in_wire.d(29:0)} input 30 {vin:rsc_0_0:mgc_in_wire.d(29)} {vin:rsc_0_0:mgc_in_wire.d(28)} {vin:rsc_0_0:mgc_in_wire.d(27)} {vin:rsc_0_0:mgc_in_wire.d(26)} {vin:rsc_0_0:mgc_in_wire.d(25)} {vin:rsc_0_0:mgc_in_wire.d(24)} {vin:rsc_0_0:mgc_in_wire.d(23)} {vin:rsc_0_0:mgc_in_wire.d(22)} {vin:rsc_0_0:mgc_in_wire.d(21)} {vin:rsc_0_0:mgc_in_wire.d(20)} {vin:rsc_0_0:mgc_in_wire.d(19)} {vin:rsc_0_0:mgc_in_wire.d(18)} {vin:rsc_0_0:mgc_in_wire.d(17)} {vin:rsc_0_0:mgc_in_wire.d(16)} {vin:rsc_0_0:mgc_in_wire.d(15)} {vin:rsc_0_0:mgc_in_wire.d(14)} {vin:rsc_0_0:mgc_in_wire.d(13)} {vin:rsc_0_0:mgc_in_wire.d(12)} {vin:rsc_0_0:mgc_in_wire.d(11)} {vin:rsc_0_0:mgc_in_wire.d(10)} {vin:rsc_0_0:mgc_in_wire.d(9)} {vin:rsc_0_0:mgc_in_wire.d(8)} {vin:rsc_0_0:mgc_in_wire.d(7)} {vin:rsc_0_0:mgc_in_wire.d(6)} {vin:rsc_0_0:mgc_in_wire.d(5)} {vin:rsc_0_0:mgc_in_wire.d(4)} {vin:rsc_0_0:mgc_in_wire.d(3)} {vin:rsc_0_0:mgc_in_wire.d(2)} {vin:rsc_0_0:mgc_in_wire.d(1)} {vin:rsc_0_0:mgc_in_wire.d(0)} \

load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 30 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} {vout:rsc:mgc_out_stdreg.d#1(10)} {vout:rsc:mgc_out_stdreg.d#1(11)} {vout:rsc:mgc_out_stdreg.d#1(12)} {vout:rsc:mgc_out_stdreg.d#1(13)} {vout:rsc:mgc_out_stdreg.d#1(14)} {vout:rsc:mgc_out_stdreg.d#1(15)} {vout:rsc:mgc_out_stdreg.d#1(16)} {vout:rsc:mgc_out_stdreg.d#1(17)} {vout:rsc:mgc_out_stdreg.d#1(18)} {vout:rsc:mgc_out_stdreg.d#1(19)} {vout:rsc:mgc_out_stdreg.d#1(20)} {vout:rsc:mgc_out_stdreg.d#1(21)} {vout:rsc:mgc_out_stdreg.d#1(22)} {vout:rsc:mgc_out_stdreg.d#1(23)} {vout:rsc:mgc_out_stdreg.d#1(24)} {vout:rsc:mgc_out_stdreg.d#1(25)} {vout:rsc:mgc_out_stdreg.d#1(26)} {vout:rsc:mgc_out_stdreg.d#1(27)} {vout:rsc:mgc_out_stdreg.d#1(28)} {vout:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 1590 -attr oid 159 -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc_0_0:mgc_in_wire.d#1(29)} -attr vt d
load netBundle {vin:rsc_0_0:mgc_in_wire.d#1} 30 {vin:rsc_0_0:mgc_in_wire.d#1(0)} {vin:rsc_0_0:mgc_in_wire.d#1(1)} {vin:rsc_0_0:mgc_in_wire.d#1(2)} {vin:rsc_0_0:mgc_in_wire.d#1(3)} {vin:rsc_0_0:mgc_in_wire.d#1(4)} {vin:rsc_0_0:mgc_in_wire.d#1(5)} {vin:rsc_0_0:mgc_in_wire.d#1(6)} {vin:rsc_0_0:mgc_in_wire.d#1(7)} {vin:rsc_0_0:mgc_in_wire.d#1(8)} {vin:rsc_0_0:mgc_in_wire.d#1(9)} {vin:rsc_0_0:mgc_in_wire.d#1(10)} {vin:rsc_0_0:mgc_in_wire.d#1(11)} {vin:rsc_0_0:mgc_in_wire.d#1(12)} {vin:rsc_0_0:mgc_in_wire.d#1(13)} {vin:rsc_0_0:mgc_in_wire.d#1(14)} {vin:rsc_0_0:mgc_in_wire.d#1(15)} {vin:rsc_0_0:mgc_in_wire.d#1(16)} {vin:rsc_0_0:mgc_in_wire.d#1(17)} {vin:rsc_0_0:mgc_in_wire.d#1(18)} {vin:rsc_0_0:mgc_in_wire.d#1(19)} {vin:rsc_0_0:mgc_in_wire.d#1(20)} {vin:rsc_0_0:mgc_in_wire.d#1(21)} {vin:rsc_0_0:mgc_in_wire.d#1(22)} {vin:rsc_0_0:mgc_in_wire.d#1(23)} {vin:rsc_0_0:mgc_in_wire.d#1(24)} {vin:rsc_0_0:mgc_in_wire.d#1(25)} {vin:rsc_0_0:mgc_in_wire.d#1(26)} {vin:rsc_0_0:mgc_in_wire.d#1(27)} {vin:rsc_0_0:mgc_in_wire.d#1(28)} {vin:rsc_0_0:mgc_in_wire.d#1(29)} -attr xrf 1591 -attr oid 160 -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(0)}
load net {vin:rsc_1_0:mgc_in_wire.d(1)}
load net {vin:rsc_1_0:mgc_in_wire.d(2)}
load net {vin:rsc_1_0:mgc_in_wire.d(3)}
load net {vin:rsc_1_0:mgc_in_wire.d(4)}
load net {vin:rsc_1_0:mgc_in_wire.d(5)}
load net {vin:rsc_1_0:mgc_in_wire.d(6)}
load net {vin:rsc_1_0:mgc_in_wire.d(7)}
load net {vin:rsc_1_0:mgc_in_wire.d(8)}
load net {vin:rsc_1_0:mgc_in_wire.d(9)}
load net {vin:rsc_1_0:mgc_in_wire.d(10)}
load net {vin:rsc_1_0:mgc_in_wire.d(11)}
load net {vin:rsc_1_0:mgc_in_wire.d(12)}
load net {vin:rsc_1_0:mgc_in_wire.d(13)}
load net {vin:rsc_1_0:mgc_in_wire.d(14)}
load net {vin:rsc_1_0:mgc_in_wire.d(15)}
load net {vin:rsc_1_0:mgc_in_wire.d(16)}
load net {vin:rsc_1_0:mgc_in_wire.d(17)}
load net {vin:rsc_1_0:mgc_in_wire.d(18)}
load net {vin:rsc_1_0:mgc_in_wire.d(19)}
load net {vin:rsc_1_0:mgc_in_wire.d(20)}
load net {vin:rsc_1_0:mgc_in_wire.d(21)}
load net {vin:rsc_1_0:mgc_in_wire.d(22)}
load net {vin:rsc_1_0:mgc_in_wire.d(23)}
load net {vin:rsc_1_0:mgc_in_wire.d(24)}
load net {vin:rsc_1_0:mgc_in_wire.d(25)}
load net {vin:rsc_1_0:mgc_in_wire.d(26)}
load net {vin:rsc_1_0:mgc_in_wire.d(27)}
load net {vin:rsc_1_0:mgc_in_wire.d(28)}
load net {vin:rsc_1_0:mgc_in_wire.d(29)}
load netBundle {vin:rsc_1_0:mgc_in_wire.d} 30 {vin:rsc_1_0:mgc_in_wire.d(0)} {vin:rsc_1_0:mgc_in_wire.d(1)} {vin:rsc_1_0:mgc_in_wire.d(2)} {vin:rsc_1_0:mgc_in_wire.d(3)} {vin:rsc_1_0:mgc_in_wire.d(4)} {vin:rsc_1_0:mgc_in_wire.d(5)} {vin:rsc_1_0:mgc_in_wire.d(6)} {vin:rsc_1_0:mgc_in_wire.d(7)} {vin:rsc_1_0:mgc_in_wire.d(8)} {vin:rsc_1_0:mgc_in_wire.d(9)} {vin:rsc_1_0:mgc_in_wire.d(10)} {vin:rsc_1_0:mgc_in_wire.d(11)} {vin:rsc_1_0:mgc_in_wire.d(12)} {vin:rsc_1_0:mgc_in_wire.d(13)} {vin:rsc_1_0:mgc_in_wire.d(14)} {vin:rsc_1_0:mgc_in_wire.d(15)} {vin:rsc_1_0:mgc_in_wire.d(16)} {vin:rsc_1_0:mgc_in_wire.d(17)} {vin:rsc_1_0:mgc_in_wire.d(18)} {vin:rsc_1_0:mgc_in_wire.d(19)} {vin:rsc_1_0:mgc_in_wire.d(20)} {vin:rsc_1_0:mgc_in_wire.d(21)} {vin:rsc_1_0:mgc_in_wire.d(22)} {vin:rsc_1_0:mgc_in_wire.d(23)} {vin:rsc_1_0:mgc_in_wire.d(24)} {vin:rsc_1_0:mgc_in_wire.d(25)} {vin:rsc_1_0:mgc_in_wire.d(26)} {vin:rsc_1_0:mgc_in_wire.d(27)} {vin:rsc_1_0:mgc_in_wire.d(28)} {vin:rsc_1_0:mgc_in_wire.d(29)} -attr xrf 1592 -attr oid 161 -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(0)}
load net {vin:rsc_2_0:mgc_in_wire.d(1)}
load net {vin:rsc_2_0:mgc_in_wire.d(2)}
load net {vin:rsc_2_0:mgc_in_wire.d(3)}
load net {vin:rsc_2_0:mgc_in_wire.d(4)}
load net {vin:rsc_2_0:mgc_in_wire.d(5)}
load net {vin:rsc_2_0:mgc_in_wire.d(6)}
load net {vin:rsc_2_0:mgc_in_wire.d(7)}
load net {vin:rsc_2_0:mgc_in_wire.d(8)}
load net {vin:rsc_2_0:mgc_in_wire.d(9)}
load net {vin:rsc_2_0:mgc_in_wire.d(10)}
load net {vin:rsc_2_0:mgc_in_wire.d(11)}
load net {vin:rsc_2_0:mgc_in_wire.d(12)}
load net {vin:rsc_2_0:mgc_in_wire.d(13)}
load net {vin:rsc_2_0:mgc_in_wire.d(14)}
load net {vin:rsc_2_0:mgc_in_wire.d(15)}
load net {vin:rsc_2_0:mgc_in_wire.d(16)}
load net {vin:rsc_2_0:mgc_in_wire.d(17)}
load net {vin:rsc_2_0:mgc_in_wire.d(18)}
load net {vin:rsc_2_0:mgc_in_wire.d(19)}
load net {vin:rsc_2_0:mgc_in_wire.d(20)}
load net {vin:rsc_2_0:mgc_in_wire.d(21)}
load net {vin:rsc_2_0:mgc_in_wire.d(22)}
load net {vin:rsc_2_0:mgc_in_wire.d(23)}
load net {vin:rsc_2_0:mgc_in_wire.d(24)}
load net {vin:rsc_2_0:mgc_in_wire.d(25)}
load net {vin:rsc_2_0:mgc_in_wire.d(26)}
load net {vin:rsc_2_0:mgc_in_wire.d(27)}
load net {vin:rsc_2_0:mgc_in_wire.d(28)}
load net {vin:rsc_2_0:mgc_in_wire.d(29)}
load netBundle {vin:rsc_2_0:mgc_in_wire.d} 30 {vin:rsc_2_0:mgc_in_wire.d(0)} {vin:rsc_2_0:mgc_in_wire.d(1)} {vin:rsc_2_0:mgc_in_wire.d(2)} {vin:rsc_2_0:mgc_in_wire.d(3)} {vin:rsc_2_0:mgc_in_wire.d(4)} {vin:rsc_2_0:mgc_in_wire.d(5)} {vin:rsc_2_0:mgc_in_wire.d(6)} {vin:rsc_2_0:mgc_in_wire.d(7)} {vin:rsc_2_0:mgc_in_wire.d(8)} {vin:rsc_2_0:mgc_in_wire.d(9)} {vin:rsc_2_0:mgc_in_wire.d(10)} {vin:rsc_2_0:mgc_in_wire.d(11)} {vin:rsc_2_0:mgc_in_wire.d(12)} {vin:rsc_2_0:mgc_in_wire.d(13)} {vin:rsc_2_0:mgc_in_wire.d(14)} {vin:rsc_2_0:mgc_in_wire.d(15)} {vin:rsc_2_0:mgc_in_wire.d(16)} {vin:rsc_2_0:mgc_in_wire.d(17)} {vin:rsc_2_0:mgc_in_wire.d(18)} {vin:rsc_2_0:mgc_in_wire.d(19)} {vin:rsc_2_0:mgc_in_wire.d(20)} {vin:rsc_2_0:mgc_in_wire.d(21)} {vin:rsc_2_0:mgc_in_wire.d(22)} {vin:rsc_2_0:mgc_in_wire.d(23)} {vin:rsc_2_0:mgc_in_wire.d(24)} {vin:rsc_2_0:mgc_in_wire.d(25)} {vin:rsc_2_0:mgc_in_wire.d(26)} {vin:rsc_2_0:mgc_in_wire.d(27)} {vin:rsc_2_0:mgc_in_wire.d(28)} {vin:rsc_2_0:mgc_in_wire.d(29)} -attr xrf 1593 -attr oid 162 -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(0)}
load net {vin:rsc_3_0:mgc_in_wire.d(1)}
load net {vin:rsc_3_0:mgc_in_wire.d(2)}
load net {vin:rsc_3_0:mgc_in_wire.d(3)}
load net {vin:rsc_3_0:mgc_in_wire.d(4)}
load net {vin:rsc_3_0:mgc_in_wire.d(5)}
load net {vin:rsc_3_0:mgc_in_wire.d(6)}
load net {vin:rsc_3_0:mgc_in_wire.d(7)}
load net {vin:rsc_3_0:mgc_in_wire.d(8)}
load net {vin:rsc_3_0:mgc_in_wire.d(9)}
load net {vin:rsc_3_0:mgc_in_wire.d(10)}
load net {vin:rsc_3_0:mgc_in_wire.d(11)}
load net {vin:rsc_3_0:mgc_in_wire.d(12)}
load net {vin:rsc_3_0:mgc_in_wire.d(13)}
load net {vin:rsc_3_0:mgc_in_wire.d(14)}
load net {vin:rsc_3_0:mgc_in_wire.d(15)}
load net {vin:rsc_3_0:mgc_in_wire.d(16)}
load net {vin:rsc_3_0:mgc_in_wire.d(17)}
load net {vin:rsc_3_0:mgc_in_wire.d(18)}
load net {vin:rsc_3_0:mgc_in_wire.d(19)}
load net {vin:rsc_3_0:mgc_in_wire.d(20)}
load net {vin:rsc_3_0:mgc_in_wire.d(21)}
load net {vin:rsc_3_0:mgc_in_wire.d(22)}
load net {vin:rsc_3_0:mgc_in_wire.d(23)}
load net {vin:rsc_3_0:mgc_in_wire.d(24)}
load net {vin:rsc_3_0:mgc_in_wire.d(25)}
load net {vin:rsc_3_0:mgc_in_wire.d(26)}
load net {vin:rsc_3_0:mgc_in_wire.d(27)}
load net {vin:rsc_3_0:mgc_in_wire.d(28)}
load net {vin:rsc_3_0:mgc_in_wire.d(29)}
load netBundle {vin:rsc_3_0:mgc_in_wire.d} 30 {vin:rsc_3_0:mgc_in_wire.d(0)} {vin:rsc_3_0:mgc_in_wire.d(1)} {vin:rsc_3_0:mgc_in_wire.d(2)} {vin:rsc_3_0:mgc_in_wire.d(3)} {vin:rsc_3_0:mgc_in_wire.d(4)} {vin:rsc_3_0:mgc_in_wire.d(5)} {vin:rsc_3_0:mgc_in_wire.d(6)} {vin:rsc_3_0:mgc_in_wire.d(7)} {vin:rsc_3_0:mgc_in_wire.d(8)} {vin:rsc_3_0:mgc_in_wire.d(9)} {vin:rsc_3_0:mgc_in_wire.d(10)} {vin:rsc_3_0:mgc_in_wire.d(11)} {vin:rsc_3_0:mgc_in_wire.d(12)} {vin:rsc_3_0:mgc_in_wire.d(13)} {vin:rsc_3_0:mgc_in_wire.d(14)} {vin:rsc_3_0:mgc_in_wire.d(15)} {vin:rsc_3_0:mgc_in_wire.d(16)} {vin:rsc_3_0:mgc_in_wire.d(17)} {vin:rsc_3_0:mgc_in_wire.d(18)} {vin:rsc_3_0:mgc_in_wire.d(19)} {vin:rsc_3_0:mgc_in_wire.d(20)} {vin:rsc_3_0:mgc_in_wire.d(21)} {vin:rsc_3_0:mgc_in_wire.d(22)} {vin:rsc_3_0:mgc_in_wire.d(23)} {vin:rsc_3_0:mgc_in_wire.d(24)} {vin:rsc_3_0:mgc_in_wire.d(25)} {vin:rsc_3_0:mgc_in_wire.d(26)} {vin:rsc_3_0:mgc_in_wire.d(27)} {vin:rsc_3_0:mgc_in_wire.d(28)} {vin:rsc_3_0:mgc_in_wire.d(29)} -attr xrf 1594 -attr oid 163 -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(0)}
load net {vin:rsc_4_0:mgc_in_wire.d(1)}
load net {vin:rsc_4_0:mgc_in_wire.d(2)}
load net {vin:rsc_4_0:mgc_in_wire.d(3)}
load net {vin:rsc_4_0:mgc_in_wire.d(4)}
load net {vin:rsc_4_0:mgc_in_wire.d(5)}
load net {vin:rsc_4_0:mgc_in_wire.d(6)}
load net {vin:rsc_4_0:mgc_in_wire.d(7)}
load net {vin:rsc_4_0:mgc_in_wire.d(8)}
load net {vin:rsc_4_0:mgc_in_wire.d(9)}
load net {vin:rsc_4_0:mgc_in_wire.d(10)}
load net {vin:rsc_4_0:mgc_in_wire.d(11)}
load net {vin:rsc_4_0:mgc_in_wire.d(12)}
load net {vin:rsc_4_0:mgc_in_wire.d(13)}
load net {vin:rsc_4_0:mgc_in_wire.d(14)}
load net {vin:rsc_4_0:mgc_in_wire.d(15)}
load net {vin:rsc_4_0:mgc_in_wire.d(16)}
load net {vin:rsc_4_0:mgc_in_wire.d(17)}
load net {vin:rsc_4_0:mgc_in_wire.d(18)}
load net {vin:rsc_4_0:mgc_in_wire.d(19)}
load net {vin:rsc_4_0:mgc_in_wire.d(20)}
load net {vin:rsc_4_0:mgc_in_wire.d(21)}
load net {vin:rsc_4_0:mgc_in_wire.d(22)}
load net {vin:rsc_4_0:mgc_in_wire.d(23)}
load net {vin:rsc_4_0:mgc_in_wire.d(24)}
load net {vin:rsc_4_0:mgc_in_wire.d(25)}
load net {vin:rsc_4_0:mgc_in_wire.d(26)}
load net {vin:rsc_4_0:mgc_in_wire.d(27)}
load net {vin:rsc_4_0:mgc_in_wire.d(28)}
load net {vin:rsc_4_0:mgc_in_wire.d(29)}
load netBundle {vin:rsc_4_0:mgc_in_wire.d} 30 {vin:rsc_4_0:mgc_in_wire.d(0)} {vin:rsc_4_0:mgc_in_wire.d(1)} {vin:rsc_4_0:mgc_in_wire.d(2)} {vin:rsc_4_0:mgc_in_wire.d(3)} {vin:rsc_4_0:mgc_in_wire.d(4)} {vin:rsc_4_0:mgc_in_wire.d(5)} {vin:rsc_4_0:mgc_in_wire.d(6)} {vin:rsc_4_0:mgc_in_wire.d(7)} {vin:rsc_4_0:mgc_in_wire.d(8)} {vin:rsc_4_0:mgc_in_wire.d(9)} {vin:rsc_4_0:mgc_in_wire.d(10)} {vin:rsc_4_0:mgc_in_wire.d(11)} {vin:rsc_4_0:mgc_in_wire.d(12)} {vin:rsc_4_0:mgc_in_wire.d(13)} {vin:rsc_4_0:mgc_in_wire.d(14)} {vin:rsc_4_0:mgc_in_wire.d(15)} {vin:rsc_4_0:mgc_in_wire.d(16)} {vin:rsc_4_0:mgc_in_wire.d(17)} {vin:rsc_4_0:mgc_in_wire.d(18)} {vin:rsc_4_0:mgc_in_wire.d(19)} {vin:rsc_4_0:mgc_in_wire.d(20)} {vin:rsc_4_0:mgc_in_wire.d(21)} {vin:rsc_4_0:mgc_in_wire.d(22)} {vin:rsc_4_0:mgc_in_wire.d(23)} {vin:rsc_4_0:mgc_in_wire.d(24)} {vin:rsc_4_0:mgc_in_wire.d(25)} {vin:rsc_4_0:mgc_in_wire.d(26)} {vin:rsc_4_0:mgc_in_wire.d(27)} {vin:rsc_4_0:mgc_in_wire.d(28)} {vin:rsc_4_0:mgc_in_wire.d(29)} -attr xrf 1595 -attr oid 164 -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_0_0.z(0)} -attr vt d
load net {vin:rsc_0_0.z(1)} -attr vt d
load net {vin:rsc_0_0.z(2)} -attr vt d
load net {vin:rsc_0_0.z(3)} -attr vt d
load net {vin:rsc_0_0.z(4)} -attr vt d
load net {vin:rsc_0_0.z(5)} -attr vt d
load net {vin:rsc_0_0.z(6)} -attr vt d
load net {vin:rsc_0_0.z(7)} -attr vt d
load net {vin:rsc_0_0.z(8)} -attr vt d
load net {vin:rsc_0_0.z(9)} -attr vt d
load net {vin:rsc_0_0.z(10)} -attr vt d
load net {vin:rsc_0_0.z(11)} -attr vt d
load net {vin:rsc_0_0.z(12)} -attr vt d
load net {vin:rsc_0_0.z(13)} -attr vt d
load net {vin:rsc_0_0.z(14)} -attr vt d
load net {vin:rsc_0_0.z(15)} -attr vt d
load net {vin:rsc_0_0.z(16)} -attr vt d
load net {vin:rsc_0_0.z(17)} -attr vt d
load net {vin:rsc_0_0.z(18)} -attr vt d
load net {vin:rsc_0_0.z(19)} -attr vt d
load net {vin:rsc_0_0.z(20)} -attr vt d
load net {vin:rsc_0_0.z(21)} -attr vt d
load net {vin:rsc_0_0.z(22)} -attr vt d
load net {vin:rsc_0_0.z(23)} -attr vt d
load net {vin:rsc_0_0.z(24)} -attr vt d
load net {vin:rsc_0_0.z(25)} -attr vt d
load net {vin:rsc_0_0.z(26)} -attr vt d
load net {vin:rsc_0_0.z(27)} -attr vt d
load net {vin:rsc_0_0.z(28)} -attr vt d
load net {vin:rsc_0_0.z(29)} -attr vt d
load netBundle {vin:rsc_0_0.z} 30 {vin:rsc_0_0.z(0)} {vin:rsc_0_0.z(1)} {vin:rsc_0_0.z(2)} {vin:rsc_0_0.z(3)} {vin:rsc_0_0.z(4)} {vin:rsc_0_0.z(5)} {vin:rsc_0_0.z(6)} {vin:rsc_0_0.z(7)} {vin:rsc_0_0.z(8)} {vin:rsc_0_0.z(9)} {vin:rsc_0_0.z(10)} {vin:rsc_0_0.z(11)} {vin:rsc_0_0.z(12)} {vin:rsc_0_0.z(13)} {vin:rsc_0_0.z(14)} {vin:rsc_0_0.z(15)} {vin:rsc_0_0.z(16)} {vin:rsc_0_0.z(17)} {vin:rsc_0_0.z(18)} {vin:rsc_0_0.z(19)} {vin:rsc_0_0.z(20)} {vin:rsc_0_0.z(21)} {vin:rsc_0_0.z(22)} {vin:rsc_0_0.z(23)} {vin:rsc_0_0.z(24)} {vin:rsc_0_0.z(25)} {vin:rsc_0_0.z(26)} {vin:rsc_0_0.z(27)} {vin:rsc_0_0.z(28)} {vin:rsc_0_0.z(29)} -attr xrf 1596 -attr oid 165 -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(0)} -port {vin:rsc_0_0.z(0)} -attr vt d
load net {vin:rsc_0_0.z(1)} -port {vin:rsc_0_0.z(1)} -attr vt d
load net {vin:rsc_0_0.z(2)} -port {vin:rsc_0_0.z(2)} -attr vt d
load net {vin:rsc_0_0.z(3)} -port {vin:rsc_0_0.z(3)} -attr vt d
load net {vin:rsc_0_0.z(4)} -port {vin:rsc_0_0.z(4)} -attr vt d
load net {vin:rsc_0_0.z(5)} -port {vin:rsc_0_0.z(5)} -attr vt d
load net {vin:rsc_0_0.z(6)} -port {vin:rsc_0_0.z(6)} -attr vt d
load net {vin:rsc_0_0.z(7)} -port {vin:rsc_0_0.z(7)} -attr vt d
load net {vin:rsc_0_0.z(8)} -port {vin:rsc_0_0.z(8)} -attr vt d
load net {vin:rsc_0_0.z(9)} -port {vin:rsc_0_0.z(9)} -attr vt d
load net {vin:rsc_0_0.z(10)} -port {vin:rsc_0_0.z(10)} -attr vt d
load net {vin:rsc_0_0.z(11)} -port {vin:rsc_0_0.z(11)} -attr vt d
load net {vin:rsc_0_0.z(12)} -port {vin:rsc_0_0.z(12)} -attr vt d
load net {vin:rsc_0_0.z(13)} -port {vin:rsc_0_0.z(13)} -attr vt d
load net {vin:rsc_0_0.z(14)} -port {vin:rsc_0_0.z(14)} -attr vt d
load net {vin:rsc_0_0.z(15)} -port {vin:rsc_0_0.z(15)} -attr vt d
load net {vin:rsc_0_0.z(16)} -port {vin:rsc_0_0.z(16)} -attr vt d
load net {vin:rsc_0_0.z(17)} -port {vin:rsc_0_0.z(17)} -attr vt d
load net {vin:rsc_0_0.z(18)} -port {vin:rsc_0_0.z(18)} -attr vt d
load net {vin:rsc_0_0.z(19)} -port {vin:rsc_0_0.z(19)} -attr vt d
load net {vin:rsc_0_0.z(20)} -port {vin:rsc_0_0.z(20)} -attr vt d
load net {vin:rsc_0_0.z(21)} -port {vin:rsc_0_0.z(21)} -attr vt d
load net {vin:rsc_0_0.z(22)} -port {vin:rsc_0_0.z(22)} -attr vt d
load net {vin:rsc_0_0.z(23)} -port {vin:rsc_0_0.z(23)} -attr vt d
load net {vin:rsc_0_0.z(24)} -port {vin:rsc_0_0.z(24)} -attr vt d
load net {vin:rsc_0_0.z(25)} -port {vin:rsc_0_0.z(25)} -attr vt d
load net {vin:rsc_0_0.z(26)} -port {vin:rsc_0_0.z(26)} -attr vt d
load net {vin:rsc_0_0.z(27)} -port {vin:rsc_0_0.z(27)} -attr vt d
load net {vin:rsc_0_0.z(28)} -port {vin:rsc_0_0.z(28)} -attr vt d
load net {vin:rsc_0_0.z(29)} -port {vin:rsc_0_0.z(29)} -attr vt d
load netBundle {vin:rsc_0_0.z} 30 {vin:rsc_0_0.z(0)} {vin:rsc_0_0.z(1)} {vin:rsc_0_0.z(2)} {vin:rsc_0_0.z(3)} {vin:rsc_0_0.z(4)} {vin:rsc_0_0.z(5)} {vin:rsc_0_0.z(6)} {vin:rsc_0_0.z(7)} {vin:rsc_0_0.z(8)} {vin:rsc_0_0.z(9)} {vin:rsc_0_0.z(10)} {vin:rsc_0_0.z(11)} {vin:rsc_0_0.z(12)} {vin:rsc_0_0.z(13)} {vin:rsc_0_0.z(14)} {vin:rsc_0_0.z(15)} {vin:rsc_0_0.z(16)} {vin:rsc_0_0.z(17)} {vin:rsc_0_0.z(18)} {vin:rsc_0_0.z(19)} {vin:rsc_0_0.z(20)} {vin:rsc_0_0.z(21)} {vin:rsc_0_0.z(22)} {vin:rsc_0_0.z(23)} {vin:rsc_0_0.z(24)} {vin:rsc_0_0.z(25)} {vin:rsc_0_0.z(26)} {vin:rsc_0_0.z(27)} {vin:rsc_0_0.z(28)} {vin:rsc_0_0.z(29)} -attr xrf 1597 -attr oid 166 -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_1_0.z(0)} -attr vt d
load net {vin:rsc_1_0.z(1)} -attr vt d
load net {vin:rsc_1_0.z(2)} -attr vt d
load net {vin:rsc_1_0.z(3)} -attr vt d
load net {vin:rsc_1_0.z(4)} -attr vt d
load net {vin:rsc_1_0.z(5)} -attr vt d
load net {vin:rsc_1_0.z(6)} -attr vt d
load net {vin:rsc_1_0.z(7)} -attr vt d
load net {vin:rsc_1_0.z(8)} -attr vt d
load net {vin:rsc_1_0.z(9)} -attr vt d
load net {vin:rsc_1_0.z(10)} -attr vt d
load net {vin:rsc_1_0.z(11)} -attr vt d
load net {vin:rsc_1_0.z(12)} -attr vt d
load net {vin:rsc_1_0.z(13)} -attr vt d
load net {vin:rsc_1_0.z(14)} -attr vt d
load net {vin:rsc_1_0.z(15)} -attr vt d
load net {vin:rsc_1_0.z(16)} -attr vt d
load net {vin:rsc_1_0.z(17)} -attr vt d
load net {vin:rsc_1_0.z(18)} -attr vt d
load net {vin:rsc_1_0.z(19)} -attr vt d
load net {vin:rsc_1_0.z(20)} -attr vt d
load net {vin:rsc_1_0.z(21)} -attr vt d
load net {vin:rsc_1_0.z(22)} -attr vt d
load net {vin:rsc_1_0.z(23)} -attr vt d
load net {vin:rsc_1_0.z(24)} -attr vt d
load net {vin:rsc_1_0.z(25)} -attr vt d
load net {vin:rsc_1_0.z(26)} -attr vt d
load net {vin:rsc_1_0.z(27)} -attr vt d
load net {vin:rsc_1_0.z(28)} -attr vt d
load net {vin:rsc_1_0.z(29)} -attr vt d
load netBundle {vin:rsc_1_0.z} 30 {vin:rsc_1_0.z(0)} {vin:rsc_1_0.z(1)} {vin:rsc_1_0.z(2)} {vin:rsc_1_0.z(3)} {vin:rsc_1_0.z(4)} {vin:rsc_1_0.z(5)} {vin:rsc_1_0.z(6)} {vin:rsc_1_0.z(7)} {vin:rsc_1_0.z(8)} {vin:rsc_1_0.z(9)} {vin:rsc_1_0.z(10)} {vin:rsc_1_0.z(11)} {vin:rsc_1_0.z(12)} {vin:rsc_1_0.z(13)} {vin:rsc_1_0.z(14)} {vin:rsc_1_0.z(15)} {vin:rsc_1_0.z(16)} {vin:rsc_1_0.z(17)} {vin:rsc_1_0.z(18)} {vin:rsc_1_0.z(19)} {vin:rsc_1_0.z(20)} {vin:rsc_1_0.z(21)} {vin:rsc_1_0.z(22)} {vin:rsc_1_0.z(23)} {vin:rsc_1_0.z(24)} {vin:rsc_1_0.z(25)} {vin:rsc_1_0.z(26)} {vin:rsc_1_0.z(27)} {vin:rsc_1_0.z(28)} {vin:rsc_1_0.z(29)} -attr xrf 1598 -attr oid 167 -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(0)} -port {vin:rsc_1_0.z(0)} -attr vt d
load net {vin:rsc_1_0.z(1)} -port {vin:rsc_1_0.z(1)} -attr vt d
load net {vin:rsc_1_0.z(2)} -port {vin:rsc_1_0.z(2)} -attr vt d
load net {vin:rsc_1_0.z(3)} -port {vin:rsc_1_0.z(3)} -attr vt d
load net {vin:rsc_1_0.z(4)} -port {vin:rsc_1_0.z(4)} -attr vt d
load net {vin:rsc_1_0.z(5)} -port {vin:rsc_1_0.z(5)} -attr vt d
load net {vin:rsc_1_0.z(6)} -port {vin:rsc_1_0.z(6)} -attr vt d
load net {vin:rsc_1_0.z(7)} -port {vin:rsc_1_0.z(7)} -attr vt d
load net {vin:rsc_1_0.z(8)} -port {vin:rsc_1_0.z(8)} -attr vt d
load net {vin:rsc_1_0.z(9)} -port {vin:rsc_1_0.z(9)} -attr vt d
load net {vin:rsc_1_0.z(10)} -port {vin:rsc_1_0.z(10)} -attr vt d
load net {vin:rsc_1_0.z(11)} -port {vin:rsc_1_0.z(11)} -attr vt d
load net {vin:rsc_1_0.z(12)} -port {vin:rsc_1_0.z(12)} -attr vt d
load net {vin:rsc_1_0.z(13)} -port {vin:rsc_1_0.z(13)} -attr vt d
load net {vin:rsc_1_0.z(14)} -port {vin:rsc_1_0.z(14)} -attr vt d
load net {vin:rsc_1_0.z(15)} -port {vin:rsc_1_0.z(15)} -attr vt d
load net {vin:rsc_1_0.z(16)} -port {vin:rsc_1_0.z(16)} -attr vt d
load net {vin:rsc_1_0.z(17)} -port {vin:rsc_1_0.z(17)} -attr vt d
load net {vin:rsc_1_0.z(18)} -port {vin:rsc_1_0.z(18)} -attr vt d
load net {vin:rsc_1_0.z(19)} -port {vin:rsc_1_0.z(19)} -attr vt d
load net {vin:rsc_1_0.z(20)} -port {vin:rsc_1_0.z(20)} -attr vt d
load net {vin:rsc_1_0.z(21)} -port {vin:rsc_1_0.z(21)} -attr vt d
load net {vin:rsc_1_0.z(22)} -port {vin:rsc_1_0.z(22)} -attr vt d
load net {vin:rsc_1_0.z(23)} -port {vin:rsc_1_0.z(23)} -attr vt d
load net {vin:rsc_1_0.z(24)} -port {vin:rsc_1_0.z(24)} -attr vt d
load net {vin:rsc_1_0.z(25)} -port {vin:rsc_1_0.z(25)} -attr vt d
load net {vin:rsc_1_0.z(26)} -port {vin:rsc_1_0.z(26)} -attr vt d
load net {vin:rsc_1_0.z(27)} -port {vin:rsc_1_0.z(27)} -attr vt d
load net {vin:rsc_1_0.z(28)} -port {vin:rsc_1_0.z(28)} -attr vt d
load net {vin:rsc_1_0.z(29)} -port {vin:rsc_1_0.z(29)} -attr vt d
load netBundle {vin:rsc_1_0.z} 30 {vin:rsc_1_0.z(0)} {vin:rsc_1_0.z(1)} {vin:rsc_1_0.z(2)} {vin:rsc_1_0.z(3)} {vin:rsc_1_0.z(4)} {vin:rsc_1_0.z(5)} {vin:rsc_1_0.z(6)} {vin:rsc_1_0.z(7)} {vin:rsc_1_0.z(8)} {vin:rsc_1_0.z(9)} {vin:rsc_1_0.z(10)} {vin:rsc_1_0.z(11)} {vin:rsc_1_0.z(12)} {vin:rsc_1_0.z(13)} {vin:rsc_1_0.z(14)} {vin:rsc_1_0.z(15)} {vin:rsc_1_0.z(16)} {vin:rsc_1_0.z(17)} {vin:rsc_1_0.z(18)} {vin:rsc_1_0.z(19)} {vin:rsc_1_0.z(20)} {vin:rsc_1_0.z(21)} {vin:rsc_1_0.z(22)} {vin:rsc_1_0.z(23)} {vin:rsc_1_0.z(24)} {vin:rsc_1_0.z(25)} {vin:rsc_1_0.z(26)} {vin:rsc_1_0.z(27)} {vin:rsc_1_0.z(28)} {vin:rsc_1_0.z(29)} -attr xrf 1599 -attr oid 168 -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_2_0.z(0)} -attr vt d
load net {vin:rsc_2_0.z(1)} -attr vt d
load net {vin:rsc_2_0.z(2)} -attr vt d
load net {vin:rsc_2_0.z(3)} -attr vt d
load net {vin:rsc_2_0.z(4)} -attr vt d
load net {vin:rsc_2_0.z(5)} -attr vt d
load net {vin:rsc_2_0.z(6)} -attr vt d
load net {vin:rsc_2_0.z(7)} -attr vt d
load net {vin:rsc_2_0.z(8)} -attr vt d
load net {vin:rsc_2_0.z(9)} -attr vt d
load net {vin:rsc_2_0.z(10)} -attr vt d
load net {vin:rsc_2_0.z(11)} -attr vt d
load net {vin:rsc_2_0.z(12)} -attr vt d
load net {vin:rsc_2_0.z(13)} -attr vt d
load net {vin:rsc_2_0.z(14)} -attr vt d
load net {vin:rsc_2_0.z(15)} -attr vt d
load net {vin:rsc_2_0.z(16)} -attr vt d
load net {vin:rsc_2_0.z(17)} -attr vt d
load net {vin:rsc_2_0.z(18)} -attr vt d
load net {vin:rsc_2_0.z(19)} -attr vt d
load net {vin:rsc_2_0.z(20)} -attr vt d
load net {vin:rsc_2_0.z(21)} -attr vt d
load net {vin:rsc_2_0.z(22)} -attr vt d
load net {vin:rsc_2_0.z(23)} -attr vt d
load net {vin:rsc_2_0.z(24)} -attr vt d
load net {vin:rsc_2_0.z(25)} -attr vt d
load net {vin:rsc_2_0.z(26)} -attr vt d
load net {vin:rsc_2_0.z(27)} -attr vt d
load net {vin:rsc_2_0.z(28)} -attr vt d
load net {vin:rsc_2_0.z(29)} -attr vt d
load netBundle {vin:rsc_2_0.z} 30 {vin:rsc_2_0.z(0)} {vin:rsc_2_0.z(1)} {vin:rsc_2_0.z(2)} {vin:rsc_2_0.z(3)} {vin:rsc_2_0.z(4)} {vin:rsc_2_0.z(5)} {vin:rsc_2_0.z(6)} {vin:rsc_2_0.z(7)} {vin:rsc_2_0.z(8)} {vin:rsc_2_0.z(9)} {vin:rsc_2_0.z(10)} {vin:rsc_2_0.z(11)} {vin:rsc_2_0.z(12)} {vin:rsc_2_0.z(13)} {vin:rsc_2_0.z(14)} {vin:rsc_2_0.z(15)} {vin:rsc_2_0.z(16)} {vin:rsc_2_0.z(17)} {vin:rsc_2_0.z(18)} {vin:rsc_2_0.z(19)} {vin:rsc_2_0.z(20)} {vin:rsc_2_0.z(21)} {vin:rsc_2_0.z(22)} {vin:rsc_2_0.z(23)} {vin:rsc_2_0.z(24)} {vin:rsc_2_0.z(25)} {vin:rsc_2_0.z(26)} {vin:rsc_2_0.z(27)} {vin:rsc_2_0.z(28)} {vin:rsc_2_0.z(29)} -attr xrf 1600 -attr oid 169 -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(0)} -port {vin:rsc_2_0.z(0)} -attr vt d
load net {vin:rsc_2_0.z(1)} -port {vin:rsc_2_0.z(1)} -attr vt d
load net {vin:rsc_2_0.z(2)} -port {vin:rsc_2_0.z(2)} -attr vt d
load net {vin:rsc_2_0.z(3)} -port {vin:rsc_2_0.z(3)} -attr vt d
load net {vin:rsc_2_0.z(4)} -port {vin:rsc_2_0.z(4)} -attr vt d
load net {vin:rsc_2_0.z(5)} -port {vin:rsc_2_0.z(5)} -attr vt d
load net {vin:rsc_2_0.z(6)} -port {vin:rsc_2_0.z(6)} -attr vt d
load net {vin:rsc_2_0.z(7)} -port {vin:rsc_2_0.z(7)} -attr vt d
load net {vin:rsc_2_0.z(8)} -port {vin:rsc_2_0.z(8)} -attr vt d
load net {vin:rsc_2_0.z(9)} -port {vin:rsc_2_0.z(9)} -attr vt d
load net {vin:rsc_2_0.z(10)} -port {vin:rsc_2_0.z(10)} -attr vt d
load net {vin:rsc_2_0.z(11)} -port {vin:rsc_2_0.z(11)} -attr vt d
load net {vin:rsc_2_0.z(12)} -port {vin:rsc_2_0.z(12)} -attr vt d
load net {vin:rsc_2_0.z(13)} -port {vin:rsc_2_0.z(13)} -attr vt d
load net {vin:rsc_2_0.z(14)} -port {vin:rsc_2_0.z(14)} -attr vt d
load net {vin:rsc_2_0.z(15)} -port {vin:rsc_2_0.z(15)} -attr vt d
load net {vin:rsc_2_0.z(16)} -port {vin:rsc_2_0.z(16)} -attr vt d
load net {vin:rsc_2_0.z(17)} -port {vin:rsc_2_0.z(17)} -attr vt d
load net {vin:rsc_2_0.z(18)} -port {vin:rsc_2_0.z(18)} -attr vt d
load net {vin:rsc_2_0.z(19)} -port {vin:rsc_2_0.z(19)} -attr vt d
load net {vin:rsc_2_0.z(20)} -port {vin:rsc_2_0.z(20)} -attr vt d
load net {vin:rsc_2_0.z(21)} -port {vin:rsc_2_0.z(21)} -attr vt d
load net {vin:rsc_2_0.z(22)} -port {vin:rsc_2_0.z(22)} -attr vt d
load net {vin:rsc_2_0.z(23)} -port {vin:rsc_2_0.z(23)} -attr vt d
load net {vin:rsc_2_0.z(24)} -port {vin:rsc_2_0.z(24)} -attr vt d
load net {vin:rsc_2_0.z(25)} -port {vin:rsc_2_0.z(25)} -attr vt d
load net {vin:rsc_2_0.z(26)} -port {vin:rsc_2_0.z(26)} -attr vt d
load net {vin:rsc_2_0.z(27)} -port {vin:rsc_2_0.z(27)} -attr vt d
load net {vin:rsc_2_0.z(28)} -port {vin:rsc_2_0.z(28)} -attr vt d
load net {vin:rsc_2_0.z(29)} -port {vin:rsc_2_0.z(29)} -attr vt d
load netBundle {vin:rsc_2_0.z} 30 {vin:rsc_2_0.z(0)} {vin:rsc_2_0.z(1)} {vin:rsc_2_0.z(2)} {vin:rsc_2_0.z(3)} {vin:rsc_2_0.z(4)} {vin:rsc_2_0.z(5)} {vin:rsc_2_0.z(6)} {vin:rsc_2_0.z(7)} {vin:rsc_2_0.z(8)} {vin:rsc_2_0.z(9)} {vin:rsc_2_0.z(10)} {vin:rsc_2_0.z(11)} {vin:rsc_2_0.z(12)} {vin:rsc_2_0.z(13)} {vin:rsc_2_0.z(14)} {vin:rsc_2_0.z(15)} {vin:rsc_2_0.z(16)} {vin:rsc_2_0.z(17)} {vin:rsc_2_0.z(18)} {vin:rsc_2_0.z(19)} {vin:rsc_2_0.z(20)} {vin:rsc_2_0.z(21)} {vin:rsc_2_0.z(22)} {vin:rsc_2_0.z(23)} {vin:rsc_2_0.z(24)} {vin:rsc_2_0.z(25)} {vin:rsc_2_0.z(26)} {vin:rsc_2_0.z(27)} {vin:rsc_2_0.z(28)} {vin:rsc_2_0.z(29)} -attr xrf 1601 -attr oid 170 -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_3_0.z(0)} -attr vt d
load net {vin:rsc_3_0.z(1)} -attr vt d
load net {vin:rsc_3_0.z(2)} -attr vt d
load net {vin:rsc_3_0.z(3)} -attr vt d
load net {vin:rsc_3_0.z(4)} -attr vt d
load net {vin:rsc_3_0.z(5)} -attr vt d
load net {vin:rsc_3_0.z(6)} -attr vt d
load net {vin:rsc_3_0.z(7)} -attr vt d
load net {vin:rsc_3_0.z(8)} -attr vt d
load net {vin:rsc_3_0.z(9)} -attr vt d
load net {vin:rsc_3_0.z(10)} -attr vt d
load net {vin:rsc_3_0.z(11)} -attr vt d
load net {vin:rsc_3_0.z(12)} -attr vt d
load net {vin:rsc_3_0.z(13)} -attr vt d
load net {vin:rsc_3_0.z(14)} -attr vt d
load net {vin:rsc_3_0.z(15)} -attr vt d
load net {vin:rsc_3_0.z(16)} -attr vt d
load net {vin:rsc_3_0.z(17)} -attr vt d
load net {vin:rsc_3_0.z(18)} -attr vt d
load net {vin:rsc_3_0.z(19)} -attr vt d
load net {vin:rsc_3_0.z(20)} -attr vt d
load net {vin:rsc_3_0.z(21)} -attr vt d
load net {vin:rsc_3_0.z(22)} -attr vt d
load net {vin:rsc_3_0.z(23)} -attr vt d
load net {vin:rsc_3_0.z(24)} -attr vt d
load net {vin:rsc_3_0.z(25)} -attr vt d
load net {vin:rsc_3_0.z(26)} -attr vt d
load net {vin:rsc_3_0.z(27)} -attr vt d
load net {vin:rsc_3_0.z(28)} -attr vt d
load net {vin:rsc_3_0.z(29)} -attr vt d
load netBundle {vin:rsc_3_0.z} 30 {vin:rsc_3_0.z(0)} {vin:rsc_3_0.z(1)} {vin:rsc_3_0.z(2)} {vin:rsc_3_0.z(3)} {vin:rsc_3_0.z(4)} {vin:rsc_3_0.z(5)} {vin:rsc_3_0.z(6)} {vin:rsc_3_0.z(7)} {vin:rsc_3_0.z(8)} {vin:rsc_3_0.z(9)} {vin:rsc_3_0.z(10)} {vin:rsc_3_0.z(11)} {vin:rsc_3_0.z(12)} {vin:rsc_3_0.z(13)} {vin:rsc_3_0.z(14)} {vin:rsc_3_0.z(15)} {vin:rsc_3_0.z(16)} {vin:rsc_3_0.z(17)} {vin:rsc_3_0.z(18)} {vin:rsc_3_0.z(19)} {vin:rsc_3_0.z(20)} {vin:rsc_3_0.z(21)} {vin:rsc_3_0.z(22)} {vin:rsc_3_0.z(23)} {vin:rsc_3_0.z(24)} {vin:rsc_3_0.z(25)} {vin:rsc_3_0.z(26)} {vin:rsc_3_0.z(27)} {vin:rsc_3_0.z(28)} {vin:rsc_3_0.z(29)} -attr xrf 1602 -attr oid 171 -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(0)} -port {vin:rsc_3_0.z(0)} -attr vt d
load net {vin:rsc_3_0.z(1)} -port {vin:rsc_3_0.z(1)} -attr vt d
load net {vin:rsc_3_0.z(2)} -port {vin:rsc_3_0.z(2)} -attr vt d
load net {vin:rsc_3_0.z(3)} -port {vin:rsc_3_0.z(3)} -attr vt d
load net {vin:rsc_3_0.z(4)} -port {vin:rsc_3_0.z(4)} -attr vt d
load net {vin:rsc_3_0.z(5)} -port {vin:rsc_3_0.z(5)} -attr vt d
load net {vin:rsc_3_0.z(6)} -port {vin:rsc_3_0.z(6)} -attr vt d
load net {vin:rsc_3_0.z(7)} -port {vin:rsc_3_0.z(7)} -attr vt d
load net {vin:rsc_3_0.z(8)} -port {vin:rsc_3_0.z(8)} -attr vt d
load net {vin:rsc_3_0.z(9)} -port {vin:rsc_3_0.z(9)} -attr vt d
load net {vin:rsc_3_0.z(10)} -port {vin:rsc_3_0.z(10)} -attr vt d
load net {vin:rsc_3_0.z(11)} -port {vin:rsc_3_0.z(11)} -attr vt d
load net {vin:rsc_3_0.z(12)} -port {vin:rsc_3_0.z(12)} -attr vt d
load net {vin:rsc_3_0.z(13)} -port {vin:rsc_3_0.z(13)} -attr vt d
load net {vin:rsc_3_0.z(14)} -port {vin:rsc_3_0.z(14)} -attr vt d
load net {vin:rsc_3_0.z(15)} -port {vin:rsc_3_0.z(15)} -attr vt d
load net {vin:rsc_3_0.z(16)} -port {vin:rsc_3_0.z(16)} -attr vt d
load net {vin:rsc_3_0.z(17)} -port {vin:rsc_3_0.z(17)} -attr vt d
load net {vin:rsc_3_0.z(18)} -port {vin:rsc_3_0.z(18)} -attr vt d
load net {vin:rsc_3_0.z(19)} -port {vin:rsc_3_0.z(19)} -attr vt d
load net {vin:rsc_3_0.z(20)} -port {vin:rsc_3_0.z(20)} -attr vt d
load net {vin:rsc_3_0.z(21)} -port {vin:rsc_3_0.z(21)} -attr vt d
load net {vin:rsc_3_0.z(22)} -port {vin:rsc_3_0.z(22)} -attr vt d
load net {vin:rsc_3_0.z(23)} -port {vin:rsc_3_0.z(23)} -attr vt d
load net {vin:rsc_3_0.z(24)} -port {vin:rsc_3_0.z(24)} -attr vt d
load net {vin:rsc_3_0.z(25)} -port {vin:rsc_3_0.z(25)} -attr vt d
load net {vin:rsc_3_0.z(26)} -port {vin:rsc_3_0.z(26)} -attr vt d
load net {vin:rsc_3_0.z(27)} -port {vin:rsc_3_0.z(27)} -attr vt d
load net {vin:rsc_3_0.z(28)} -port {vin:rsc_3_0.z(28)} -attr vt d
load net {vin:rsc_3_0.z(29)} -port {vin:rsc_3_0.z(29)} -attr vt d
load netBundle {vin:rsc_3_0.z} 30 {vin:rsc_3_0.z(0)} {vin:rsc_3_0.z(1)} {vin:rsc_3_0.z(2)} {vin:rsc_3_0.z(3)} {vin:rsc_3_0.z(4)} {vin:rsc_3_0.z(5)} {vin:rsc_3_0.z(6)} {vin:rsc_3_0.z(7)} {vin:rsc_3_0.z(8)} {vin:rsc_3_0.z(9)} {vin:rsc_3_0.z(10)} {vin:rsc_3_0.z(11)} {vin:rsc_3_0.z(12)} {vin:rsc_3_0.z(13)} {vin:rsc_3_0.z(14)} {vin:rsc_3_0.z(15)} {vin:rsc_3_0.z(16)} {vin:rsc_3_0.z(17)} {vin:rsc_3_0.z(18)} {vin:rsc_3_0.z(19)} {vin:rsc_3_0.z(20)} {vin:rsc_3_0.z(21)} {vin:rsc_3_0.z(22)} {vin:rsc_3_0.z(23)} {vin:rsc_3_0.z(24)} {vin:rsc_3_0.z(25)} {vin:rsc_3_0.z(26)} {vin:rsc_3_0.z(27)} {vin:rsc_3_0.z(28)} {vin:rsc_3_0.z(29)} -attr xrf 1603 -attr oid 172 -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_4_0.z(0)} -attr vt d
load net {vin:rsc_4_0.z(1)} -attr vt d
load net {vin:rsc_4_0.z(2)} -attr vt d
load net {vin:rsc_4_0.z(3)} -attr vt d
load net {vin:rsc_4_0.z(4)} -attr vt d
load net {vin:rsc_4_0.z(5)} -attr vt d
load net {vin:rsc_4_0.z(6)} -attr vt d
load net {vin:rsc_4_0.z(7)} -attr vt d
load net {vin:rsc_4_0.z(8)} -attr vt d
load net {vin:rsc_4_0.z(9)} -attr vt d
load net {vin:rsc_4_0.z(10)} -attr vt d
load net {vin:rsc_4_0.z(11)} -attr vt d
load net {vin:rsc_4_0.z(12)} -attr vt d
load net {vin:rsc_4_0.z(13)} -attr vt d
load net {vin:rsc_4_0.z(14)} -attr vt d
load net {vin:rsc_4_0.z(15)} -attr vt d
load net {vin:rsc_4_0.z(16)} -attr vt d
load net {vin:rsc_4_0.z(17)} -attr vt d
load net {vin:rsc_4_0.z(18)} -attr vt d
load net {vin:rsc_4_0.z(19)} -attr vt d
load net {vin:rsc_4_0.z(20)} -attr vt d
load net {vin:rsc_4_0.z(21)} -attr vt d
load net {vin:rsc_4_0.z(22)} -attr vt d
load net {vin:rsc_4_0.z(23)} -attr vt d
load net {vin:rsc_4_0.z(24)} -attr vt d
load net {vin:rsc_4_0.z(25)} -attr vt d
load net {vin:rsc_4_0.z(26)} -attr vt d
load net {vin:rsc_4_0.z(27)} -attr vt d
load net {vin:rsc_4_0.z(28)} -attr vt d
load net {vin:rsc_4_0.z(29)} -attr vt d
load netBundle {vin:rsc_4_0.z} 30 {vin:rsc_4_0.z(0)} {vin:rsc_4_0.z(1)} {vin:rsc_4_0.z(2)} {vin:rsc_4_0.z(3)} {vin:rsc_4_0.z(4)} {vin:rsc_4_0.z(5)} {vin:rsc_4_0.z(6)} {vin:rsc_4_0.z(7)} {vin:rsc_4_0.z(8)} {vin:rsc_4_0.z(9)} {vin:rsc_4_0.z(10)} {vin:rsc_4_0.z(11)} {vin:rsc_4_0.z(12)} {vin:rsc_4_0.z(13)} {vin:rsc_4_0.z(14)} {vin:rsc_4_0.z(15)} {vin:rsc_4_0.z(16)} {vin:rsc_4_0.z(17)} {vin:rsc_4_0.z(18)} {vin:rsc_4_0.z(19)} {vin:rsc_4_0.z(20)} {vin:rsc_4_0.z(21)} {vin:rsc_4_0.z(22)} {vin:rsc_4_0.z(23)} {vin:rsc_4_0.z(24)} {vin:rsc_4_0.z(25)} {vin:rsc_4_0.z(26)} {vin:rsc_4_0.z(27)} {vin:rsc_4_0.z(28)} {vin:rsc_4_0.z(29)} -attr xrf 1604 -attr oid 173 -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(0)} -port {vin:rsc_4_0.z(0)} -attr vt d
load net {vin:rsc_4_0.z(1)} -port {vin:rsc_4_0.z(1)} -attr vt d
load net {vin:rsc_4_0.z(2)} -port {vin:rsc_4_0.z(2)} -attr vt d
load net {vin:rsc_4_0.z(3)} -port {vin:rsc_4_0.z(3)} -attr vt d
load net {vin:rsc_4_0.z(4)} -port {vin:rsc_4_0.z(4)} -attr vt d
load net {vin:rsc_4_0.z(5)} -port {vin:rsc_4_0.z(5)} -attr vt d
load net {vin:rsc_4_0.z(6)} -port {vin:rsc_4_0.z(6)} -attr vt d
load net {vin:rsc_4_0.z(7)} -port {vin:rsc_4_0.z(7)} -attr vt d
load net {vin:rsc_4_0.z(8)} -port {vin:rsc_4_0.z(8)} -attr vt d
load net {vin:rsc_4_0.z(9)} -port {vin:rsc_4_0.z(9)} -attr vt d
load net {vin:rsc_4_0.z(10)} -port {vin:rsc_4_0.z(10)} -attr vt d
load net {vin:rsc_4_0.z(11)} -port {vin:rsc_4_0.z(11)} -attr vt d
load net {vin:rsc_4_0.z(12)} -port {vin:rsc_4_0.z(12)} -attr vt d
load net {vin:rsc_4_0.z(13)} -port {vin:rsc_4_0.z(13)} -attr vt d
load net {vin:rsc_4_0.z(14)} -port {vin:rsc_4_0.z(14)} -attr vt d
load net {vin:rsc_4_0.z(15)} -port {vin:rsc_4_0.z(15)} -attr vt d
load net {vin:rsc_4_0.z(16)} -port {vin:rsc_4_0.z(16)} -attr vt d
load net {vin:rsc_4_0.z(17)} -port {vin:rsc_4_0.z(17)} -attr vt d
load net {vin:rsc_4_0.z(18)} -port {vin:rsc_4_0.z(18)} -attr vt d
load net {vin:rsc_4_0.z(19)} -port {vin:rsc_4_0.z(19)} -attr vt d
load net {vin:rsc_4_0.z(20)} -port {vin:rsc_4_0.z(20)} -attr vt d
load net {vin:rsc_4_0.z(21)} -port {vin:rsc_4_0.z(21)} -attr vt d
load net {vin:rsc_4_0.z(22)} -port {vin:rsc_4_0.z(22)} -attr vt d
load net {vin:rsc_4_0.z(23)} -port {vin:rsc_4_0.z(23)} -attr vt d
load net {vin:rsc_4_0.z(24)} -port {vin:rsc_4_0.z(24)} -attr vt d
load net {vin:rsc_4_0.z(25)} -port {vin:rsc_4_0.z(25)} -attr vt d
load net {vin:rsc_4_0.z(26)} -port {vin:rsc_4_0.z(26)} -attr vt d
load net {vin:rsc_4_0.z(27)} -port {vin:rsc_4_0.z(27)} -attr vt d
load net {vin:rsc_4_0.z(28)} -port {vin:rsc_4_0.z(28)} -attr vt d
load net {vin:rsc_4_0.z(29)} -port {vin:rsc_4_0.z(29)} -attr vt d
load netBundle {vin:rsc_4_0.z} 30 {vin:rsc_4_0.z(0)} {vin:rsc_4_0.z(1)} {vin:rsc_4_0.z(2)} {vin:rsc_4_0.z(3)} {vin:rsc_4_0.z(4)} {vin:rsc_4_0.z(5)} {vin:rsc_4_0.z(6)} {vin:rsc_4_0.z(7)} {vin:rsc_4_0.z(8)} {vin:rsc_4_0.z(9)} {vin:rsc_4_0.z(10)} {vin:rsc_4_0.z(11)} {vin:rsc_4_0.z(12)} {vin:rsc_4_0.z(13)} {vin:rsc_4_0.z(14)} {vin:rsc_4_0.z(15)} {vin:rsc_4_0.z(16)} {vin:rsc_4_0.z(17)} {vin:rsc_4_0.z(18)} {vin:rsc_4_0.z(19)} {vin:rsc_4_0.z(20)} {vin:rsc_4_0.z(21)} {vin:rsc_4_0.z(22)} {vin:rsc_4_0.z(23)} {vin:rsc_4_0.z(24)} {vin:rsc_4_0.z(25)} {vin:rsc_4_0.z(26)} {vin:rsc_4_0.z(27)} {vin:rsc_4_0.z(28)} {vin:rsc_4_0.z(29)} -attr xrf 1605 -attr oid 174 -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load net {vout:rsc.z(10)} -attr vt d
load net {vout:rsc.z(11)} -attr vt d
load net {vout:rsc.z(12)} -attr vt d
load net {vout:rsc.z(13)} -attr vt d
load net {vout:rsc.z(14)} -attr vt d
load net {vout:rsc.z(15)} -attr vt d
load net {vout:rsc.z(16)} -attr vt d
load net {vout:rsc.z(17)} -attr vt d
load net {vout:rsc.z(18)} -attr vt d
load net {vout:rsc.z(19)} -attr vt d
load net {vout:rsc.z(20)} -attr vt d
load net {vout:rsc.z(21)} -attr vt d
load net {vout:rsc.z(22)} -attr vt d
load net {vout:rsc.z(23)} -attr vt d
load net {vout:rsc.z(24)} -attr vt d
load net {vout:rsc.z(25)} -attr vt d
load net {vout:rsc.z(26)} -attr vt d
load net {vout:rsc.z(27)} -attr vt d
load net {vout:rsc.z(28)} -attr vt d
load net {vout:rsc.z(29)} -attr vt d
load netBundle {vout:rsc.z} 30 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} {vout:rsc.z(10)} {vout:rsc.z(11)} {vout:rsc.z(12)} {vout:rsc.z(13)} {vout:rsc.z(14)} {vout:rsc.z(15)} {vout:rsc.z(16)} {vout:rsc.z(17)} {vout:rsc.z(18)} {vout:rsc.z(19)} {vout:rsc.z(20)} {vout:rsc.z(21)} {vout:rsc.z(22)} {vout:rsc.z(23)} {vout:rsc.z(24)} {vout:rsc.z(25)} {vout:rsc.z(26)} {vout:rsc.z(27)} {vout:rsc.z(28)} {vout:rsc.z(29)} -attr xrf 1606 -attr oid 175 -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -port {vout:rsc.z(10)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -port {vout:rsc.z(11)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -port {vout:rsc.z(12)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -port {vout:rsc.z(13)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -port {vout:rsc.z(14)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -port {vout:rsc.z(15)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -port {vout:rsc.z(16)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -port {vout:rsc.z(17)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -port {vout:rsc.z(18)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -port {vout:rsc.z(19)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -port {vout:rsc.z(20)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -port {vout:rsc.z(21)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -port {vout:rsc.z(22)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -port {vout:rsc.z(23)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -port {vout:rsc.z(24)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -port {vout:rsc.z(25)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -port {vout:rsc.z(26)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -port {vout:rsc.z(27)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -port {vout:rsc.z(28)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -port {vout:rsc.z(29)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {clk} -attr xrf 1607 -attr oid 176
load net {clk} -port {clk} -attr xrf 1608 -attr oid 177
load net {en} -attr xrf 1609 -attr oid 178
load net {en} -port {en} -attr xrf 1610 -attr oid 179
load net {arst_n} -attr xrf 1611 -attr oid 180
load net {arst_n} -port {arst_n} -attr xrf 1612 -attr oid 181
load inst "diff_detect:core:inst" "diff_detect:core" "orig" -attr xrf 1613 -attr oid 182 -attr vt dc -attr @path {/diff_detect/diff_detect:core:inst} -attr area 523.082994 -attr delay 5.624649 -attr hier "/diff_detect/diff_detect:core" -pg 1 -lvl 3
load net {clk} -pin  "diff_detect:core:inst" {clk#1} -attr xrf 1614 -attr oid 183 -attr @path {/diff_detect/clk}
load net {en} -pin  "diff_detect:core:inst" {en#1} -attr xrf 1615 -attr oid 184 -attr @path {/diff_detect/en}
load net {arst_n} -pin  "diff_detect:core:inst" {arst_n#1} -attr xrf 1616 -attr oid 185 -attr @path {/diff_detect/arst_n}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "diff_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(0)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(0)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(1)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(1)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(2)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(2)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(3)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(3)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(4)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(4)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(5)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(5)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(6)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(6)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(7)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(7)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(8)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(8)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(9)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(9)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(10)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(10)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(11)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(11)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(12)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(12)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(13)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(13)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(14)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(14)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(15)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(15)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(16)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(16)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(17)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(17)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(18)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(18)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(19)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(19)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(20)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(20)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(21)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(21)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(22)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(22)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(23)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(23)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(24)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(24)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(25)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(25)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(26)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(26)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(27)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(27)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(28)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(28)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(29)} -pin  "diff_detect:core:inst" {vin:rsc_0_0:mgc_in_wire.d(29)} -attr vt dc -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" -attr xrf 1617 -attr oid 186 -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,30)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "vout:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "vout:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "vout:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "vout:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "vout:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "vout:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "vout:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "vout:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "vout:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "vout:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "vout:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "vout:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "vout:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "vout:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "vout:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "vout:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "vout:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "vout:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "vout:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "vout:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/diff_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -pin  "vout:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -pin  "vout:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -pin  "vout:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -pin  "vout:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -pin  "vout:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -pin  "vout:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -pin  "vout:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -pin  "vout:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -pin  "vout:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -pin  "vout:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -pin  "vout:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -pin  "vout:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -pin  "vout:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -pin  "vout:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -pin  "vout:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -pin  "vout:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -pin  "vout:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -pin  "vout:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -pin  "vout:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -pin  "vout:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/diff_detect/vout:rsc.z}
load inst "vin:rsc_0_0:mgc_in_wire" "mgc_ioport.mgc_in_wire(4,30)" "INTERFACE" -attr xrf 1618 -attr oid 187 -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(4,30)" -pg 1 -lvl 1
load net {vin:rsc_0_0:mgc_in_wire.d#1(0)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(1)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(2)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(3)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(4)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(5)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(6)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(7)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(8)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(9)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(10)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(11)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(12)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(13)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(14)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(15)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(16)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(17)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(18)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(19)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(20)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(21)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(22)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(23)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(24)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(25)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(26)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(27)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(28)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0:mgc_in_wire.d#1(29)} -pin  "vin:rsc_0_0:mgc_in_wire" {d(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0:mgc_in_wire.d}
load net {vin:rsc_0_0.z(0)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(1)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(2)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(3)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(4)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(5)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(6)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(7)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(8)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(9)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(10)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(11)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(12)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(13)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(14)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(15)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(16)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(17)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(18)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(19)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(20)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(21)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(22)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(23)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(24)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(25)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(26)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(27)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(28)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load net {vin:rsc_0_0.z(29)} -pin  "vin:rsc_0_0:mgc_in_wire" {z(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_0_0.z}
load inst "vin:rsc_1_0:mgc_in_wire" "mgc_ioport.mgc_in_wire(5,30)" "INTERFACE" -attr xrf 1619 -attr oid 188 -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(5,30)" -pg 1 -lvl 1
load net {vin:rsc_1_0:mgc_in_wire.d(0)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(1)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(2)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(3)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(4)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(5)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(6)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(7)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(8)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(9)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(10)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(11)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(12)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(13)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(14)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(15)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(16)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(17)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(18)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(19)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(20)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(21)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(22)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(23)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(24)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(25)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(26)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(27)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(28)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0:mgc_in_wire.d(29)} -pin  "vin:rsc_1_0:mgc_in_wire" {d(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0:mgc_in_wire.d}
load net {vin:rsc_1_0.z(0)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(1)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(2)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(3)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(4)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(5)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(6)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(7)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(8)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(9)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(10)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(11)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(12)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(13)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(14)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(15)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(16)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(17)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(18)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(19)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(20)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(21)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(22)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(23)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(24)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(25)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(26)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(27)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(28)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load net {vin:rsc_1_0.z(29)} -pin  "vin:rsc_1_0:mgc_in_wire" {z(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_1_0.z}
load inst "vin:rsc_2_0:mgc_in_wire" "mgc_ioport.mgc_in_wire(6,30)" "INTERFACE" -attr xrf 1620 -attr oid 189 -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(6,30)" -pg 1 -lvl 1
load net {vin:rsc_2_0:mgc_in_wire.d(0)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(1)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(2)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(3)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(4)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(5)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(6)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(7)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(8)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(9)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(10)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(11)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(12)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(13)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(14)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(15)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(16)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(17)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(18)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(19)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(20)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(21)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(22)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(23)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(24)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(25)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(26)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(27)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(28)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0:mgc_in_wire.d(29)} -pin  "vin:rsc_2_0:mgc_in_wire" {d(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0:mgc_in_wire.d}
load net {vin:rsc_2_0.z(0)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(1)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(2)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(3)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(4)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(5)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(6)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(7)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(8)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(9)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(10)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(11)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(12)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(13)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(14)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(15)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(16)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(17)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(18)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(19)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(20)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(21)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(22)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(23)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(24)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(25)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(26)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(27)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(28)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load net {vin:rsc_2_0.z(29)} -pin  "vin:rsc_2_0:mgc_in_wire" {z(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_2_0.z}
load inst "vin:rsc_3_0:mgc_in_wire" "mgc_ioport.mgc_in_wire(7,30)" "INTERFACE" -attr xrf 1621 -attr oid 190 -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(7,30)" -pg 1 -lvl 1
load net {vin:rsc_3_0:mgc_in_wire.d(0)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(1)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(2)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(3)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(4)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(5)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(6)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(7)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(8)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(9)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(10)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(11)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(12)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(13)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(14)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(15)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(16)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(17)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(18)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(19)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(20)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(21)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(22)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(23)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(24)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(25)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(26)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(27)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(28)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0:mgc_in_wire.d(29)} -pin  "vin:rsc_3_0:mgc_in_wire" {d(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0:mgc_in_wire.d}
load net {vin:rsc_3_0.z(0)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(1)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(2)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(3)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(4)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(5)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(6)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(7)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(8)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(9)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(10)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(11)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(12)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(13)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(14)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(15)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(16)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(17)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(18)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(19)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(20)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(21)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(22)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(23)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(24)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(25)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(26)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(27)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(28)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load net {vin:rsc_3_0.z(29)} -pin  "vin:rsc_3_0:mgc_in_wire" {z(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_3_0.z}
load inst "vin:rsc_4_0:mgc_in_wire" "mgc_ioport.mgc_in_wire(8,30)" "INTERFACE" -attr xrf 1622 -attr oid 191 -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(8,30)" -pg 1 -lvl 1
load net {vin:rsc_4_0:mgc_in_wire.d(0)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(1)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(2)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(3)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(4)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(5)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(6)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(7)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(8)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(9)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(10)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(11)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(12)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(13)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(14)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(15)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(16)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(17)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(18)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(19)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(20)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(21)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(22)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(23)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(24)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(25)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(26)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(27)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(28)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0:mgc_in_wire.d(29)} -pin  "vin:rsc_4_0:mgc_in_wire" {d(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0:mgc_in_wire.d}
load net {vin:rsc_4_0.z(0)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(0)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(1)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(1)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(2)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(2)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(3)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(3)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(4)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(4)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(5)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(5)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(6)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(6)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(7)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(7)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(8)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(8)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(9)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(9)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(10)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(10)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(11)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(11)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(12)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(12)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(13)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(13)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(14)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(14)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(15)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(15)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(16)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(16)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(17)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(17)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(18)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(18)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(19)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(19)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(20)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(20)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(21)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(21)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(22)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(22)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(23)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(23)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(24)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(24)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(25)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(25)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(26)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(26)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(27)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(27)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(28)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(28)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
load net {vin:rsc_4_0.z(29)} -pin  "vin:rsc_4_0:mgc_in_wire" {z(29)} -attr vt d -attr @path {/diff_detect/vin:rsc_4_0.z}
### END MODULE 

