ARM GAS  /tmp/ccFBws2i.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB144:
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** 
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** 
  28:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32h7xx_hal_msp.c **** 
  31:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccFBws2i.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** 
  33:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32h7xx_hal_msp.c **** 
  36:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32h7xx_hal_msp.c **** 
  38:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32h7xx_hal_msp.c **** 
  41:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32h7xx_hal_msp.c **** 
  43:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h7xx_hal_msp.c **** 
  46:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32h7xx_hal_msp.c **** 
  48:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h7xx_hal_msp.c **** 
  51:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h7xx_hal_msp.c **** 
  53:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32h7xx_hal_msp.c **** 
  56:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32h7xx_hal_msp.c **** 
  58:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32h7xx_hal_msp.c **** 
  60:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32h7xx_hal_msp.c **** /**
  62:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32h7xx_hal_msp.c ****   */
  64:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32h7xx_hal_msp.c **** 
  68:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39              		.loc 1 70 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 70 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
ARM GAS  /tmp/ccFBws2i.s 			page 3


  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 70 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 77 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE144:
  65              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_ETH_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	HAL_ETH_MspInit:
  73              	.LVL0:
  74              	.LFB145:
  78:Core/Src/stm32h7xx_hal_msp.c **** 
  79:Core/Src/stm32h7xx_hal_msp.c **** /**
  80:Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP Initialization
  81:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
  83:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32h7xx_hal_msp.c **** */
  85:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
  86:Core/Src/stm32h7xx_hal_msp.c **** {
  75              		.loc 1 86 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 48
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		.loc 1 86 1 is_stmt 0 view .LVU9
  80 0000 70B5     		push	{r4, r5, r6, lr}
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 16
  83              		.cfi_offset 4, -16
  84              		.cfi_offset 5, -12
  85              		.cfi_offset 6, -8
  86              		.cfi_offset 14, -4
  87 0002 8CB0     		sub	sp, sp, #48
  88              	.LCFI3:
ARM GAS  /tmp/ccFBws2i.s 			page 4


  89              		.cfi_def_cfa_offset 64
  87:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  90              		.loc 1 87 3 is_stmt 1 view .LVU10
  91              		.loc 1 87 20 is_stmt 0 view .LVU11
  92 0004 0023     		movs	r3, #0
  93 0006 0793     		str	r3, [sp, #28]
  94 0008 0893     		str	r3, [sp, #32]
  95 000a 0993     		str	r3, [sp, #36]
  96 000c 0A93     		str	r3, [sp, #40]
  97 000e 0B93     		str	r3, [sp, #44]
  88:Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
  98              		.loc 1 88 3 is_stmt 1 view .LVU12
  99              		.loc 1 88 10 is_stmt 0 view .LVU13
 100 0010 0268     		ldr	r2, [r0]
 101              		.loc 1 88 5 view .LVU14
 102 0012 434B     		ldr	r3, .L9
 103 0014 9A42     		cmp	r2, r3
 104 0016 01D0     		beq	.L8
 105              	.LVL1:
 106              	.L5:
  89:Core/Src/stm32h7xx_hal_msp.c ****   {
  90:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
  91:Core/Src/stm32h7xx_hal_msp.c **** 
  92:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
  93:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_ENABLE();
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
  97:Core/Src/stm32h7xx_hal_msp.c **** 
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 102:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 103:Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 104:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 105:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 106:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 107:Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 108:Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 109:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 110:Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 111:Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 112:Core/Src/stm32h7xx_hal_msp.c ****     */
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 114:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 117:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 118:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 119:Core/Src/stm32h7xx_hal_msp.c **** 
 120:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 124:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 125:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccFBws2i.s 			page 5


 126:Core/Src/stm32h7xx_hal_msp.c **** 
 127:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 128:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 129:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 130:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 131:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 132:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 133:Core/Src/stm32h7xx_hal_msp.c **** 
 134:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 135:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 137:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 139:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 140:Core/Src/stm32h7xx_hal_msp.c **** 
 141:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 142:Core/Src/stm32h7xx_hal_msp.c **** 
 143:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 144:Core/Src/stm32h7xx_hal_msp.c ****   }
 145:Core/Src/stm32h7xx_hal_msp.c **** 
 146:Core/Src/stm32h7xx_hal_msp.c **** }
 107              		.loc 1 146 1 view .LVU15
 108 0018 0CB0     		add	sp, sp, #48
 109              	.LCFI4:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 16
 112              		@ sp needed
 113 001a 70BD     		pop	{r4, r5, r6, pc}
 114              	.LVL2:
 115              	.L8:
 116              	.LCFI5:
 117              		.cfi_restore_state
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 118              		.loc 1 94 5 is_stmt 1 view .LVU16
 119              	.LBB3:
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 120              		.loc 1 94 5 view .LVU17
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 121              		.loc 1 94 5 view .LVU18
 122 001c 414B     		ldr	r3, .L9+4
 123 001e D3F8D820 		ldr	r2, [r3, #216]
 124 0022 42F40042 		orr	r2, r2, #32768
 125 0026 C3F8D820 		str	r2, [r3, #216]
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 126              		.loc 1 94 5 view .LVU19
 127 002a D3F8D820 		ldr	r2, [r3, #216]
 128 002e 02F40042 		and	r2, r2, #32768
 129 0032 0092     		str	r2, [sp]
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 130              		.loc 1 94 5 view .LVU20
 131 0034 009A     		ldr	r2, [sp]
 132              	.LBE3:
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 133              		.loc 1 94 5 view .LVU21
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 134              		.loc 1 95 5 view .LVU22
 135              	.LBB4:
ARM GAS  /tmp/ccFBws2i.s 			page 6


  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 136              		.loc 1 95 5 view .LVU23
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 137              		.loc 1 95 5 view .LVU24
 138 0036 D3F8D820 		ldr	r2, [r3, #216]
 139 003a 42F48032 		orr	r2, r2, #65536
 140 003e C3F8D820 		str	r2, [r3, #216]
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 141              		.loc 1 95 5 view .LVU25
 142 0042 D3F8D820 		ldr	r2, [r3, #216]
 143 0046 02F48032 		and	r2, r2, #65536
 144 004a 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 145              		.loc 1 95 5 view .LVU26
 146 004c 019A     		ldr	r2, [sp, #4]
 147              	.LBE4:
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 148              		.loc 1 95 5 view .LVU27
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 149              		.loc 1 96 5 view .LVU28
 150              	.LBB5:
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 151              		.loc 1 96 5 view .LVU29
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 152              		.loc 1 96 5 view .LVU30
 153 004e D3F8D820 		ldr	r2, [r3, #216]
 154 0052 42F40032 		orr	r2, r2, #131072
 155 0056 C3F8D820 		str	r2, [r3, #216]
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 156              		.loc 1 96 5 view .LVU31
 157 005a D3F8D820 		ldr	r2, [r3, #216]
 158 005e 02F40032 		and	r2, r2, #131072
 159 0062 0292     		str	r2, [sp, #8]
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 160              		.loc 1 96 5 view .LVU32
 161 0064 029A     		ldr	r2, [sp, #8]
 162              	.LBE5:
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 163              		.loc 1 96 5 view .LVU33
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 98 5 view .LVU34
 165              	.LBB6:
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 166              		.loc 1 98 5 view .LVU35
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 167              		.loc 1 98 5 view .LVU36
 168 0066 D3F8E020 		ldr	r2, [r3, #224]
 169 006a 42F00402 		orr	r2, r2, #4
 170 006e C3F8E020 		str	r2, [r3, #224]
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 98 5 view .LVU37
 172 0072 D3F8E020 		ldr	r2, [r3, #224]
 173 0076 02F00402 		and	r2, r2, #4
 174 007a 0392     		str	r2, [sp, #12]
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 175              		.loc 1 98 5 view .LVU38
 176 007c 039A     		ldr	r2, [sp, #12]
ARM GAS  /tmp/ccFBws2i.s 			page 7


 177              	.LBE6:
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 178              		.loc 1 98 5 view .LVU39
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 99 5 view .LVU40
 180              	.LBB7:
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 99 5 view .LVU41
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 182              		.loc 1 99 5 view .LVU42
 183 007e D3F8E020 		ldr	r2, [r3, #224]
 184 0082 42F00102 		orr	r2, r2, #1
 185 0086 C3F8E020 		str	r2, [r3, #224]
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 186              		.loc 1 99 5 view .LVU43
 187 008a D3F8E020 		ldr	r2, [r3, #224]
 188 008e 02F00102 		and	r2, r2, #1
 189 0092 0492     		str	r2, [sp, #16]
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 99 5 view .LVU44
 191 0094 049A     		ldr	r2, [sp, #16]
 192              	.LBE7:
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 193              		.loc 1 99 5 view .LVU45
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 194              		.loc 1 100 5 view .LVU46
 195              	.LBB8:
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 196              		.loc 1 100 5 view .LVU47
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 197              		.loc 1 100 5 view .LVU48
 198 0096 D3F8E020 		ldr	r2, [r3, #224]
 199 009a 42F00202 		orr	r2, r2, #2
 200 009e C3F8E020 		str	r2, [r3, #224]
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 201              		.loc 1 100 5 view .LVU49
 202 00a2 D3F8E020 		ldr	r2, [r3, #224]
 203 00a6 02F00202 		and	r2, r2, #2
 204 00aa 0592     		str	r2, [sp, #20]
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 205              		.loc 1 100 5 view .LVU50
 206 00ac 059A     		ldr	r2, [sp, #20]
 207              	.LBE8:
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 208              		.loc 1 100 5 view .LVU51
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 209              		.loc 1 101 5 view .LVU52
 210              	.LBB9:
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 211              		.loc 1 101 5 view .LVU53
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 212              		.loc 1 101 5 view .LVU54
 213 00ae D3F8E020 		ldr	r2, [r3, #224]
 214 00b2 42F04002 		orr	r2, r2, #64
 215 00b6 C3F8E020 		str	r2, [r3, #224]
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 216              		.loc 1 101 5 view .LVU55
ARM GAS  /tmp/ccFBws2i.s 			page 8


 217 00ba D3F8E030 		ldr	r3, [r3, #224]
 218 00be 03F04003 		and	r3, r3, #64
 219 00c2 0693     		str	r3, [sp, #24]
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 220              		.loc 1 101 5 view .LVU56
 221 00c4 069B     		ldr	r3, [sp, #24]
 222              	.LBE9:
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 223              		.loc 1 101 5 view .LVU57
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 224              		.loc 1 113 5 view .LVU58
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 225              		.loc 1 113 25 is_stmt 0 view .LVU59
 226 00c6 3223     		movs	r3, #50
 227 00c8 0793     		str	r3, [sp, #28]
 114:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228              		.loc 1 114 5 is_stmt 1 view .LVU60
 114:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 229              		.loc 1 114 26 is_stmt 0 view .LVU61
 230 00ca 0226     		movs	r6, #2
 231 00cc 0896     		str	r6, [sp, #32]
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232              		.loc 1 115 5 is_stmt 1 view .LVU62
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 233              		.loc 1 116 5 view .LVU63
 117:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 234              		.loc 1 117 5 view .LVU64
 117:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 235              		.loc 1 117 31 is_stmt 0 view .LVU65
 236 00ce 0B25     		movs	r5, #11
 237 00d0 0B95     		str	r5, [sp, #44]
 118:Core/Src/stm32h7xx_hal_msp.c **** 
 238              		.loc 1 118 5 is_stmt 1 view .LVU66
 239 00d2 07A9     		add	r1, sp, #28
 240 00d4 1448     		ldr	r0, .L9+8
 241              	.LVL3:
 118:Core/Src/stm32h7xx_hal_msp.c **** 
 242              		.loc 1 118 5 is_stmt 0 view .LVU67
 243 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL4:
 120:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245              		.loc 1 120 5 is_stmt 1 view .LVU68
 120:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 120 25 is_stmt 0 view .LVU69
 247 00da 8623     		movs	r3, #134
 248 00dc 0793     		str	r3, [sp, #28]
 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249              		.loc 1 121 5 is_stmt 1 view .LVU70
 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 121 26 is_stmt 0 view .LVU71
 251 00de 0896     		str	r6, [sp, #32]
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 252              		.loc 1 122 5 is_stmt 1 view .LVU72
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 122 26 is_stmt 0 view .LVU73
 254 00e0 0024     		movs	r4, #0
 255 00e2 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/ccFBws2i.s 			page 9


 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 256              		.loc 1 123 5 is_stmt 1 view .LVU74
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 257              		.loc 1 123 27 is_stmt 0 view .LVU75
 258 00e4 0A94     		str	r4, [sp, #40]
 124:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259              		.loc 1 124 5 is_stmt 1 view .LVU76
 124:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 260              		.loc 1 124 31 is_stmt 0 view .LVU77
 261 00e6 0B95     		str	r5, [sp, #44]
 125:Core/Src/stm32h7xx_hal_msp.c **** 
 262              		.loc 1 125 5 is_stmt 1 view .LVU78
 263 00e8 07A9     		add	r1, sp, #28
 264 00ea 1048     		ldr	r0, .L9+12
 265 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 266              	.LVL5:
 127:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 267              		.loc 1 127 5 view .LVU79
 127:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268              		.loc 1 127 25 is_stmt 0 view .LVU80
 269 00f0 4FF40053 		mov	r3, #8192
 270 00f4 0793     		str	r3, [sp, #28]
 128:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 271              		.loc 1 128 5 is_stmt 1 view .LVU81
 128:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 272              		.loc 1 128 26 is_stmt 0 view .LVU82
 273 00f6 0896     		str	r6, [sp, #32]
 129:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 274              		.loc 1 129 5 is_stmt 1 view .LVU83
 129:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 275              		.loc 1 129 26 is_stmt 0 view .LVU84
 276 00f8 0994     		str	r4, [sp, #36]
 130:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 277              		.loc 1 130 5 is_stmt 1 view .LVU85
 130:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 278              		.loc 1 130 27 is_stmt 0 view .LVU86
 279 00fa 0A94     		str	r4, [sp, #40]
 131:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 280              		.loc 1 131 5 is_stmt 1 view .LVU87
 131:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 281              		.loc 1 131 31 is_stmt 0 view .LVU88
 282 00fc 0B95     		str	r5, [sp, #44]
 132:Core/Src/stm32h7xx_hal_msp.c **** 
 283              		.loc 1 132 5 is_stmt 1 view .LVU89
 284 00fe 07A9     		add	r1, sp, #28
 285 0100 0B48     		ldr	r0, .L9+16
 286 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 287              	.LVL6:
 134:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 288              		.loc 1 134 5 view .LVU90
 134:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289              		.loc 1 134 25 is_stmt 0 view .LVU91
 290 0106 4FF42053 		mov	r3, #10240
 291 010a 0793     		str	r3, [sp, #28]
 135:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 292              		.loc 1 135 5 is_stmt 1 view .LVU92
 135:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccFBws2i.s 			page 10


 293              		.loc 1 135 26 is_stmt 0 view .LVU93
 294 010c 0896     		str	r6, [sp, #32]
 136:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 295              		.loc 1 136 5 is_stmt 1 view .LVU94
 136:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 296              		.loc 1 136 26 is_stmt 0 view .LVU95
 297 010e 0994     		str	r4, [sp, #36]
 137:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 298              		.loc 1 137 5 is_stmt 1 view .LVU96
 137:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 299              		.loc 1 137 27 is_stmt 0 view .LVU97
 300 0110 0A94     		str	r4, [sp, #40]
 138:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 301              		.loc 1 138 5 is_stmt 1 view .LVU98
 138:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 302              		.loc 1 138 31 is_stmt 0 view .LVU99
 303 0112 0B95     		str	r5, [sp, #44]
 139:Core/Src/stm32h7xx_hal_msp.c **** 
 304              		.loc 1 139 5 is_stmt 1 view .LVU100
 305 0114 07A9     		add	r1, sp, #28
 306 0116 0748     		ldr	r0, .L9+20
 307 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL7:
 309              		.loc 1 146 1 is_stmt 0 view .LVU101
 310 011c 7CE7     		b	.L5
 311              	.L10:
 312 011e 00BF     		.align	2
 313              	.L9:
 314 0120 00800240 		.word	1073905664
 315 0124 00440258 		.word	1476543488
 316 0128 00080258 		.word	1476528128
 317 012c 00000258 		.word	1476526080
 318 0130 00040258 		.word	1476527104
 319 0134 00180258 		.word	1476532224
 320              		.cfi_endproc
 321              	.LFE145:
 323              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 324              		.align	1
 325              		.global	HAL_ETH_MspDeInit
 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
 330              	HAL_ETH_MspDeInit:
 331              	.LVL8:
 332              	.LFB146:
 147:Core/Src/stm32h7xx_hal_msp.c **** 
 148:Core/Src/stm32h7xx_hal_msp.c **** /**
 149:Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 150:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 151:Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
 152:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 153:Core/Src/stm32h7xx_hal_msp.c **** */
 154:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
 155:Core/Src/stm32h7xx_hal_msp.c **** {
 333              		.loc 1 155 1 is_stmt 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccFBws2i.s 			page 11


 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		.loc 1 155 1 is_stmt 0 view .LVU103
 338 0000 08B5     		push	{r3, lr}
 339              	.LCFI6:
 340              		.cfi_def_cfa_offset 8
 341              		.cfi_offset 3, -8
 342              		.cfi_offset 14, -4
 156:Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
 343              		.loc 1 156 3 is_stmt 1 view .LVU104
 344              		.loc 1 156 10 is_stmt 0 view .LVU105
 345 0002 0268     		ldr	r2, [r0]
 346              		.loc 1 156 5 view .LVU106
 347 0004 144B     		ldr	r3, .L15
 348 0006 9A42     		cmp	r2, r3
 349 0008 00D0     		beq	.L14
 350              	.LVL9:
 351              	.L11:
 157:Core/Src/stm32h7xx_hal_msp.c ****   {
 158:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 159:Core/Src/stm32h7xx_hal_msp.c **** 
 160:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 161:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 162:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_DISABLE();
 163:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 164:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 165:Core/Src/stm32h7xx_hal_msp.c **** 
 166:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 167:Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 168:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 169:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 170:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 171:Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 172:Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 173:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 174:Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 175:Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 176:Core/Src/stm32h7xx_hal_msp.c ****     */
 177:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin);
 178:Core/Src/stm32h7xx_hal_msp.c **** 
 179:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin);
 180:Core/Src/stm32h7xx_hal_msp.c **** 
 181:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(RMII_TXD1_GPIO_Port, RMII_TXD1_Pin);
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 183:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, RMII_TX_EN_Pin|RMII_TXD0_Pin);
 184:Core/Src/stm32h7xx_hal_msp.c **** 
 185:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 186:Core/Src/stm32h7xx_hal_msp.c **** 
 187:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 188:Core/Src/stm32h7xx_hal_msp.c ****   }
 189:Core/Src/stm32h7xx_hal_msp.c **** 
 190:Core/Src/stm32h7xx_hal_msp.c **** }
 352              		.loc 1 190 1 view .LVU107
 353 000a 08BD     		pop	{r3, pc}
 354              	.LVL10:
 355              	.L14:
 162:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 356              		.loc 1 162 5 is_stmt 1 view .LVU108
ARM GAS  /tmp/ccFBws2i.s 			page 12


 357 000c 134B     		ldr	r3, .L15+4
 358 000e D3F8D820 		ldr	r2, [r3, #216]
 359 0012 22F40042 		bic	r2, r2, #32768
 360 0016 C3F8D820 		str	r2, [r3, #216]
 163:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 361              		.loc 1 163 5 view .LVU109
 362 001a D3F8D820 		ldr	r2, [r3, #216]
 363 001e 22F48032 		bic	r2, r2, #65536
 364 0022 C3F8D820 		str	r2, [r3, #216]
 164:Core/Src/stm32h7xx_hal_msp.c **** 
 365              		.loc 1 164 5 view .LVU110
 366 0026 D3F8D820 		ldr	r2, [r3, #216]
 367 002a 22F40032 		bic	r2, r2, #131072
 368 002e C3F8D820 		str	r2, [r3, #216]
 177:Core/Src/stm32h7xx_hal_msp.c **** 
 369              		.loc 1 177 5 view .LVU111
 370 0032 3221     		movs	r1, #50
 371 0034 0A48     		ldr	r0, .L15+8
 372              	.LVL11:
 177:Core/Src/stm32h7xx_hal_msp.c **** 
 373              		.loc 1 177 5 is_stmt 0 view .LVU112
 374 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 375              	.LVL12:
 179:Core/Src/stm32h7xx_hal_msp.c **** 
 376              		.loc 1 179 5 is_stmt 1 view .LVU113
 377 003a 8621     		movs	r1, #134
 378 003c 0948     		ldr	r0, .L15+12
 379 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 380              	.LVL13:
 181:Core/Src/stm32h7xx_hal_msp.c **** 
 381              		.loc 1 181 5 view .LVU114
 382 0042 4FF40051 		mov	r1, #8192
 383 0046 0848     		ldr	r0, .L15+16
 384 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 385              	.LVL14:
 183:Core/Src/stm32h7xx_hal_msp.c **** 
 386              		.loc 1 183 5 view .LVU115
 387 004c 4FF42051 		mov	r1, #10240
 388 0050 0648     		ldr	r0, .L15+20
 389 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 390              	.LVL15:
 391              		.loc 1 190 1 is_stmt 0 view .LVU116
 392 0056 D8E7     		b	.L11
 393              	.L16:
 394              		.align	2
 395              	.L15:
 396 0058 00800240 		.word	1073905664
 397 005c 00440258 		.word	1476543488
 398 0060 00080258 		.word	1476528128
 399 0064 00000258 		.word	1476526080
 400 0068 00040258 		.word	1476527104
 401 006c 00180258 		.word	1476532224
 402              		.cfi_endproc
 403              	.LFE146:
 405              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 406              		.align	1
 407              		.global	HAL_UART_MspInit
ARM GAS  /tmp/ccFBws2i.s 			page 13


 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	HAL_UART_MspInit:
 413              	.LVL16:
 414              	.LFB147:
 191:Core/Src/stm32h7xx_hal_msp.c **** 
 192:Core/Src/stm32h7xx_hal_msp.c **** /**
 193:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 194:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 195:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 196:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 197:Core/Src/stm32h7xx_hal_msp.c **** */
 198:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 199:Core/Src/stm32h7xx_hal_msp.c **** {
 415              		.loc 1 199 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 216
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		.loc 1 199 1 is_stmt 0 view .LVU118
 420 0000 10B5     		push	{r4, lr}
 421              	.LCFI7:
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 4, -8
 424              		.cfi_offset 14, -4
 425 0002 B6B0     		sub	sp, sp, #216
 426              	.LCFI8:
 427              		.cfi_def_cfa_offset 224
 428 0004 0446     		mov	r4, r0
 200:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 429              		.loc 1 200 3 is_stmt 1 view .LVU119
 430              		.loc 1 200 20 is_stmt 0 view .LVU120
 431 0006 0021     		movs	r1, #0
 432 0008 3191     		str	r1, [sp, #196]
 433 000a 3291     		str	r1, [sp, #200]
 434 000c 3391     		str	r1, [sp, #204]
 435 000e 3491     		str	r1, [sp, #208]
 436 0010 3591     		str	r1, [sp, #212]
 201:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 437              		.loc 1 201 3 is_stmt 1 view .LVU121
 438              		.loc 1 201 28 is_stmt 0 view .LVU122
 439 0012 B822     		movs	r2, #184
 440 0014 02A8     		add	r0, sp, #8
 441              	.LVL17:
 442              		.loc 1 201 28 view .LVU123
 443 0016 FFF7FEFF 		bl	memset
 444              	.LVL18:
 202:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 445              		.loc 1 202 3 is_stmt 1 view .LVU124
 446              		.loc 1 202 11 is_stmt 0 view .LVU125
 447 001a 2268     		ldr	r2, [r4]
 448              		.loc 1 202 5 view .LVU126
 449 001c 1B4B     		ldr	r3, .L23
 450 001e 9A42     		cmp	r2, r3
 451 0020 01D0     		beq	.L21
 452              	.L17:
 203:Core/Src/stm32h7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccFBws2i.s 			page 14


 204:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 205:Core/Src/stm32h7xx_hal_msp.c **** 
 206:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 207:Core/Src/stm32h7xx_hal_msp.c **** 
 208:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 209:Core/Src/stm32h7xx_hal_msp.c ****   */
 210:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 211:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 212:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 213:Core/Src/stm32h7xx_hal_msp.c ****     {
 214:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 215:Core/Src/stm32h7xx_hal_msp.c ****     }
 216:Core/Src/stm32h7xx_hal_msp.c **** 
 217:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 218:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 219:Core/Src/stm32h7xx_hal_msp.c **** 
 220:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 221:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 222:Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 223:Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 224:Core/Src/stm32h7xx_hal_msp.c ****     */
 225:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 226:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 230:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 231:Core/Src/stm32h7xx_hal_msp.c **** 
 232:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 233:Core/Src/stm32h7xx_hal_msp.c **** 
 234:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 235:Core/Src/stm32h7xx_hal_msp.c ****   }
 236:Core/Src/stm32h7xx_hal_msp.c **** 
 237:Core/Src/stm32h7xx_hal_msp.c **** }
 453              		.loc 1 237 1 view .LVU127
 454 0022 36B0     		add	sp, sp, #216
 455              	.LCFI9:
 456              		.cfi_remember_state
 457              		.cfi_def_cfa_offset 8
 458              		@ sp needed
 459 0024 10BD     		pop	{r4, pc}
 460              	.LVL19:
 461              	.L21:
 462              	.LCFI10:
 463              		.cfi_restore_state
 210:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 464              		.loc 1 210 5 is_stmt 1 view .LVU128
 210:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 465              		.loc 1 210 46 is_stmt 0 view .LVU129
 466 0026 0222     		movs	r2, #2
 467 0028 0023     		movs	r3, #0
 468 002a CDE90223 		strd	r2, [sp, #8]
 211:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 469              		.loc 1 211 5 is_stmt 1 view .LVU130
 212:Core/Src/stm32h7xx_hal_msp.c ****     {
 470              		.loc 1 212 5 view .LVU131
 212:Core/Src/stm32h7xx_hal_msp.c ****     {
ARM GAS  /tmp/ccFBws2i.s 			page 15


 471              		.loc 1 212 9 is_stmt 0 view .LVU132
 472 002e 02A8     		add	r0, sp, #8
 473 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 474              	.LVL20:
 212:Core/Src/stm32h7xx_hal_msp.c ****     {
 475              		.loc 1 212 8 discriminator 1 view .LVU133
 476 0034 38BB     		cbnz	r0, .L22
 477              	.L19:
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 478              		.loc 1 218 5 is_stmt 1 view .LVU134
 479              	.LBB10:
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 480              		.loc 1 218 5 view .LVU135
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 481              		.loc 1 218 5 view .LVU136
 482 0036 164B     		ldr	r3, .L23+4
 483 0038 D3F8E820 		ldr	r2, [r3, #232]
 484 003c 42F48022 		orr	r2, r2, #262144
 485 0040 C3F8E820 		str	r2, [r3, #232]
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 486              		.loc 1 218 5 view .LVU137
 487 0044 D3F8E820 		ldr	r2, [r3, #232]
 488 0048 02F48022 		and	r2, r2, #262144
 489 004c 0092     		str	r2, [sp]
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 490              		.loc 1 218 5 view .LVU138
 491 004e 009A     		ldr	r2, [sp]
 492              	.LBE10:
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 493              		.loc 1 218 5 view .LVU139
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 494              		.loc 1 220 5 view .LVU140
 495              	.LBB11:
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 496              		.loc 1 220 5 view .LVU141
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 497              		.loc 1 220 5 view .LVU142
 498 0050 D3F8E020 		ldr	r2, [r3, #224]
 499 0054 42F00802 		orr	r2, r2, #8
 500 0058 C3F8E020 		str	r2, [r3, #224]
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 501              		.loc 1 220 5 view .LVU143
 502 005c D3F8E030 		ldr	r3, [r3, #224]
 503 0060 03F00803 		and	r3, r3, #8
 504 0064 0193     		str	r3, [sp, #4]
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 505              		.loc 1 220 5 view .LVU144
 506 0066 019B     		ldr	r3, [sp, #4]
 507              	.LBE11:
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 508              		.loc 1 220 5 view .LVU145
 225:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 509              		.loc 1 225 5 view .LVU146
 225:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 510              		.loc 1 225 25 is_stmt 0 view .LVU147
 511 0068 4FF44073 		mov	r3, #768
 512 006c 3193     		str	r3, [sp, #196]
ARM GAS  /tmp/ccFBws2i.s 			page 16


 226:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 513              		.loc 1 226 5 is_stmt 1 view .LVU148
 226:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 514              		.loc 1 226 26 is_stmt 0 view .LVU149
 515 006e 0223     		movs	r3, #2
 516 0070 3293     		str	r3, [sp, #200]
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 517              		.loc 1 227 5 is_stmt 1 view .LVU150
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 518              		.loc 1 227 26 is_stmt 0 view .LVU151
 519 0072 0023     		movs	r3, #0
 520 0074 3393     		str	r3, [sp, #204]
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 521              		.loc 1 228 5 is_stmt 1 view .LVU152
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 522              		.loc 1 228 27 is_stmt 0 view .LVU153
 523 0076 3493     		str	r3, [sp, #208]
 229:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 524              		.loc 1 229 5 is_stmt 1 view .LVU154
 229:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 525              		.loc 1 229 31 is_stmt 0 view .LVU155
 526 0078 0723     		movs	r3, #7
 527 007a 3593     		str	r3, [sp, #212]
 230:Core/Src/stm32h7xx_hal_msp.c **** 
 528              		.loc 1 230 5 is_stmt 1 view .LVU156
 529 007c 31A9     		add	r1, sp, #196
 530 007e 0548     		ldr	r0, .L23+8
 531 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 532              	.LVL21:
 533              		.loc 1 237 1 is_stmt 0 view .LVU157
 534 0084 CDE7     		b	.L17
 535              	.L22:
 214:Core/Src/stm32h7xx_hal_msp.c ****     }
 536              		.loc 1 214 7 is_stmt 1 view .LVU158
 537 0086 FFF7FEFF 		bl	Error_Handler
 538              	.LVL22:
 539 008a D4E7     		b	.L19
 540              	.L24:
 541              		.align	2
 542              	.L23:
 543 008c 00480040 		.word	1073760256
 544 0090 00440258 		.word	1476543488
 545 0094 000C0258 		.word	1476529152
 546              		.cfi_endproc
 547              	.LFE147:
 549              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 550              		.align	1
 551              		.global	HAL_UART_MspDeInit
 552              		.syntax unified
 553              		.thumb
 554              		.thumb_func
 556              	HAL_UART_MspDeInit:
 557              	.LVL23:
 558              	.LFB148:
 238:Core/Src/stm32h7xx_hal_msp.c **** 
 239:Core/Src/stm32h7xx_hal_msp.c **** /**
 240:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
ARM GAS  /tmp/ccFBws2i.s 			page 17


 241:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 242:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 243:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 244:Core/Src/stm32h7xx_hal_msp.c **** */
 245:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 246:Core/Src/stm32h7xx_hal_msp.c **** {
 559              		.loc 1 246 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		.loc 1 246 1 is_stmt 0 view .LVU160
 564 0000 08B5     		push	{r3, lr}
 565              	.LCFI11:
 566              		.cfi_def_cfa_offset 8
 567              		.cfi_offset 3, -8
 568              		.cfi_offset 14, -4
 247:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 569              		.loc 1 247 3 is_stmt 1 view .LVU161
 570              		.loc 1 247 11 is_stmt 0 view .LVU162
 571 0002 0268     		ldr	r2, [r0]
 572              		.loc 1 247 5 view .LVU163
 573 0004 084B     		ldr	r3, .L29
 574 0006 9A42     		cmp	r2, r3
 575 0008 00D0     		beq	.L28
 576              	.LVL24:
 577              	.L25:
 248:Core/Src/stm32h7xx_hal_msp.c ****   {
 249:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 250:Core/Src/stm32h7xx_hal_msp.c **** 
 251:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 252:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 253:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 254:Core/Src/stm32h7xx_hal_msp.c **** 
 255:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 256:Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 257:Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 258:Core/Src/stm32h7xx_hal_msp.c ****     */
 259:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLK_VCP_RX_Pin|STLK_VCP_TX_Pin);
 260:Core/Src/stm32h7xx_hal_msp.c **** 
 261:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 262:Core/Src/stm32h7xx_hal_msp.c **** 
 263:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 264:Core/Src/stm32h7xx_hal_msp.c ****   }
 265:Core/Src/stm32h7xx_hal_msp.c **** 
 266:Core/Src/stm32h7xx_hal_msp.c **** }
 578              		.loc 1 266 1 view .LVU164
 579 000a 08BD     		pop	{r3, pc}
 580              	.LVL25:
 581              	.L28:
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 582              		.loc 1 253 5 is_stmt 1 view .LVU165
 583 000c 074A     		ldr	r2, .L29+4
 584 000e D2F8E830 		ldr	r3, [r2, #232]
 585 0012 23F48023 		bic	r3, r3, #262144
 586 0016 C2F8E830 		str	r3, [r2, #232]
 259:Core/Src/stm32h7xx_hal_msp.c **** 
 587              		.loc 1 259 5 view .LVU166
ARM GAS  /tmp/ccFBws2i.s 			page 18


 588 001a 4FF44071 		mov	r1, #768
 589 001e 0448     		ldr	r0, .L29+8
 590              	.LVL26:
 259:Core/Src/stm32h7xx_hal_msp.c **** 
 591              		.loc 1 259 5 is_stmt 0 view .LVU167
 592 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 593              	.LVL27:
 594              		.loc 1 266 1 view .LVU168
 595 0024 F1E7     		b	.L25
 596              	.L30:
 597 0026 00BF     		.align	2
 598              	.L29:
 599 0028 00480040 		.word	1073760256
 600 002c 00440258 		.word	1476543488
 601 0030 000C0258 		.word	1476529152
 602              		.cfi_endproc
 603              	.LFE148:
 605              		.text
 606              	.Letext0:
 607              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 608              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 609              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 610              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 611              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 612              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 613              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 614              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 615              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 616              		.file 11 "Core/Inc/main.h"
 617              		.file 12 "<built-in>"
ARM GAS  /tmp/ccFBws2i.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
     /tmp/ccFBws2i.s:20     .text.HAL_MspInit:00000000 $t
     /tmp/ccFBws2i.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccFBws2i.s:61     .text.HAL_MspInit:00000020 $d
     /tmp/ccFBws2i.s:66     .text.HAL_ETH_MspInit:00000000 $t
     /tmp/ccFBws2i.s:72     .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
     /tmp/ccFBws2i.s:314    .text.HAL_ETH_MspInit:00000120 $d
     /tmp/ccFBws2i.s:324    .text.HAL_ETH_MspDeInit:00000000 $t
     /tmp/ccFBws2i.s:330    .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
     /tmp/ccFBws2i.s:396    .text.HAL_ETH_MspDeInit:00000058 $d
     /tmp/ccFBws2i.s:406    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccFBws2i.s:412    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccFBws2i.s:543    .text.HAL_UART_MspInit:0000008c $d
     /tmp/ccFBws2i.s:550    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccFBws2i.s:556    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccFBws2i.s:599    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
