
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000309                       # Number of seconds simulated
sim_ticks                                   308855502                       # Number of ticks simulated
final_tick                                  308855502                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  49163                       # Simulator instruction rate (inst/s)
host_op_rate                                   116382                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43310845                       # Simulator tick rate (ticks/s)
host_mem_usage                                8780816                       # Number of bytes of host memory used
host_seconds                                     7.13                       # Real time elapsed on the host
sim_insts                                      350587                       # Number of instructions simulated
sim_ops                                        829932                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         291328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          48704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         292096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          49344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         293056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          49280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         288000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1360960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        48704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        49344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        196480                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            4564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            4579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            4500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21265                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         159142381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         943250155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         157691865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         945736754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         159764031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         948845004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         159556814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         932474889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4406461893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    159142381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    157691865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    159764031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    159556814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        636155091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        159142381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        943250155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        157691865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        945736754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        159764031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        948845004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        159556814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        932474889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4406461893                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                  25356                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            25356                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2383                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               22740                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   1956                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               334                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          22740                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits              8410                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           14330                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         1813                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                      16067                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                      42896                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          277                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                          212                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                      22928                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          162                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   26                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON      308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                          927495                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             45412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        139061                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      25356                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             10366                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       813656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4932                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          473                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          386                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    22829                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1011                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            862475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.355396                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.543873                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  812868     94.25%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2171      0.25%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    4419      0.51%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    2185      0.25%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    4488      0.52%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1956      0.23%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5914      0.69%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2052      0.24%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   26422      3.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              862475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.027338                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.149932                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   35918                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               784636                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    22993                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                16462                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2466                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts                291695                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  2466                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   41649                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 329519                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3098                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    33533                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               452210                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                282720                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   81                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 13155                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                437890                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             321832                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               811689                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          489363                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            34323                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               240033                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   81743                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                71                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            66                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    82643                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               18986                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              45867                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              499                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             680                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    265373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                366                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   247172                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              776                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          58182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        78327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           328                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       862475                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.286585                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.986279                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             756448     87.71%     87.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              52566      6.09%     93.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              17995      2.09%     95.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              11835      1.37%     97.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               9353      1.08%     98.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               5878      0.68%     99.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               3955      0.46%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               2981      0.35%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1464      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         862475                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   1637     83.18%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   14      0.71%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    78      3.96%     87.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   77      3.91%     91.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.36%     92.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             155      7.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             2534      1.03%      1.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               169261     68.48%     69.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3303      1.34%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                10456      4.23%     75.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1063      0.43%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               16608      6.72%     82.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              11781      4.77%     86.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            398      0.16%     87.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         31768     12.85%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                247172                       # Type of FU issued
system.cpu0.iq.rate                          0.266494                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1968                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007962                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           1292625                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           289991                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       206388                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              66936                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             33975                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses        33261                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                213079                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  33527                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            1953                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         7346                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         5183                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           46                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2466                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   8958                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               318614                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             265739                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              131                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                18986                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               45867                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               161                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    25                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               318584                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            50                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           528                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         2681                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3209                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               241852                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                16015                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5318                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                       58907                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   17123                       # Number of branches executed
system.cpu0.iew.exec_stores                     42892                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.260758                       # Inst execution rate
system.cpu0.iew.wb_sent                        240632                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       239649                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   157198                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   336601                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.258383                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.467016                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts          58199                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2437                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       853173                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.243238                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.963677                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       757151     88.75%     88.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        61734      7.24%     95.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         8390      0.98%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        10029      1.18%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         3085      0.36%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         3550      0.42%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1870      0.22%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1299      0.15%     99.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         6065      0.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       853173                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               87663                       # Number of instructions committed
system.cpu0.commit.committedOps                207524                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         52320                       # Number of memory references committed
system.cpu0.commit.loads                        11640                       # Number of loads committed
system.cpu0.commit.membars                          8                       # Number of memory barriers committed
system.cpu0.commit.branches                     14567                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                     33039                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   204804                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                1209                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         1740      0.84%      0.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          138788     66.88%     67.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3203      1.54%     69.26% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           10437      5.03%     74.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1036      0.50%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          11302      5.45%     80.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          9134      4.40%     84.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          338      0.16%     84.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        31546     15.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           207524                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 6065                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1112831                       # The number of ROB reads
system.cpu0.rob.rob_writes                     540993                       # The number of ROB writes
system.cpu0.timesIdled                            433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          65020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      87663                       # Number of Instructions Simulated
system.cpu0.committedOps                       207524                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                             10.580233                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                       10.580233                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.094516                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.094516                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  418937                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 202208                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    34011                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1405                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   146043                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   71155                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  96193                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             4066                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          457.178844                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              49731                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4578                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.863041                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           148518                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   457.178844                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.892927                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.892927                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           440138                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          440138                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data        13467                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          13467                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        36264                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         36264                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data        49731                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           49731                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        49731                       # number of overall hits
system.cpu0.dcache.overall_hits::total          49731                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          325                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4389                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4389                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4714                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4714                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4714                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4714                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     22851126                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     22851126                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    250098318                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    250098318                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    272949444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    272949444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    272949444                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    272949444                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        13792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        13792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        40653                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40653                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        54445                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        54445                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        54445                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        54445                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.023564                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023564                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.107963                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.107963                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.086583                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086583                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.086583                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086583                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 70311.156923                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70311.156923                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 56982.984279                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56982.984279                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57901.876114                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57901.876114                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57901.876114                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57901.876114                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1302                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   100.153846                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         3933                       # number of writebacks
system.cpu0.dcache.writebacks::total             3933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          132                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          135                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          193                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         4386                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         4386                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     13983003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     13983003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    247058694                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    247058694                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    261041697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    261041697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    261041697                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    261041697                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.013994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.107889                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.107889                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.084103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.084103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.084103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.084103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 72450.792746                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72450.792746                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 56328.931601                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56328.931601                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57008.450972                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57008.450972                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57008.450972                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57008.450972                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              329                       # number of replacements
system.cpu0.icache.tags.tagsinuse          485.120958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              21786                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              840                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            25.935714                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            75591                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   485.120958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.947502                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.947502                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           183472                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          183472                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst        21786                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          21786                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        21786                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           21786                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        21786                       # number of overall hits
system.cpu0.icache.overall_hits::total          21786                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1043                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1043                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1043                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1043                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1043                       # number of overall misses
system.cpu0.icache.overall_misses::total         1043                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     60255681                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     60255681                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     60255681                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     60255681                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     60255681                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     60255681                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        22829                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        22829                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        22829                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        22829                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        22829                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        22829                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.045688                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.045688                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.045688                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.045688                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.045688                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.045688                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57771.506232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57771.506232                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57771.506232                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57771.506232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57771.506232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57771.506232                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1184                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.315789                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          329                       # number of writebacks
system.cpu0.icache.writebacks::total              329                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          203                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          203                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          203                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          840                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          840                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          840                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     49653295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     49653295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     49653295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     49653295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     49653295                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     49653295                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.036795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.036795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.036795                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.036795                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.036795                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.036795                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 59111.065476                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59111.065476                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 59111.065476                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59111.065476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 59111.065476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59111.065476                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements            1284                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        2568.044569                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs              4468                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            5338                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.837018                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     1.106020                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   540.465787                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  2026.472762                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000270                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.131950                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.494744                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.626964                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4054                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1309                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2607                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.989746                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses           44570                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses          44570                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks         3933                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         3933                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          326                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          326                       # number of WritebackClean hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data            6                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            6                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           69                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           69                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data           14                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           14                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           69                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data           20                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             89                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           69                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data           20                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            89                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         4380                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         4380                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          771                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          771                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          179                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          179                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          771                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         4559                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         5330                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          771                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         4559                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         5330                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    242661429                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    242661429                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     48640644                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     48640644                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     13745907                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     13745907                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     48640644                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    256407336                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    305047980                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     48640644                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    256407336                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    305047980                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks         3933                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         3933                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          326                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          326                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         4386                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         4386                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          840                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          840                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          193                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          840                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         4579                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         5419                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          840                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         4579                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         5419                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.998632                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.998632                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.917857                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.917857                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.927461                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.927461                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.917857                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.995632                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.983576                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.917857                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.995632                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.983576                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 55402.152740                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 55402.152740                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 63087.735409                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 63087.735409                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 76792.776536                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 76792.776536                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 63087.735409                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 56242.012722                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 57232.266417                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 63087.735409                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 56242.012722                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 57232.266417                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks          531                       # number of writebacks
system.cpu0.l2cache.writebacks::total             531                       # number of writebacks
system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.inst            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         4380                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         4380                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          770                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          770                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          179                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          179                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          770                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         4559                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         5329                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          770                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         4559                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         5329                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    233183777                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    233183777                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     46913496                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     46913496                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     13359549                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     13359549                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     46913496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    246543326                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    293456822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     46913496                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    246543326                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    293456822                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.998632                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.998632                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.916667                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.927461                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.927461                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.916667                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.995632                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.983392                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.916667                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.995632                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.983392                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 53238.305251                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 53238.305251                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 60926.618182                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 60926.618182                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 74634.351955                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74634.351955                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 60926.618182                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 54078.378153                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 55067.896791                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 60926.618182                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 54078.378153                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 55067.896791                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests         9814                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         4395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          454                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp         1033                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty         4464                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          329                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict          886                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         4386                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         4385                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          840                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          193                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         2009                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        13223                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            15232                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        74816                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       544704                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            619520                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                       1284                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                33984                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples         6703                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.068626                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.252836                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              6243     93.14%     93.14% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               460      6.86%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total          6703                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy       6106554                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       839492                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      4573422                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.5                       # Layer utilization (%)
system.cpu1.branchPred.lookups                  25206                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            25206                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2346                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               22807                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   1943                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               321                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          22807                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits              8559                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           14248                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1785                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                      16133                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                      43016                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          290                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                          206                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                      23027                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          201                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON      308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                          927495                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             46554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        139549                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      25206                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             10502                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       811889                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4940                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          723                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    22888                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  987                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            861944                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.358779                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.551163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  811923     94.20%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    2181      0.25%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    4521      0.52%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    2102      0.24%     95.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    4525      0.52%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    1963      0.23%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    5999      0.70%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2031      0.24%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26699      3.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              861944                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.027176                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.150458                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   36992                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               782655                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    23074                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                16753                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2470                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts                294314                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  2470                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   42850                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 325428                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3117                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    33775                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               454304                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                285386                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   59                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 13831                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                439288                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             326342                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               822395                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          496914                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            34324                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               246418                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   79789                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                72                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            66                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    84670                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               19040                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              46050                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              441                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             671                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    268924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                369                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   250725                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              721                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          57438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        77624                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           331                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       861944                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.290883                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.989938                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             754258     87.51%     87.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              53045      6.15%     93.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              18649      2.16%     95.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              12118      1.41%     97.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               9379      1.09%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               6126      0.71%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               4067      0.47%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2936      0.34%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1366      0.16%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         861944                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1589     82.25%     82.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     82.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     82.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   14      0.72%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     82.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    73      3.78%     86.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   93      4.81%     91.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.31%     91.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             157      8.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             2616      1.04%      1.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               171965     68.59%     69.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3483      1.39%     71.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                10946      4.37%     75.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1050      0.42%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               16611      6.63%     82.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              11802      4.71%     87.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead            406      0.16%     87.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         31846     12.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                250725                       # Type of FU issued
system.cpu1.iq.rate                          0.270325                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1932                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007706                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1298961                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           292691                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       210152                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              67084                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             34081                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        33340                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                216440                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  33601                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            2005                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         7195                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         5185                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2470                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   8420                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               315050                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             269293                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               81                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                19040                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               46050                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               162                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    29                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               315019                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            44                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           527                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2680                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3207                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               245599                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                16086                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5124                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                       59100                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   17281                       # Number of branches executed
system.cpu1.iew.exec_stores                     43014                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.264798                       # Inst execution rate
system.cpu1.iew.wb_sent                        244495                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       243492                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   160370                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   346227                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.262526                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.463193                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts          57458                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2442                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       852719                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.248362                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.974262                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       754967     88.54%     88.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        62782      7.36%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         8538      1.00%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        10152      1.19%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         3093      0.36%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         3725      0.44%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1932      0.23%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1360      0.16%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         6170      0.72%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       852719                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               89005                       # Number of instructions committed
system.cpu1.commit.committedOps                211783                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         52710                       # Number of memory references committed
system.cpu1.commit.loads                        11845                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.branches                     14735                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                     33055                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   208992                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                1244                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         1811      0.86%      0.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          141952     67.03%     67.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3347      1.58%     69.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           10927      5.16%     74.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1036      0.49%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          11499      5.43%     80.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          9311      4.40%     84.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          346      0.16%     85.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        31554     14.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           211783                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 6170                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1115790                       # The number of ROB reads
system.cpu1.rob.rob_writes                     547981                       # The number of ROB writes
system.cpu1.timesIdled                            435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          65551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                      89005                       # Number of Instructions Simulated
system.cpu1.committedOps                       211783                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                             10.420707                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                       10.420707                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.095963                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.095963                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  427883                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 206942                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    34055                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    1409                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   149603                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   72275                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  96642                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             4073                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          456.467963                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49923                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4585                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.888332                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           153513                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   456.467963                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.891539                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891539                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           441665                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          441665                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data        13488                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          13488                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        36435                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         36435                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        49923                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           49923                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        49923                       # number of overall hits
system.cpu1.dcache.overall_hits::total          49923                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          303                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          303                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4409                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4409                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data         4712                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4712                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         4712                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4712                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     21257721                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     21257721                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    249970446                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    249970446                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    271228167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    271228167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    271228167                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    271228167                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        13791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        13791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        40844                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40844                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        54635                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        54635                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        54635                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        54635                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021971                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.107947                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.107947                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.086245                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.086245                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.086245                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.086245                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 70157.495050                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70157.495050                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 56695.496938                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56695.496938                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 57561.155985                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57561.155985                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 57561.155985                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57561.155985                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1001                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    83.416667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         3947                       # number of writebacks
system.cpu1.dcache.writebacks::total             3947                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          123                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          126                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          180                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         4406                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4406                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         4586                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4586                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         4586                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4586                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     12810510                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12810510                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    246832920                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    246832920                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    259643430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    259643430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    259643430                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    259643430                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.013052                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013052                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.107874                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107874                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.083939                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.083939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.083939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.083939                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 71169.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71169.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 56021.997276                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56021.997276                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 56616.535107                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 56616.535107                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 56616.535107                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56616.535107                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              306                       # number of replacements
system.cpu1.icache.tags.tagsinuse          485.025181                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              21868                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              817                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            26.766218                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            80586                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   485.025181                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.947315                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.947315                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           183921                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          183921                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst        21868                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          21868                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        21868                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           21868                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        21868                       # number of overall hits
system.cpu1.icache.overall_hits::total          21868                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1020                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1020                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1020                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1020                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1020                       # number of overall misses
system.cpu1.icache.overall_misses::total         1020                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     61127810                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     61127810                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     61127810                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     61127810                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     61127810                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     61127810                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        22888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        22888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        22888                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        22888                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        22888                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        22888                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.044565                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.044565                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.044565                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.044565                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.044565                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.044565                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59929.225490                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59929.225490                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59929.225490                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59929.225490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59929.225490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59929.225490                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          984                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.882353                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          306                       # number of writebacks
system.cpu1.icache.writebacks::total              306                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          203                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          203                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          203                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          817                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          817                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          817                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     50248035                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     50248035                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     50248035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     50248035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     50248035                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     50248035                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.035696                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.035696                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.035696                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.035696                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.035696                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.035696                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 61503.102815                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61503.102815                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 61503.102815                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61503.102815                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 61503.102815                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61503.102815                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements            1289                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        2574.629532                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs              4432                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            5343                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.829497                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     1.064754                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   534.873228                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  2038.691550                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000260                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.130584                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.497727                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.628572                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4054                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1273                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2638                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.989746                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses           44447                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses          44447                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks         3947                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         3947                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          303                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          303                       # number of WritebackClean hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data            4                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           53                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           53                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           11                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           11                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           53                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data           15                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             68                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           53                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data           15                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            68                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         4402                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         4402                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          764                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          764                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          169                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          169                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          764                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         4571                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         5335                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          764                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         4571                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         5335                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    242421003                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    242421003                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     49298652                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     49298652                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     12593727                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     12593727                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     49298652                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    255014730                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    304313382                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     49298652                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    255014730                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    304313382                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks         3947                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         3947                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          303                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          303                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         4406                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         4406                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          817                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          817                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data          180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total          180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          817                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         4586                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         5403                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          817                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         4586                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         5403                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.999092                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.999092                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.935129                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.935129                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.938889                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.938889                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.935129                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.996729                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.987414                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.935129                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.996729                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.987414                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 55070.650386                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 55070.650386                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 64527.031414                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 64527.031414                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 74519.094675                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 74519.094675                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 64527.031414                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 55789.702472                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 57040.933833                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 64527.031414                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 55789.702472                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 57040.933833                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks          543                       # number of writebacks
system.cpu1.l2cache.writebacks::total             543                       # number of writebacks
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         4402                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         4402                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          764                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          764                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          169                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          169                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          764                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         4571                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         5335                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          764                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         4571                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         5335                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    232897301                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    232897301                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     47644574                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     47644574                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     12228404                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     12228404                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     47644574                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    245125705                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    292770279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     47644574                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    245125705                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    292770279                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.999092                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.999092                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.935129                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.935129                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.938889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.938889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.935129                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.996729                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.987414                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.935129                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.996729                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.987414                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 52907.156065                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 52907.156065                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 62362.007853                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62362.007853                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 72357.420118                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72357.420118                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 62362.007853                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 53626.275432                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 54877.278163                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 62362.007853                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 53626.275432                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 54877.278163                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests         9782                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests         4379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          448                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp          997                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty         4490                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          306                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict          872                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         4406                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         4405                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          817                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq          180                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1940                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        13244                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total            15184                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        71872                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       546048                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total            617920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                       1289                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                34752                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples         6692                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.067842                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.251494                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0              6238     93.22%     93.22% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               454      6.78%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total          6692                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy       6089904                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       816183                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      4580415                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.5                       # Layer utilization (%)
system.cpu2.branchPred.lookups                  25666                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            25666                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2358                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               22964                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   1968                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               304                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          22964                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits              8481                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           14483                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1829                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                      16386                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                      43290                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          236                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          218                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                      23127                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          161                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   26                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON      308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                          927495                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             44714                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        141940                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      25666                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             10449                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       812104                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   4878                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          544                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          424                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    23030                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  995                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            860301                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.365988                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.566452                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  809432     94.09%     94.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    2234      0.26%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    4496      0.52%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    2225      0.26%     95.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    4563      0.53%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    2001      0.23%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    6004      0.70%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    2090      0.24%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27256      3.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              860301                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.027672                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.153036                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   35031                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               782355                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    23287                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                17189                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2439                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts                299852                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  2439                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   40982                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 323130                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3566                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    34337                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               455847                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                290865                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   73                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 14344                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                440243                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             334060                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               838664                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          507301                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            34410                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps               252682                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   81364                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                76                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            72                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    86078                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               19340                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              46221                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              531                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             721                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    273506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                372                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   255652                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              746                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          57913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        77338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           334                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       860301                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.297166                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.001122                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             750883     87.28%     87.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              53531      6.22%     93.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              19090      2.22%     95.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              12433      1.45%     97.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               9701      1.13%     98.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               6092      0.71%     99.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               4102      0.48%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2986      0.35%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1483      0.17%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         860301                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1653     82.28%     82.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     82.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     82.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   14      0.70%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     82.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    84      4.18%     87.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   88      4.38%     91.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                7      0.35%     91.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             163      8.11%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             2725      1.07%      1.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               175557     68.67%     69.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3602      1.41%     71.15% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                11408      4.46%     75.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               1074      0.42%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               16943      6.63%     82.65% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              12098      4.73%     87.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead            422      0.17%     87.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         31823     12.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                255652                       # Type of FU issued
system.cpu2.iq.rate                          0.275637                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2009                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007858                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           1307227                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           297698                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       214752                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              67132                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             34135                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses        33339                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                221311                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                  33625                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            2038                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         7293                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         5162                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2439                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   8549                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               312607                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             273878                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              113                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                19340                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               46221                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               167                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    25                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               312578                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           501                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         2714                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                3215                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               250263                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                16347                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             5388                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                       59633                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   17498                       # Number of branches executed
system.cpu2.iew.exec_stores                     43286                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.269827                       # Inst execution rate
system.cpu2.iew.wb_sent                        249036                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       248091                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   163987                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   356228                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.267485                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.460343                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts          57941                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2410                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       851075                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.253745                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.985219                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       751676     88.32%     88.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        63737      7.49%     95.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         8658      1.02%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        10275      1.21%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         3232      0.38%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         3825      0.45%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1987      0.23%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1377      0.16%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         6308      0.74%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       851075                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               90368                       # Number of instructions committed
system.cpu2.commit.committedOps                215956                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         53105                       # Number of memory references committed
system.cpu2.commit.loads                        12047                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.branches                     14896                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                     33073                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   213097                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                1277                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         1879      0.87%      0.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          145052     67.17%     68.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3495      1.62%     69.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           11389      5.27%     74.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          1036      0.48%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          11692      5.41%     80.82% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          9495      4.40%     85.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead          355      0.16%     85.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        31563     14.62%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           215956                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 6308                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     1118664                       # The number of ROB reads
system.cpu2.rob.rob_writes                     557225                       # The number of ROB writes
system.cpu2.timesIdled                            428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          67194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                      90368                       # Number of Instructions Simulated
system.cpu2.committedOps                       215956                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                             10.263534                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                       10.263534                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.097432                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.097432                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  437526                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 212028                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                    34081                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    1438                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   153699                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   73797                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  97599                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             4088                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          456.034846                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              50331                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             4600                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.941522                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           143523                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   456.034846                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.890693                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890693                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           445200                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          445200                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data        13727                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          13727                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        36604                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         36604                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data        50331                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           50331                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        50331                       # number of overall hits
system.cpu2.dcache.overall_hits::total          50331                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          320                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          320                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4424                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4424                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data         4744                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4744                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         4744                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4744                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     21913398                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     21913398                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    249114303                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    249114303                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    271027701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    271027701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    271027701                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    271027701                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        14047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        14047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        41028                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        41028                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        55075                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        55075                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        55075                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        55075                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.022781                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022781                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.107829                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.107829                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.086137                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.086137                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.086137                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.086137                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 68479.368750                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 68479.368750                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 56309.742993                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56309.742993                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 57130.628373                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 57130.628373                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 57130.628373                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 57130.628373                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          915                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.187500                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         3964                       # number of writebacks
system.cpu2.dcache.writebacks::total             3964                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          140                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          143                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          143                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          180                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4421                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4421                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         4601                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4601                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         4601                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4601                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     12585069                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     12585069                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    246022731                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    246022731                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    258607800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    258607800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    258607800                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    258607800                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.012814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.107756                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.107756                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.083541                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.083541                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.083541                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.083541                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 69917.050000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 69917.050000                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 55648.661163                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55648.661163                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 56206.868072                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 56206.868072                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 56206.868072                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 56206.868072                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              314                       # number of replacements
system.cpu2.icache.tags.tagsinuse          485.571472                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              21999                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              826                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            26.633172                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            70596                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   485.571472                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.948382                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.948382                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           185066                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          185066                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst        21999                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          21999                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        21999                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           21999                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        21999                       # number of overall hits
system.cpu2.icache.overall_hits::total          21999                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1031                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1031                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1031                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1031                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1031                       # number of overall misses
system.cpu2.icache.overall_misses::total         1031                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     62271996                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     62271996                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     62271996                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     62271996                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     62271996                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     62271996                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        23030                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        23030                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        23030                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        23030                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        23030                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        23030                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.044768                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.044768                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.044768                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.044768                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.044768                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.044768                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 60399.608147                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60399.608147                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 60399.608147                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60399.608147                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 60399.608147                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60399.608147                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1263                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    66.473684                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          314                       # number of writebacks
system.cpu2.icache.writebacks::total              314                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          205                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          205                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          205                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          826                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          826                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          826                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          826                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          826                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          826                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     50994952                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     50994952                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     50994952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     50994952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     50994952                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     50994952                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.035866                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.035866                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.035866                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.035866                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.035866                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.035866                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 61737.230024                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61737.230024                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 61737.230024                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61737.230024                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 61737.230024                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61737.230024                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements            1323                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        2563.549308                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs              4452                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            5369                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.829205                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     1.406791                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   525.773691                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  2036.368826                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000343                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.128363                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.497160                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.625867                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4046                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1276                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2620                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.987793                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses           44661                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses          44661                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks         3964                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         3964                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          310                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          310                       # number of WritebackClean hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data            5                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           54                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           54                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data           10                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           54                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data           15                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             69                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           54                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data           15                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            69                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         4416                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         4416                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          772                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          772                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          170                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          170                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          772                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         4586                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         5358                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          772                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         4586                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         5358                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    241592499                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    241592499                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     50029254                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     50029254                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     12373614                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     12373614                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     50029254                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    253966113                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    303995367                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     50029254                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    253966113                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    303995367                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks         3964                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         3964                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         4421                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         4421                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          826                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          826                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data          180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total          180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          826                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         4601                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         5427                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          826                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         4601                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         5427                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.998869                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.998869                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.934625                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.934625                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.944444                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.944444                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.934625                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.996740                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.987286                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.934625                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.996740                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.987286                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 54708.446332                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 54708.446332                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 64804.733161                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 64804.733161                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 72785.964706                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 72785.964706                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 64804.733161                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 55378.568033                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 56736.723964                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 64804.733161                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 55378.568033                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 56736.723964                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks          548                       # number of writebacks
system.cpu2.l2cache.writebacks::total             548                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         4416                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         4416                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          772                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          772                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          170                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          170                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          772                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         4586                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         5358                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          772                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         4586                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         5358                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    232036975                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    232036975                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     48360648                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     48360648                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     12006340                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     12006340                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     48360648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    244043315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    292403963                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     48360648                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    244043315                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    292403963                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.998869                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.998869                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.934625                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.934625                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.944444                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.934625                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.996740                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.987286                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.934625                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.996740                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.987286                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 52544.604846                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 52544.604846                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 62643.326425                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62643.326425                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 70625.529412                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70625.529412                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 62643.326425                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 53214.852813                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 54573.341359                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 62643.326425                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 53214.852813                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 54573.341359                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests         9829                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests         4402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          459                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          459                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp         1006                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty         4512                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict          899                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         4421                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         4420                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          826                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq          180                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1966                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        13289                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total            15255                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       548096                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total            621056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                       1323                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                35072                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples         6750                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.068889                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.253284                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0              6285     93.11%     93.11% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               465      6.89%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total          6750                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy       6122205                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       825506                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      4595400                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.5                       # Layer utilization (%)
system.cpu3.branchPred.lookups                  24815                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            24815                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2373                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               22511                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   1846                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               335                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups          22511                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits              8272                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           14239                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         1797                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                      15349                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                      42298                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          290                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          190                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                      22454                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          172                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   26                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON      308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                          927495                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             44299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        135019                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      24815                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             10118                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       812424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   4916                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          537                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          275                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    22348                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  978                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            860070                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.341621                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.514035                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  812421     94.46%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    2064      0.24%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    4342      0.50%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    2040      0.24%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    4371      0.51%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    1830      0.21%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    5903      0.69%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1894      0.22%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25205      2.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              860070                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.026755                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.145574                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   34520                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               785295                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    22454                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                15343                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2458                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts                278593                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  2458                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   39994                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 327552                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2503                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    32127                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               455436                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                269358                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   46                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 11405                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                443042                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             301807                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               768789                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          460429                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            34326                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps               220751                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   81021                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                73                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            68                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    78623                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               18337                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              45370                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              485                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             659                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    252603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                378                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   234262                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              719                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          58306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        78848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           340                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       860070                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.272376                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.966258                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             759280     88.28%     88.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              51114      5.94%     94.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              16227      1.89%     96.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              10822      1.26%     97.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               8780      1.02%     98.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               5637      0.66%     99.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               3952      0.46%     99.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2853      0.33%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1405      0.16%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         860070                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1580     83.60%     83.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     83.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     83.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   16      0.85%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    59      3.12%     87.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   81      4.29%     91.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                7      0.37%     92.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             147      7.78%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass             2343      1.00%      1.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               159720     68.18%     69.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                2877      1.23%     70.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                 8993      3.84%     74.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               1073      0.46%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               15917      6.79%     81.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              11207      4.78%     86.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead            371      0.16%     86.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         31761     13.56%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                234262                       # Type of FU issued
system.cpu3.iq.rate                          0.252575                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       1890                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.008068                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           1264331                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           277399                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       193567                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              66871                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             33927                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        33243                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                200312                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                  33497                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads            1843                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         7318                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         5264                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           50                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2458                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   8693                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               316155                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             252981                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               87                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                18337                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               45370                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               166                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    38                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               316113                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            43                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           536                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         2672                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                3208                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               228951                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                15304                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             5310                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                       57600                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   16629                       # Number of branches executed
system.cpu3.iew.exec_stores                     42296                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.246849                       # Inst execution rate
system.cpu3.iew.wb_sent                        227792                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       226810                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   146908                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   306809                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.244540                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.478826                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts          58334                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2431                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       850818                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.228802                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.930910                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       759782     89.30%     89.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        58759      6.91%     96.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         8068      0.95%     97.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         9640      1.13%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2881      0.34%     98.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         3185      0.37%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1717      0.20%     99.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1185      0.14%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         5601      0.66%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       850818                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               83551                       # Number of instructions committed
system.cpu3.commit.committedOps                194669                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         51124                       # Number of memory references committed
system.cpu3.commit.loads                        11019                       # Number of loads committed
system.cpu3.commit.membars                          8                       # Number of memory barriers committed
system.cpu3.commit.branches                     14067                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                     32987                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   192160                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                1105                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass         1529      0.79%      0.79% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          129240     66.39%     67.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           2759      1.42%     68.59% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv            8981      4.61%     73.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          1036      0.53%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          10707      5.50%     79.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          8585      4.41%     83.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead          312      0.16%     83.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        31520     16.19%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           194669                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 5601                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     1098220                       # The number of ROB reads
system.cpu3.rob.rob_writes                     515480                       # The number of ROB writes
system.cpu3.timesIdled                            431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          67425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                      83551                       # Number of Instructions Simulated
system.cpu3.committedOps                       194669                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                             11.100944                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                       11.100944                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.090082                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.090082                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  390414                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 187117                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    34007                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    1386                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   134515                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   66955                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  93917                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             4009                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          455.922967                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              48582                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4521                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.745853                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           138528                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   455.922967                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.890475                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.890475                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           430521                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          430521                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data        12843                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          12843                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        35739                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35739                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data        48582                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           48582                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        48582                       # number of overall hits
system.cpu3.dcache.overall_hits::total          48582                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          330                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          330                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         4338                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4338                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data         4668                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4668                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         4668                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4668                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     22391586                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     22391586                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    249346071                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    249346071                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    271737657                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    271737657                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    271737657                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    271737657                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        13173                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        13173                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        40077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        40077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        53250                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        53250                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        53250                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        53250                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.025051                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.025051                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.108242                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.108242                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.087662                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.087662                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.087662                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.087662                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 67853.290909                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67853.290909                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 57479.500000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57479.500000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 58212.865681                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58212.865681                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 58212.865681                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58212.865681                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1568                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   130.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         3877                       # number of writebacks
system.cpu3.dcache.writebacks::total             3877                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          146                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          147                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          147                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          184                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          184                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4337                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4337                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         4521                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4521                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         4521                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4521                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     13190796                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     13190796                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    246381705                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    246381705                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    259572501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    259572501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    259572501                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    259572501                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.013968                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013968                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.108217                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.108217                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.084901                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084901                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.084901                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084901                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 71689.108696                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 71689.108696                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 56809.247175                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 56809.247175                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 57414.842070                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57414.842070                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 57414.842070                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57414.842070                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              316                       # number of replacements
system.cpu3.icache.tags.tagsinuse          484.977585                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              21322                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              828                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            25.751208                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            65601                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   484.977585                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.947222                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.947222                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           179612                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          179612                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst        21322                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          21322                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        21322                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           21322                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        21322                       # number of overall hits
system.cpu3.icache.overall_hits::total          21322                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1026                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1026                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1026                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1026                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1026                       # number of overall misses
system.cpu3.icache.overall_misses::total         1026                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     62085185                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     62085185                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     62085185                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     62085185                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     62085185                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     62085185                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        22348                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        22348                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        22348                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        22348                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        22348                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        22348                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.045910                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.045910                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.045910                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.045910                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.045910                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.045910                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 60511.876218                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60511.876218                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 60511.876218                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60511.876218                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 60511.876218                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60511.876218                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1192                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    91.692308                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          316                       # number of writebacks
system.cpu3.icache.writebacks::total              316                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          198                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          198                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          198                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          828                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          828                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          828                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          828                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          828                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          828                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     51410871                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     51410871                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     51410871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     51410871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     51410871                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     51410871                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.037050                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.037050                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.037050                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.037050                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.037050                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.037050                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 62090.423913                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62090.423913                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 62090.423913                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62090.423913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 62090.423913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62090.423913                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements            1232                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        2555.845654                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs              4378                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            5288                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.827912                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     1.115563                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   534.238740                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  2020.491352                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000272                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.130429                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.493284                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.623986                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4056                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1334                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2594                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses           43956                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses          43956                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks         3877                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total         3877                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          313                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          313                       # number of WritebackClean hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data            5                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           56                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           56                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data           10                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           56                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data           15                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             71                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           56                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data           15                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            71                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         4332                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         4332                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          772                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          772                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          174                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          174                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          772                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         4506                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         5278                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          772                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         4506                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         5278                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    242036388                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    242036388                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     50441175                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     50441175                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     12971682                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     12971682                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     50441175                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    255008070                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    305449245                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     50441175                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    255008070                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    305449245                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks         3877                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total         3877                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          313                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          313                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         4337                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         4337                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          828                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          828                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data          184                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total          184                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          828                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         4521                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         5349                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          828                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         4521                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         5349                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.998847                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.998847                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.932367                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.932367                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.945652                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.945652                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.932367                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.996682                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.986726                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.932367                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.996682                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.986726                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 55871.742382                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 55871.742382                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 65338.309585                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 65338.309585                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 74549.896552                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 74549.896552                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 65338.309585                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 56593.002663                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 57872.157067                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 65338.309585                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 56593.002663                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 57872.157067                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks          448                       # number of writebacks
system.cpu3.l2cache.writebacks::total             448                       # number of writebacks
system.cpu3.l2cache.ReadCleanReq_mshr_hits::cpu3.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.demand_mshr_hits::cpu3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::cpu3.inst            1                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         4332                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         4332                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          771                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          771                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          174                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          174                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          771                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         4506                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         5277                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          771                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         4506                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         5277                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    232656082                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    232656082                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     48710996                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     48710996                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     12595207                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     12595207                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     48710996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    245251289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    293962285                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     48710996                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    245251289                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    293962285                       # number of overall MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.998847                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.998847                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.931159                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.931159                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.945652                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.945652                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.931159                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.996682                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.986540                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.931159                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.996682                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.986540                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 53706.390120                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 53706.390120                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 63178.983139                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63178.983139                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 72386.247126                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72386.247126                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 63178.983139                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 54427.716156                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 55706.326511                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 63178.983139                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 54427.716156                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 55706.326511                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests         9674                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests         4325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          486                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          486                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp         1012                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty         4325                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          316                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict          916                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         4337                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         4337                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          828                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq          184                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1972                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        13051                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total            15023                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        73216                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       537472                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total            610688                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                       1232                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                28672                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples         6581                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.074913                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.263270                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0              6088     92.51%     92.51% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               493      7.49%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total          6581                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy       6013980                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       827504                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      4516479                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.5                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 11198.878104                       # Cycle average of tags in use
system.l3.tags.total_refs                        3314                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     21264                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.155850                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     54000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       706.168180                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      2092.811662                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       700.665417                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      2108.680065                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       707.312888                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      2100.979584                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       706.486927                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      2075.773380                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.005388                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.015967                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.005346                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.016088                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.005396                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.016029                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.005390                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.015837                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.085441                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         21264                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          559                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         5903                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        14802                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.162231                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    414544                       # Number of tag accesses
system.l3.tags.data_accesses                   414544                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks         2070                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             2070                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu1.data                 2                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                 1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                 1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data             6                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data             5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data             5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data             5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                28                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                    6                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                    7                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                    6                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                    6                       # number of demand (read+write) hits
system.l3.demand_hits::total                       32                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu0.data                   6                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   3                       # number of overall hits
system.l3.overall_hits::cpu1.data                   7                       # number of overall hits
system.l3.overall_hits::cpu2.inst                   1                       # number of overall hits
system.l3.overall_hits::cpu2.data                   6                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   1                       # number of overall hits
system.l3.overall_hits::cpu3.data                   6                       # number of overall hits
system.l3.overall_hits::total                      32                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data            4379                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            4400                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            4415                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            4331                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17525                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          768                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          173                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          761                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          164                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          771                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          165                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          770                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          169                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            3741                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                768                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               4552                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                761                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               4564                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                771                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               4580                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                770                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               4500                       # number of demand (read+write) misses
system.l3.demand_misses::total                  21266                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               768                       # number of overall misses
system.l3.overall_misses::cpu0.data              4552                       # number of overall misses
system.l3.overall_misses::cpu1.inst               761                       # number of overall misses
system.l3.overall_misses::cpu1.data              4564                       # number of overall misses
system.l3.overall_misses::cpu2.inst               771                       # number of overall misses
system.l3.overall_misses::cpu2.data              4580                       # number of overall misses
system.l3.overall_misses::cpu3.inst               770                       # number of overall misses
system.l3.overall_misses::cpu3.data              4500                       # number of overall misses
system.l3.overall_misses::total                 21266                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    214847005                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    214470550                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    213549674                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    214528316                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     857395545                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     43617032                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     12495170                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     44371764                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     11417876                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     45050771                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     11197649                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     45412752                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     11763800                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    225326814                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     43617032                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    227342175                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     44371764                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    225888426                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     45050771                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    224747323                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     45412752                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    226292116                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1082722359                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     43617032                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    227342175                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     44371764                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    225888426                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     45050771                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    224747323                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     45412752                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    226292116                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1082722359                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks         2070                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         2070                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          4379                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          4402                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          4416                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          4332                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17529                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          770                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          179                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          764                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          169                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          772                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          170                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          771                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          174                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3769                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              770                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             4558                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              764                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             4571                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              772                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             4586                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              771                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             4506                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                21298                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             770                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            4558                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             764                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            4571                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             772                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            4586                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             771                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            4506                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               21298                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.999546                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.999774                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.999769                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999772                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.997403                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.966480                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.996073                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.970414                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.998705                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.970588                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.998703                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.971264                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.992571                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.997403                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.998684                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.996073                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.998469                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.998705                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.998692                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.998703                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.998668                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.998498                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.997403                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.998684                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.996073                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.998469                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.998705                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.998692                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.998703                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.998668                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.998498                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 49063.029230                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 48743.306818                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 48369.122084                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 49533.206188                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 48924.139515                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 56793.010417                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 72226.416185                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 58307.180026                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 69621.195122                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 58431.609598                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 67864.539394                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 58977.600000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 69608.284024                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 60231.706496                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 56793.010417                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 49943.360062                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 58307.180026                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 49493.520158                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 58431.609598                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 49071.467904                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 58977.600000                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 50287.136889                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 50913.305699                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 56793.010417                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 49943.360062                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 58307.180026                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 49493.520158                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 58431.609598                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 49071.467904                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 58977.600000                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 50287.136889                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 50913.305699                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data         4379                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         4400                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         4415                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         4331                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17525                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          768                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          173                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          761                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          164                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          771                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          165                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          770                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          169                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         3741                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           768                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          4552                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           761                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          4564                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           771                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          4580                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           770                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          4500                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             21266                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          768                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         4552                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          761                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         4564                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          771                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         4580                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          770                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         4500                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            21266                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    183496905                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    182973811                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    181947928                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    183518318                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    731936962                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     38119416                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     11258035                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     38925204                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     10243326                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     39532766                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     10017568                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     39896938                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     10553934                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    198547187                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     38119416                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    194754940                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     38925204                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    193217137                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     39532766                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    191965496                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     39896938                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    194072252                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    930484149                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     38119416                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    194754940                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     38925204                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    193217137                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     39532766                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    191965496                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     39896938                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    194072252                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    930484149                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.999546                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.999774                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.999769                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999772                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.997403                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.966480                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.996073                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.970414                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.998705                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.970588                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.998703                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.971264                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.992571                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.997403                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.998684                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.996073                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.998469                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.998705                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.998692                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.998703                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.998668                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.998498                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.997403                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.998684                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.996073                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.998469                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.998705                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.998692                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.998703                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.998668                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.998498                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 41903.837634                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 41584.957045                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 41211.308720                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 42373.197414                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 41765.304536                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 49634.656250                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 65075.346821                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51150.070959                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 62459.304878                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 51274.664073                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 60712.533333                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 51814.205195                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 62449.313609                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 53073.292435                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 49634.656250                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 42784.477153                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51150.070959                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 42335.043164                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 51274.664073                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 41913.863755                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 51814.205195                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 43127.167111                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 43754.544766                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 49634.656250                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 42784.477153                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51150.070959                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 42335.043164                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 51274.664073                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 41913.863755                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 51814.205195                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 43127.167111                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 43754.544766                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         21265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3741                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17524                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17523                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3741                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        42529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        42529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1360896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1360896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1360896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21265                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21265    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21265                       # Request fanout histogram
system.membus.reqLayer8.occupancy            22429001                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          115157970                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.3                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        24580                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests         3282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    308855502                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              3769                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         2070                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1212                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17529                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17527                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3769                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        11486                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        11510                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        11580                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        11300                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 45876                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       374976                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       376128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       377920                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       366400                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                1495424                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            21298                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  21298    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              21298                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           36494392                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          20325984                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             6.6                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          20361577                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             6.6                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          20438961                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             6.6                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          20134350                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             6.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
