Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/sem7/42410/USR44/USR44_TB_isim_beh.exe -prj D:/sem7/42410/USR44/USR44_TB_beh.prj work.USR44_TB 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/sem7/42410/USR44/USR44.vhd" into library work
Parsing VHDL file "D:/sem7/42410/USR44/USR44_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160664 KB
Fuse CPU Usage: 155 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity USR44 [usr44_default]
Compiling architecture behavior of entity usr44_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/sem7/42410/USR44/USR44_TB_isim_beh.exe
Fuse Memory Usage: 177596 KB
Fuse CPU Usage: 234 ms
