<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="raphael_beatriz.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="And_Port_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Not_Port_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Or_Port_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Somador_1_bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ULA_1_bit_clock_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ULA_1_bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ULA_4_bits_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ULA_4_bits_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ULA_4_bits_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1748018434" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1748018434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748023700" xil_pn:in_ck="2015256936593072097" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1748023700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="And_Port.vhd"/>
      <outfile xil_pn:name="Decodificador.vhd"/>
      <outfile xil_pn:name="Not_Port.vhd"/>
      <outfile xil_pn:name="Or_Port.vhd"/>
      <outfile xil_pn:name="Or_Port_3.vhd"/>
      <outfile xil_pn:name="Or_Port_4.vhd"/>
      <outfile xil_pn:name="Somador_1_bit.vhd"/>
      <outfile xil_pn:name="ULA_1_bit.vhd"/>
      <outfile xil_pn:name="ULA_1_bit_clock.vhd"/>
      <outfile xil_pn:name="ULA_4_bits.vhd"/>
      <outfile xil_pn:name="Xor_Port.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1748022120" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3252808709262466491" xil_pn:start_ts="1748022120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748022120" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7539870457691848797" xil_pn:start_ts="1748022120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748018434" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2771991697246834123" xil_pn:start_ts="1748018434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748023700" xil_pn:in_ck="2015256936593072097" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1748023700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="And_Port.vhd"/>
      <outfile xil_pn:name="Decodificador.vhd"/>
      <outfile xil_pn:name="Not_Port.vhd"/>
      <outfile xil_pn:name="Or_Port.vhd"/>
      <outfile xil_pn:name="Or_Port_3.vhd"/>
      <outfile xil_pn:name="Or_Port_4.vhd"/>
      <outfile xil_pn:name="Somador_1_bit.vhd"/>
      <outfile xil_pn:name="ULA_1_bit.vhd"/>
      <outfile xil_pn:name="ULA_1_bit_clock.vhd"/>
      <outfile xil_pn:name="ULA_4_bits.vhd"/>
      <outfile xil_pn:name="Xor_Port.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1748023701" xil_pn:in_ck="2015256936593072097" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1065551565620013263" xil_pn:start_ts="1748023700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ULA_4_bits_beh.prj"/>
      <outfile xil_pn:name="ULA_4_bits_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1748023702" xil_pn:in_ck="-369154029846308114" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5056564042376522210" xil_pn:start_ts="1748023701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ULA_4_bits_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
