var searchData=
[
  ['dac_5fbase_0',['DAC_BASE',['../group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fboff1_1',['DAC_CR_BOFF1',['../group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fboff2_2',['DAC_CR_BOFF2',['../group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaen1_3',['DAC_CR_DMAEN1',['../group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaen2_4',['DAC_CR_DMAEN2',['../group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fen1_5',['DAC_CR_EN1',['../group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fen2_6',['DAC_CR_EN2',['../group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_7',['DAC_CR_MAMP1',['../group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f0_8',['DAC_CR_MAMP1_0',['../group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f1_9',['DAC_CR_MAMP1_1',['../group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f2_10',['DAC_CR_MAMP1_2',['../group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f3_11',['DAC_CR_MAMP1_3',['../group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_12',['DAC_CR_MAMP2',['../group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f0_13',['DAC_CR_MAMP2_0',['../group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f1_14',['DAC_CR_MAMP2_1',['../group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f2_15',['DAC_CR_MAMP2_2',['../group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f3_16',['DAC_CR_MAMP2_3',['../group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ften1_17',['DAC_CR_TEN1',['../group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ften2_18',['DAC_CR_TEN2',['../group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_19',['DAC_CR_TSEL1',['../group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f0_20',['DAC_CR_TSEL1_0',['../group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f1_21',['DAC_CR_TSEL1_1',['../group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f2_22',['DAC_CR_TSEL1_2',['../group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_23',['DAC_CR_TSEL2',['../group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f0_24',['DAC_CR_TSEL2_0',['../group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f1_25',['DAC_CR_TSEL2_1',['../group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f2_26',['DAC_CR_TSEL2_2',['../group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_27',['DAC_CR_WAVE1',['../group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_5f0_28',['DAC_CR_WAVE1_0',['../group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_5f1_29',['DAC_CR_WAVE1_1',['../group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_30',['DAC_CR_WAVE2',['../group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_5f0_31',['DAC_CR_WAVE2_0',['../group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_5f1_32',['DAC_CR_WAVE2_1',['../group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f',1,'stm32f4xx.h']]],
  ['dac_5fdhr12l1_5fdacc1dhr_33',['DAC_DHR12L1_DACC1DHR',['../group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5',1,'stm32f4xx.h']]],
  ['dac_5fdhr12l2_5fdacc2dhr_34',['DAC_DHR12L2_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab',1,'stm32f4xx.h']]],
  ['dac_5fdhr12ld_5fdacc1dhr_35',['DAC_DHR12LD_DACC1DHR',['../group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd',1,'stm32f4xx.h']]],
  ['dac_5fdhr12ld_5fdacc2dhr_36',['DAC_DHR12LD_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17',1,'stm32f4xx.h']]],
  ['dac_5fdhr12r1_5fdacc1dhr_37',['DAC_DHR12R1_DACC1DHR',['../group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d',1,'stm32f4xx.h']]],
  ['dac_5fdhr12r2_5fdacc2dhr_38',['DAC_DHR12R2_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7',1,'stm32f4xx.h']]],
  ['dac_5fdhr12rd_5fdacc1dhr_39',['DAC_DHR12RD_DACC1DHR',['../group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8',1,'stm32f4xx.h']]],
  ['dac_5fdhr12rd_5fdacc2dhr_40',['DAC_DHR12RD_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540',1,'stm32f4xx.h']]],
  ['dac_5fdhr8r1_5fdacc1dhr_41',['DAC_DHR8R1_DACC1DHR',['../group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb',1,'stm32f4xx.h']]],
  ['dac_5fdhr8r2_5fdacc2dhr_42',['DAC_DHR8R2_DACC2DHR',['../group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c',1,'stm32f4xx.h']]],
  ['dac_5fdhr8rd_5fdacc1dhr_43',['DAC_DHR8RD_DACC1DHR',['../group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d',1,'stm32f4xx.h']]],
  ['dac_5fdhr8rd_5fdacc2dhr_44',['DAC_DHR8RD_DACC2DHR',['../group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9',1,'stm32f4xx.h']]],
  ['dac_5fdor1_5fdacc1dor_45',['DAC_DOR1_DACC1DOR',['../group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a',1,'stm32f4xx.h']]],
  ['dac_5fdor2_5fdacc2dor_46',['DAC_DOR2_DACC2DOR',['../group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04',1,'stm32f4xx.h']]],
  ['dac_5fsr_5fdmaudr1_47',['DAC_SR_DMAUDR1',['../group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0',1,'stm32f4xx.h']]],
  ['dac_5fsr_5fdmaudr2_48',['DAC_SR_DMAUDR2',['../group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d',1,'stm32f4xx.h']]],
  ['dac_5fswtrigr_5fswtrig1_49',['DAC_SWTRIGR_SWTRIG1',['../group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd',1,'stm32f4xx.h']]],
  ['dac_5fswtrigr_5fswtrig2_50',['DAC_SWTRIGR_SWTRIG2',['../group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8',1,'stm32f4xx.h']]],
  ['dac_5ftypedef_51',['DAC_TypeDef',['../struct_d_a_c___type_def.html',1,'']]],
  ['data_20cache_20on_52',['Data cache                             | ON',['../system__stm32f4xx_8c.html#autotoc_md21',1,'']]],
  ['data_20counter_20functions_53',['Data Counter functions',['../group___d_m_a___group2.html',1,'']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f0_54',['DBGMCU_CR_TRACE_MODE_0',['../group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f1_55',['DBGMCU_CR_TRACE_MODE_1',['../group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e',1,'stm32f4xx.h']]],
  ['dbgmcu_5ftypedef_56',['DBGMCU_TypeDef',['../struct_d_b_g_m_c_u___type_def.html',1,'']]],
  ['dcmi_5firqn_57',['DCMI_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8',1,'stm32f4xx.h']]],
  ['dcmi_5ftypedef_58',['DCMI_TypeDef',['../struct_d_c_m_i___type_def.html',1,'']]],
  ['dcount_59',['DCOUNT',['../struct_s_d_i_o___type_def.html#a0366564e2795952d520c0de4be70020f',1,'SDIO_TypeDef']]],
  ['dcr_60',['DCR',['../struct_t_i_m___type_def.html#ad3186a43824621f049e7eff37c88ad4e',1,'TIM_TypeDef']]],
  ['dcrdr_61',['DCRDR',['../group___c_m_s_i_s__core___debug_functions.html#gab8f4bb076402b61f7be6308075a789c9',1,'CoreDebug_Type']]],
  ['dcrsr_62',['DCRSR',['../group___c_m_s_i_s__core___debug_functions.html#gafefa84bce7497652353a1b76d405d983',1,'CoreDebug_Type']]],
  ['dctrl_63',['DCTRL',['../struct_s_d_i_o___type_def.html#a801519a7af801ad43b88007bf4e2e906',1,'SDIO_TypeDef']]],
  ['debug_64',['CMSIS Core Debug',['../group___c_m_s_i_s___core_debug.html',1,'']]],
  ['debug_20functions_65',['CMSIS Core Debug Functions',['../group___c_m_s_i_s__core___debug_functions.html',1,'']]],
  ['debugmon_5fhandler_66',['DebugMon_Handler',['../stm32f4xx__it_8c.html#adbdfb05858cc36fc520974df37ec3cb0',1,'DebugMon_Handler(void):&#160;stm32f4xx_it.c'],['../stm32f4xx__it_8h.html#adbdfb05858cc36fc520974df37ec3cb0',1,'DebugMon_Handler(void):&#160;stm32f4xx_it.c']]],
  ['debugmonitor_5firqn_67',['DebugMonitor_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c',1,'stm32f4xx.h']]],
  ['definitions_68',['CMSIS Core Definitions',['../group___c_m_s_i_s__core__definitions.html',1,'']]],
  ['demcr_69',['DEMCR',['../group___c_m_s_i_s__core___debug_functions.html#ga5cdd51dbe3ebb7041880714430edd52d',1,'CoreDebug_Type']]],
  ['developers_70',['Developers',['../index.html#dev_sec',1,'']]],
  ['device_20revision_20rev_20a_71',['Supported STM32F4xx device revision    | Rev A',['../system__stm32f4xx_8c.html#autotoc_md1',1,'']]],
  ['dfr_72',['DFR',['../group___c_m_s_i_s__core___debug_functions.html#ga586a5225467262b378c0f231ccc77f86',1,'SCB_Type']]],
  ['dfsr_73',['DFSR',['../group___c_m_s_i_s__core___debug_functions.html#gad7d61d9525fa9162579c3da0b87bff8d',1,'SCB_Type']]],
  ['dhcsr_74',['DHCSR',['../group___c_m_s_i_s__core___debug_functions.html#ga25c14c022c73a725a1736e903431095d',1,'CoreDebug_Type']]],
  ['dhr12l1_75',['DHR12L1',['../struct_d_a_c___type_def.html#a5eb63912e39085e3e13d64bdb0cf38bd',1,'DAC_TypeDef']]],
  ['dhr12l2_76',['DHR12L2',['../struct_d_a_c___type_def.html#a9f612b6b3e065e810e5a2fb254d6a40b',1,'DAC_TypeDef']]],
  ['dhr12ld_77',['DHR12LD',['../struct_d_a_c___type_def.html#aea4d055e3697999b44cdcf2702d79d40',1,'DAC_TypeDef']]],
  ['dhr12r1_78',['DHR12R1',['../struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5',1,'DAC_TypeDef']]],
  ['dhr12r2_79',['DHR12R2',['../struct_d_a_c___type_def.html#ab1f777540c487c26bf27e6fa37a644cc',1,'DAC_TypeDef']]],
  ['dhr12rd_80',['DHR12RD',['../struct_d_a_c___type_def.html#affa5cc9fe0cc9eb594d703bdc9d9abd9',1,'DAC_TypeDef']]],
  ['dhr8r1_81',['DHR8R1',['../struct_d_a_c___type_def.html#a3a382d341fb608a04390bacb8c00b0f0',1,'DAC_TypeDef']]],
  ['dhr8r2_82',['DHR8R2',['../struct_d_a_c___type_def.html#a3b096b71656f8fb32cd18b4c8b1d2334',1,'DAC_TypeDef']]],
  ['dhr8rd_83',['DHR8RD',['../struct_d_a_c___type_def.html#a03f8d95bbf0ce3a53cb79506d5bf995a',1,'DAC_TypeDef']]],
  ['dier_84',['DIER',['../struct_t_i_m___type_def.html#a25b145e57a694bb384eee08fcd107c3a',1,'TIM_TypeDef']]],
  ['din_85',['DIN',['../struct_h_a_s_h___type_def.html#ac4f283960465f7a1d318ed66d4b88f74',1,'HASH_TypeDef']]],
  ['display_20terminal_20manual_86',['VGA Display Terminal Manual',['../index.html',1,'']]],
  ['dlen_87',['DLEN',['../struct_s_d_i_o___type_def.html#aa98ab507ed05468ca4baccd1731231cd',1,'SDIO_TypeDef']]],
  ['dma_88',['DMA',['../group___d_m_a.html',1,'']]],
  ['dma_20and_20flags_20management_20functions_89',['Interrupts DMA and flags management functions',['../group___t_i_m___group5.html',1,'']]],
  ['dma1_5fstream0_5firqn_90',['DMA1_Stream0_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c',1,'stm32f4xx.h']]],
  ['dma1_5fstream1_5firqn_91',['DMA1_Stream1_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285',1,'stm32f4xx.h']]],
  ['dma1_5fstream2_5firqn_92',['DMA1_Stream2_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8',1,'stm32f4xx.h']]],
  ['dma1_5fstream3_5firqn_93',['DMA1_Stream3_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2',1,'stm32f4xx.h']]],
  ['dma1_5fstream4_5firqn_94',['DMA1_Stream4_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a',1,'stm32f4xx.h']]],
  ['dma1_5fstream5_5firqn_95',['DMA1_Stream5_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e',1,'stm32f4xx.h']]],
  ['dma1_5fstream6_5firqn_96',['DMA1_Stream6_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486',1,'stm32f4xx.h']]],
  ['dma1_5fstream7_5firqn_97',['DMA1_Stream7_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8',1,'stm32f4xx.h']]],
  ['dma2_5fstream0_5firqn_98',['DMA2_Stream0_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb',1,'stm32f4xx.h']]],
  ['dma2_5fstream1_5firqn_99',['DMA2_Stream1_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb',1,'stm32f4xx.h']]],
  ['dma2_5fstream2_5firqn_100',['DMA2_Stream2_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36',1,'stm32f4xx.h']]],
  ['dma2_5fstream3_5firqn_101',['DMA2_Stream3_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4',1,'stm32f4xx.h']]],
  ['dma2_5fstream4_5firqn_102',['DMA2_Stream4_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0',1,'stm32f4xx.h']]],
  ['dma2_5fstream5_5firqn_103',['DMA2_Stream5_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03',1,'stm32f4xx.h']]],
  ['dma2_5fstream6_5firqn_104',['DMA2_Stream6_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800',1,'stm32f4xx.h']]],
  ['dma2_5fstream7_5firqn_105',['DMA2_Stream7_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77',1,'stm32f4xx.h']]],
  ['dma_5fbuffersize_106',['DMA_BufferSize',['../struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5',1,'DMA_InitTypeDef']]],
  ['dma_5fchannel_107',['DMA_Channel',['../struct_d_m_a___init_type_def.html#a68cba36c380e7297b23b09a16c809969',1,'DMA_InitTypeDef']]],
  ['dma_5fchannel_108',['DMA_channel',['../group___d_m_a__channel.html',1,'']]],
  ['dma_5fcircular_5fnormal_5fmode_109',['DMA_circular_normal_mode',['../group___d_m_a__circular__normal__mode.html',1,'']]],
  ['dma_5fclearflag_110',['DMA_ClearFlag',['../group___d_m_a___group4.html#ga510d62b4051f5a5de164e84b266b851d',1,'DMA_ClearFlag(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga510d62b4051f5a5de164e84b266b851d',1,'DMA_ClearFlag(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c']]],
  ['dma_5fclearitpendingbit_111',['DMA_ClearITPendingBit',['../group___d_m_a___group4.html#gad5433018889cd36140d98bb380c4e76e',1,'DMA_ClearITPendingBit(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e',1,'DMA_ClearITPendingBit(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c']]],
  ['dma_5fcmd_112',['DMA_Cmd',['../group___d_m_a___group1.html#gab2bea22f9f6dc62fdd7afb385a0c1f73',1,'DMA_Cmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#gab2bea22f9f6dc62fdd7afb385a0c1f73',1,'DMA_Cmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c']]],
  ['dma_5fdata_5fbuffer_5fsize_113',['DMA_data_buffer_size',['../group___d_m_a__data__buffer__size.html',1,'']]],
  ['dma_5fdata_5ftransfer_5fdirection_114',['DMA_data_transfer_direction',['../group___d_m_a__data__transfer__direction.html',1,'']]],
  ['dma_5fdeinit_115',['DMA_DeInit',['../group___d_m_a___group1.html#ga38d4a4ab8990299f8a6cf064e1e811d0',1,'DMA_DeInit(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga38d4a4ab8990299f8a6cf064e1e811d0',1,'DMA_DeInit(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fdir_116',['DMA_DIR',['../struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1',1,'DMA_InitTypeDef']]],
  ['dma_5fdoublebuffermodecmd_117',['DMA_DoubleBufferModeCmd',['../group___d_m_a___group3.html#ga7fe09e62ea3125db384829dab59ebe3e',1,'DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga7fe09e62ea3125db384829dab59ebe3e',1,'DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState):&#160;stm32f4xx_dma.c']]],
  ['dma_5fdoublebuffermodeconfig_118',['DMA_DoubleBufferModeConfig',['../group___d_m_a___group3.html#ga8d0957e50302efaf48a16c62d14c9ca8',1,'DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga8d0957e50302efaf48a16c62d14c9ca8',1,'DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory):&#160;stm32f4xx_dma.c']]],
  ['dma_5fexported_5fconstants_119',['DMA_Exported_Constants',['../group___d_m_a___exported___constants.html',1,'']]],
  ['dma_5ffifo_5fdirect_5fmode_120',['DMA_fifo_direct_mode',['../group___d_m_a__fifo__direct__mode.html',1,'']]],
  ['dma_5ffifo_5fstatus_5flevel_121',['DMA_fifo_status_level',['../group___d_m_a__fifo__status__level.html',1,'']]],
  ['dma_5ffifo_5fthreshold_5flevel_122',['DMA_fifo_threshold_level',['../group___d_m_a__fifo__threshold__level.html',1,'']]],
  ['dma_5ffifomode_123',['DMA_FIFOMode',['../struct_d_m_a___init_type_def.html#a56198043a8d5f2e25a87a79cbe2a3aa5',1,'DMA_InitTypeDef']]],
  ['dma_5ffifothreshold_124',['DMA_FIFOThreshold',['../struct_d_m_a___init_type_def.html#a5dbf46e6177ea71b38119e5442a9fb36',1,'DMA_InitTypeDef']]],
  ['dma_5fflags_5fdefinition_125',['DMA_flags_definition',['../group___d_m_a__flags__definition.html',1,'']]],
  ['dma_5fflow_5fcontroller_5fdefinitions_126',['DMA_flow_controller_definitions',['../group___d_m_a__flow__controller__definitions.html',1,'']]],
  ['dma_5fflowcontrollerconfig_127',['DMA_FlowControllerConfig',['../group___d_m_a___group1.html#ga77f7628f6be9d6d088127eceb090b8b2',1,'DMA_FlowControllerConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FlowCtrl):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga77f7628f6be9d6d088127eceb090b8b2',1,'DMA_FlowControllerConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FlowCtrl):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetcmdstatus_128',['DMA_GetCmdStatus',['../group___d_m_a___group4.html#gaa4d631cdd6cd020106435f30c0c6fb15',1,'DMA_GetCmdStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#gaa4d631cdd6cd020106435f30c0c6fb15',1,'DMA_GetCmdStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetcurrdatacounter_129',['DMA_GetCurrDataCounter',['../group___d_m_a___group2.html#ga4a76444a92423f5f15a4328738d6dc46',1,'DMA_GetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga4a76444a92423f5f15a4328738d6dc46',1,'DMA_GetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetcurrentmemorytarget_130',['DMA_GetCurrentMemoryTarget',['../group___d_m_a___group3.html#ga74b6624f9faa2f43c9369ddbdeab241c',1,'DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga74b6624f9faa2f43c9369ddbdeab241c',1,'DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetfifostatus_131',['DMA_GetFIFOStatus',['../group___d_m_a___group4.html#ga9893809a7067861ec111f7d712ebf28d',1,'DMA_GetFIFOStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga9893809a7067861ec111f7d712ebf28d',1,'DMA_GetFIFOStatus(DMA_Stream_TypeDef *DMAy_Streamx):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetflagstatus_132',['DMA_GetFlagStatus',['../group___d_m_a___group4.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411',1,'DMA_GetFlagStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411',1,'DMA_GetFlagStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG):&#160;stm32f4xx_dma.c']]],
  ['dma_5fgetitstatus_133',['DMA_GetITStatus',['../group___d_m_a___group4.html#gad0ccf5f6548bd7cf8f2cae30393bb716',1,'DMA_GetITStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#gad0ccf5f6548bd7cf8f2cae30393bb716',1,'DMA_GetITStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT):&#160;stm32f4xx_dma.c']]],
  ['dma_5finit_134',['DMA_Init',['../group___d_m_a___group1.html#gaced8a4149acfb0a50b50e63273a87148',1,'DMA_Init(DMA_Stream_TypeDef *DMAy_Streamx, DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#gaced8a4149acfb0a50b50e63273a87148',1,'DMA_Init(DMA_Stream_TypeDef *DMAy_Streamx, DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c']]],
  ['dma_5finittypedef_135',['DMA_InitTypeDef',['../struct_d_m_a___init_type_def.html',1,'']]],
  ['dma_5finterrupt_5fenable_5fdefinitions_136',['DMA_interrupt_enable_definitions',['../group___d_m_a__interrupt__enable__definitions.html',1,'']]],
  ['dma_5finterrupts_5fdefinitions_137',['DMA_interrupts_definitions',['../group___d_m_a__interrupts__definitions.html',1,'']]],
  ['dma_5fitconfig_138',['DMA_ITConfig',['../group___d_m_a___group4.html#gab9c469a3f5d4aca5c97dee798ffc2f05',1,'DMA_ITConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#gab9c469a3f5d4aca5c97dee798ffc2f05',1,'DMA_ITConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState):&#160;stm32f4xx_dma.c']]],
  ['dma_5fmemory0baseaddr_139',['DMA_Memory0BaseAddr',['../struct_d_m_a___init_type_def.html#a93227da797b033f9bc87523e1cfd8bbb',1,'DMA_InitTypeDef']]],
  ['dma_5fmemory_5fburst_140',['DMA_memory_burst',['../group___d_m_a__memory__burst.html',1,'']]],
  ['dma_5fmemory_5fdata_5fsize_141',['DMA_memory_data_size',['../group___d_m_a__memory__data__size.html',1,'']]],
  ['dma_5fmemory_5fincremented_5fmode_142',['DMA_memory_incremented_mode',['../group___d_m_a__memory__incremented__mode.html',1,'']]],
  ['dma_5fmemory_5ftargets_5fdefinitions_143',['DMA_memory_targets_definitions',['../group___d_m_a__memory__targets__definitions.html',1,'']]],
  ['dma_5fmemoryburst_144',['DMA_MemoryBurst',['../struct_d_m_a___init_type_def.html#a10bdf685aa58035632ead27b61fe4ffd',1,'DMA_InitTypeDef']]],
  ['dma_5fmemorydatasize_145',['DMA_MemoryDataSize',['../struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f',1,'DMA_InitTypeDef']]],
  ['dma_5fmemoryinc_146',['DMA_MemoryInc',['../struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1',1,'DMA_InitTypeDef']]],
  ['dma_5fmemorytargetconfig_147',['DMA_MemoryTargetConfig',['../group___d_m_a___group3.html#ga4ebcffd32eb6968ac61cfb64a6bae258',1,'DMA_MemoryTargetConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga4ebcffd32eb6968ac61cfb64a6bae258',1,'DMA_MemoryTargetConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget):&#160;stm32f4xx_dma.c']]],
  ['dma_5fmode_148',['DMA_Mode',['../struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheral_5fburst_149',['DMA_peripheral_burst',['../group___d_m_a__peripheral__burst.html',1,'']]],
  ['dma_5fperipheral_5fdata_5fsize_150',['DMA_peripheral_data_size',['../group___d_m_a__peripheral__data__size.html',1,'']]],
  ['dma_5fperipheral_5fincrement_5foffset_151',['DMA_peripheral_increment_offset',['../group___d_m_a__peripheral__increment__offset.html',1,'']]],
  ['dma_5fperipheral_5fincremented_5fmode_152',['DMA_peripheral_incremented_mode',['../group___d_m_a__peripheral__incremented__mode.html',1,'']]],
  ['dma_5fperipheralbaseaddr_153',['DMA_PeripheralBaseAddr',['../struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheralburst_154',['DMA_PeripheralBurst',['../struct_d_m_a___init_type_def.html#a331a1d487dba9bcba3f58e136bb91bc1',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheraldatasize_155',['DMA_PeripheralDataSize',['../struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554',1,'DMA_InitTypeDef']]],
  ['dma_5fperipheralinc_156',['DMA_PeripheralInc',['../struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2',1,'DMA_InitTypeDef']]],
  ['dma_5fperiphincoffsetsizeconfig_157',['DMA_PeriphIncOffsetSizeConfig',['../group___d_m_a___group1.html#ga210a9861460b3c9b3fa14fdc1a949744',1,'DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_Pincos):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga210a9861460b3c9b3fa14fdc1a949744',1,'DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_Pincos):&#160;stm32f4xx_dma.c']]],
  ['dma_5fpriority_158',['DMA_Priority',['../struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0',1,'DMA_InitTypeDef']]],
  ['dma_5fpriority_5flevel_159',['DMA_priority_level',['../group___d_m_a__priority__level.html',1,'']]],
  ['dma_5fprivate_5ffunctions_160',['DMA_Private_Functions',['../group___d_m_a___private___functions.html',1,'']]],
  ['dma_5fsetcurrdatacounter_161',['DMA_SetCurrDataCounter',['../group___d_m_a___group2.html#ga6a11a2c951cff59b125ba8857d44e3f3',1,'DMA_SetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx, uint16_t Counter):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga6a11a2c951cff59b125ba8857d44e3f3',1,'DMA_SetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx, uint16_t Counter):&#160;stm32f4xx_dma.c']]],
  ['dma_5fstream_5ftypedef_162',['DMA_Stream_TypeDef',['../struct_d_m_a___stream___type_def.html',1,'']]],
  ['dma_5fstructinit_163',['DMA_StructInit',['../group___d_m_a___group1.html#ga0f7f95f750a90a6824f4e9b6f58adc7e',1,'DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c'],['../group___d_m_a.html#ga0f7f95f750a90a6824f4e9b6f58adc7e',1,'DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct):&#160;stm32f4xx_dma.c']]],
  ['dma_5ftypedef_164',['DMA_TypeDef',['../struct_d_m_a___type_def.html',1,'']]],
  ['dmacr_165',['DMACR',['../struct_c_r_y_p___type_def.html#ad525241894427fc83a16e3370bb5b1d8',1,'CRYP_TypeDef']]],
  ['dmar_166',['DMAR',['../struct_t_i_m___type_def.html#a4e0fbb52e6dd4bdabcb3f3b2f4bae40c',1,'TIM_TypeDef']]],
  ['dor1_167',['DOR1',['../struct_d_a_c___type_def.html#a50b4f0b0d2a376f729c8d7acf47864c3',1,'DAC_TypeDef']]],
  ['dor2_168',['DOR2',['../struct_d_a_c___type_def.html#a1bde8391647d6422b39ab5ba4f13848b',1,'DAC_TypeDef']]],
  ['double_20buffer_20mode_20functions_169',['Double Buffer mode functions',['../group___d_m_a___group3.html',1,'']]],
  ['dout_170',['DOUT',['../struct_c_r_y_p___type_def.html#a0b3e1f1551d11a01f7b2356e91281e7d',1,'CRYP_TypeDef']]],
  ['dr_171',['DR',['../struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9',1,'ADC_TypeDef::DR'],['../struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef',1,'CRC_TypeDef::DR'],['../struct_d_c_m_i___type_def.html#a266cec1031b0be730b0e35523f5e2934',1,'DCMI_TypeDef::DR'],['../struct_i2_c___type_def.html#a5c1551b886fbb8e801b9203f6d7dc7c5',1,'I2C_TypeDef::DR'],['../struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96',1,'RTC_TypeDef::DR'],['../struct_s_p_i___type_def.html#ae192c943732b6ab5e5611e860cc05544',1,'SPI_TypeDef::DR'],['../struct_u_s_a_r_t___type_def.html#accee34aaec89aad4aeef512bba173ae5',1,'USART_TypeDef::DR'],['../struct_c_r_y_p___type_def.html#ab478a4717a3fa209b9c060ecaf70c9a1',1,'CRYP_TypeDef::DR'],['../struct_r_n_g___type_def.html#a89f3352fb11cca430aaecc0c9b49c6d3',1,'RNG_TypeDef::DR']]],
  ['dtimer_172',['DTIMER',['../struct_s_d_i_o___type_def.html#a5af1984c7c00890598ca74fc85449f9f',1,'SDIO_TypeDef']]]
];
