m255
K3
13
cModel Technology
Z0 dC:\Users\wswil\Documents\02-Uni\Year 4\Module Notes\ELEC373 - Dig Syst Design\Assignment 1\Verilog\tx_shift_register\simulation\qsim
vtx_shift_register
Z1 !s100 gH1e20=IaN]3GLikPM@a32
Z2 IbO1fNfmm`]KlSF0LGjR^C2
Z3 VOCWRU^5Q6cMPHHiKM[1YT3
Z4 dC:\Users\wswil\Documents\02_Uni\Year 4\Module Notes\ELEC373 - Dig Syst Design\Assignment 1\Verilog\tx_shift_register\simulation\qsim
Z5 w1700858933
Z6 8tx_shift_register.vo
Z7 Ftx_shift_register.vo
L0 31
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -work|work|tx_shift_register.vo|
Z10 o-work work -O0
!i10b 1
!s85 0
Z11 !s108 1700858934.767000
Z12 !s107 tx_shift_register.vo|
!s101 -O0
vtx_shift_register_vlg_check_tst
!i10b 1
Z13 !s100 PICP9CmCnnQb4ZcbB6GMY3
Z14 IPCd4DP1e:MzaYIEBBc0E`2
Z15 VF=4a3WQ452[F:Gm41@7n`3
R4
Z16 w1700858931
Z17 8tx_shift_register.vt
Z18 Ftx_shift_register.vt
L0 65
R8
r1
!s85 0
31
Z19 !s108 1700858934.862000
Z20 !s107 tx_shift_register.vt|
Z21 !s90 -work|work|tx_shift_register.vt|
!s101 -O0
R10
vtx_shift_register_vlg_sample_tst
!i10b 1
Z22 !s100 WZPX>kJLVTflEIJ8g8=Nl0
Z23 IGTfioCQ^cb_[DX]9VWO^J2
Z24 V;QamVY9fFB^05Ze;[n2nC1
R4
R16
R17
R18
L0 29
R8
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R10
vtx_shift_register_vlg_vec_tst
!i10b 1
Z25 !s100 BfcElBWlAD74R<H^ACjMR3
Z26 I?MZ?DzY:B_dkfY`Pn7TYO0
Z27 V:iX9IKcbRI9ZlGdU<@PDz0
R4
R16
R17
R18
Z28 L0 160
R8
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R10
