Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Aug 27 01:55:17 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-406627711.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.342        0.000                      0                12210        0.031        0.000                      0                12206        0.264        0.000                       0                  3833  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           2.922        0.000                      0                   13        0.210        0.000                      0                   13        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                   31.710        0.000                      0                  443        0.046        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                   29.552        0.000                      0                  223        0.122        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                       0.342        0.000                      0                11527        0.031        0.000                      0                11527        3.750        0.000                       0                  3478  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.633        0.000                      0                    1                                                                        
                   eth_rx_clk               2.432        0.000                      0                    1                                                                        
                   eth_tx_clk               2.452        0.000                      0                    1                                                                        
                   sys_clk                  2.386        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.478ns (34.114%)  route 0.923ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478     6.682 r  FDPE_3/Q
                         net (fo=5, routed)           0.923     7.605    clk200_rst
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X62Y25         FDSE (Setup_fdse_C_S)       -0.600    10.527    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.478ns (34.114%)  route 0.923ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478     6.682 r  FDPE_3/Q
                         net (fo=5, routed)           0.923     7.605    clk200_rst
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X62Y25         FDSE (Setup_fdse_C_S)       -0.600    10.527    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.478ns (34.114%)  route 0.923ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478     6.682 r  FDPE_3/Q
                         net (fo=5, routed)           0.923     7.605    clk200_rst
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X62Y25         FDSE (Setup_fdse_C_S)       -0.600    10.527    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.478ns (34.114%)  route 0.923ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.478     6.682 r  FDPE_3/Q
                         net (fo=5, routed)           0.923     7.605    clk200_rst
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X62Y25         FDSE (Setup_fdse_C_S)       -0.600    10.527    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.527    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.580ns (28.327%)  route 1.468ns (71.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.468     8.125    netsoc_reset_counter[0]
    SLICE_X62Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.249 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.249    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X62Y25         FDSE (Setup_fdse_C_D)        0.031    11.180    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.180    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.606ns (29.225%)  route 1.468ns (70.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.468     8.125    netsoc_reset_counter[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.150     8.275 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.275    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X62Y25         FDSE (Setup_fdse_C_D)        0.075    11.224    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.718ns (36.216%)  route 1.265ns (63.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.265     7.885    netsoc_reset_counter[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.299     8.184 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.184    netsoc_ic_reset_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)        0.029    11.156    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.580ns (29.759%)  route 1.369ns (70.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.658 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.369     8.027    netsoc_reset_counter[0]
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     8.151 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.151    netsoc_reset_counter0[0]
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X62Y25         FDSE (Setup_fdse_C_D)        0.029    11.178    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.178    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.580ns (34.160%)  route 1.118ns (65.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.928     7.586    netsoc_reset_counter[2]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.710 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.900    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X62Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.580ns (34.160%)  route 1.118ns (65.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.456     6.658 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.928     7.586    netsoc_reset_counter[2]
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.710 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.900    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X62Y25         FDSE (Setup_fdse_C_CE)      -0.205    10.944    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  3.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.299%)  route 0.128ns (40.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.128     2.126    netsoc_reset_counter[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.171 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.171    netsoc_ic_reset_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.091     1.961    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.190ns (45.576%)  route 0.227ns (54.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.227     2.225    netsoc_reset_counter[2]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.049     2.274 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.274    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X62Y25         FDSE (Hold_fdse_C_D)         0.107     1.964    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.048%)  route 0.227ns (54.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.227     2.225    netsoc_reset_counter[2]
    SLICE_X62Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.270 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.270    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X62Y25         FDSE (Hold_fdse_C_D)         0.092     1.949    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.847%)  route 0.179ns (44.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.123     2.108    netsoc_reset_counter[3]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.206 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.262    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X62Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.847%)  route 0.179ns (44.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.123     2.108    netsoc_reset_counter[3]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.206 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.262    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X62Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.847%)  route 0.179ns (44.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.123     2.108    netsoc_reset_counter[3]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.206 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.262    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X62Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.847%)  route 0.179ns (44.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.123     2.108    netsoc_reset_counter[3]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.098     2.206 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.262    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X62Y25         FDSE (Hold_fdse_C_CE)       -0.039     1.818    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.226ns (36.612%)  route 0.391ns (63.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.391     2.377    netsoc_reset_counter[1]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.098     2.475 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.475    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X62Y25         FDSE (Hold_fdse_C_D)         0.107     1.964    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.232%)  route 0.311ns (67.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.148     2.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.311     2.318    clk200_rst
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X62Y25         FDSE (Hold_fdse_C_S)        -0.071     1.799    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.232%)  route 0.311ns (67.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE (Prop_fdpe_C_Q)         0.148     2.006 r  FDPE_3/Q
                         net (fo=5, routed)           0.311     2.318    clk200_rst
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X62Y25         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X62Y25         FDSE (Hold_fdse_C_S)        -0.071     1.799    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.518    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y25     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y25     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y25     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.710ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 1.200ns (14.897%)  route 6.855ns (85.103%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.544     8.004    ethmac_crc32_checker_sink_sink_ready
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.128 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           1.031     9.159    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     9.283 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.337     9.620    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X50Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X50Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X50Y45         FDRE (Setup_fdre_C_CE)      -0.169    41.330    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.330    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 31.710    

Slack (MET) :             31.710ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 1.200ns (14.897%)  route 6.855ns (85.103%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.544     8.004    ethmac_crc32_checker_sink_sink_ready
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.128 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           1.031     9.159    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     9.283 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.337     9.620    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X50Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X50Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X50Y45         FDRE (Setup_fdre_C_CE)      -0.169    41.330    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.330    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 31.710    

Slack (MET) :             31.710ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 1.200ns (14.897%)  route 6.855ns (85.103%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.544     8.004    ethmac_crc32_checker_sink_sink_ready
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.128 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           1.031     9.159    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     9.283 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.337     9.620    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X50Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X50Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X50Y45         FDRE (Setup_fdre_C_CE)      -0.169    41.330    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.330    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 31.710    

Slack (MET) :             31.710ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 1.200ns (14.897%)  route 6.855ns (85.103%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.544     8.004    ethmac_crc32_checker_sink_sink_ready
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.128 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           1.031     9.159    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.124     9.283 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.337     9.620    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X50Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X50Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X50Y45         FDRE (Setup_fdre_C_CE)      -0.169    41.330    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.330    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 31.710    

Slack (MET) :             31.744ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 1.554ns (18.903%)  route 6.667ns (81.097%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 41.454 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.544     8.004    ethmac_crc32_checker_sink_sink_ready
    SLICE_X50Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.128 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           1.025     9.153    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X49Y45         LUT3 (Prop_lut3_I2_O)        0.152     9.305 f  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.154     9.459    ethphy_liteethphymiirx_converter_converter_strobe_all_i_2_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.326     9.785 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.785    ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.454    41.454    eth_rx_clk
    SLICE_X49Y45         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.079    41.533    
                         clock uncertainty           -0.035    41.498    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)        0.031    41.529    ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.529    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 31.744    

Slack (MET) :             31.845ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.076ns (13.647%)  route 6.809ns (86.353%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.444     7.904    ethmac_crc32_checker_sink_sink_ready
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.028 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.421     9.449    ethmac_crc32_checker_crc_ce
    SLICE_X55Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X55Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[16]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X55Y43         FDSE (Setup_fdse_C_CE)      -0.205    41.294    ethmac_crc32_checker_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                 31.845    

Slack (MET) :             31.845ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.076ns (13.647%)  route 6.809ns (86.353%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.444     7.904    ethmac_crc32_checker_sink_sink_ready
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.028 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.421     9.449    ethmac_crc32_checker_crc_ce
    SLICE_X55Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X55Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X55Y43         FDSE (Setup_fdse_C_CE)      -0.205    41.294    ethmac_crc32_checker_crc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                 31.845    

Slack (MET) :             31.845ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.076ns (13.647%)  route 6.809ns (86.353%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.444     7.904    ethmac_crc32_checker_sink_sink_ready
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.028 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.421     9.449    ethmac_crc32_checker_crc_ce
    SLICE_X55Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X55Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X55Y43         FDSE (Setup_fdse_C_CE)      -0.205    41.294    ethmac_crc32_checker_crc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                 31.845    

Slack (MET) :             31.845ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.076ns (13.647%)  route 6.809ns (86.353%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.444     7.904    ethmac_crc32_checker_sink_sink_ready
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.028 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.421     9.449    ethmac_crc32_checker_crc_ce
    SLICE_X55Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X55Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[8]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X55Y43         FDSE (Setup_fdse_C_CE)      -0.205    41.294    ethmac_crc32_checker_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                 31.845    

Slack (MET) :             31.881ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.076ns (13.647%)  route 6.809ns (86.353%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.564     1.564    eth_rx_clk
    SLICE_X37Y38         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  ethmac_rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.144     3.164    ethmac_rx_cdc_graycounter0_q[5]
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124     3.288 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.658     3.947    storage_12_reg_i_9_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.071 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.316     5.387    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.825     6.336    p_264_in
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.460 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.444     7.904    ethmac_crc32_checker_sink_sink_ready
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.028 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.421     9.449    ethmac_crc32_checker_crc_ce
    SLICE_X54Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X54Y43         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[23]/C
                         clock pessimism              0.079    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X54Y43         FDSE (Setup_fdse_C_CE)      -0.169    41.330    ethmac_crc32_checker_crc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         41.330    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                 31.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X47Y44         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.935    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.836     0.836    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X47Y44         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.935    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.836     0.836    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X47Y44         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.935    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.836     0.836    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X47Y44         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.935    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.836     0.836    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X47Y44         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.935    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.836     0.836    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X47Y44         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.935    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.836     0.836    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X47Y44         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.935    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y44         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.836     0.836    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y44         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X47Y44         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.935    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X46Y44         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.836     0.836    storage_10_reg_0_7_6_7/WCLK
    SLICE_X46Y44         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.411%)  route 0.228ns (60.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X52Y42         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.148     0.715 r  ethmac_rx_converter_converter_source_payload_data_reg[6]/Q
                         net (fo=1, routed)           0.228     0.942    ethmac_rx_converter_converter_source_payload_data[6]
    RAMB36_X1Y8          RAMB36E1                                     r  storage_12_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.879     0.879    eth_rx_clk
    RAMB36_X1Y8          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.243     0.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.206%)  route 0.229ns (60.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X52Y42         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.148     0.715 r  ethmac_rx_converter_converter_source_payload_data_reg[9]/Q
                         net (fo=1, routed)           0.229     0.944    ethmac_rx_converter_converter_source_payload_data[9]
    RAMB36_X1Y8          RAMB36E1                                     r  storage_12_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.879     0.879    eth_rx_clk
    RAMB36_X1Y8          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     0.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X52Y64  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X52Y64  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y37  xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y37  xilinxmultiregimpl7_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y37  xilinxmultiregimpl7_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y37  xilinxmultiregimpl7_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y38  xilinxmultiregimpl7_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y37  xilinxmultiregimpl7_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y37  xilinxmultiregimpl7_regs0_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y44  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y44  storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y43  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.552ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.859ns  (logic 1.782ns (18.074%)  route 8.077ns (81.926%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.592     8.963    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT3 (Prop_lut3_I2_O)        0.118     9.081 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.895     9.976    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.326    10.302 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.108    11.411    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.485    41.485    eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.564    
                         clock uncertainty           -0.035    41.529    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.963    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.963    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                 29.552    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 1.782ns (18.171%)  route 8.025ns (81.829%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.592     8.963    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT3 (Prop_lut3_I2_O)        0.118     9.081 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.885     9.966    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y28         LUT5 (Prop_lut5_I2_O)        0.326    10.292 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.066    11.358    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.485    41.485    eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.564    
                         clock uncertainty           -0.035    41.529    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.963    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.963    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.625ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.786ns  (logic 1.586ns (16.207%)  route 8.200ns (83.793%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.002     9.373    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.497 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.833    10.329    storage_11_reg_i_46_n_0
    SLICE_X38Y28         LUT4 (Prop_lut4_I1_O)        0.124    10.453 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.884    11.337    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.485    41.485    eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.564    
                         clock uncertainty           -0.035    41.529    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.963    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.963    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                 29.625    

Slack (MET) :             29.831ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 1.782ns (18.601%)  route 7.798ns (81.399%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.592     8.963    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT3 (Prop_lut3_I2_O)        0.118     9.081 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.875     9.956    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.326    10.282 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.850    11.131    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.485    41.485    eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.564    
                         clock uncertainty           -0.035    41.529    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.963    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.963    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                 29.831    

Slack (MET) :             29.944ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 1.612ns (16.583%)  route 8.109ns (83.417%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.002     9.373    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.497 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.981    10.478    storage_11_reg_i_46_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.150    10.628 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.644    11.272    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X36Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X36Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)       -0.264    41.216    ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.216    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 29.944    

Slack (MET) :             29.946ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 1.612ns (16.579%)  route 8.111ns (83.421%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.002     9.373    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.497 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.981    10.478    storage_11_reg_i_46_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.150    10.628 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.646    11.274    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X36Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X36Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)       -0.260    41.220    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.220    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                 29.946    

Slack (MET) :             29.977ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 1.782ns (18.890%)  route 7.652ns (81.110%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.592     8.963    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT3 (Prop_lut3_I2_O)        0.118     9.081 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.741     9.822    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.326    10.148 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.837    10.985    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.485    41.485    eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.564    
                         clock uncertainty           -0.035    41.529    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.963    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.963    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                 29.977    

Slack (MET) :             30.083ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 1.782ns (19.104%)  route 7.546ns (80.896%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.592     8.963    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT3 (Prop_lut3_I2_O)        0.118     9.081 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.632     9.713    ethmac_tx_converter_converter_mux__0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.326    10.039 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.840    10.879    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.485    41.485    eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.564    
                         clock uncertainty           -0.035    41.529    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.963    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.963    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                 30.083    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 1.586ns (16.401%)  route 8.084ns (83.599%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.002     9.373    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.497 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.981    10.478    storage_11_reg_i_46_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I3_O)        0.124    10.602 r  ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.619    11.222    ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X36Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X36Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)       -0.061    41.419    ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.419    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.564ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 1.782ns (19.053%)  route 7.571ns (80.947%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.551     1.551    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.419     1.970 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.965     2.935    xilinxmultiregimpl4_regs1[0]
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.299     3.234 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.729     3.963    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.087 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.583     4.670    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.794 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.184     5.978    ethmac_padding_inserter_source_valid
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.124     6.102 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.866     6.968    ethmac_crc32_inserter_source_valid
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.092 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.155     8.247    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.371 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.592     8.963    ethmac_tx_converter_converter_mux0
    SLICE_X41Y28         LUT3 (Prop_lut3_I2_O)        0.118     9.081 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.885     9.966    ethmac_tx_converter_converter_mux__0
    SLICE_X42Y28         LUT5 (Prop_lut5_I2_O)        0.326    10.292 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.612    10.904    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X42Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.438    41.438    eth_tx_clk
    SLICE_X42Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.093    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)       -0.028    41.468    ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 30.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X39Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.751    xilinxmultiregimpl4_regs0[2]
    SLICE_X39Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X39Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.075     0.630    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.059     0.754    xilinxmultiregimpl4_regs0[5]
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.076     0.631    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.062     0.757    xilinxmultiregimpl4_regs0[6]
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.078     0.633    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.058     0.753    xilinxmultiregimpl4_regs0[1]
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.071     0.626    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.761    xilinxmultiregimpl4_regs0[0]
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X40Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.075     0.630    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X31Y27         FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  ethmac_crc32_inserter_reg_reg[8]/Q
                         net (fo=2, routed)           0.099     0.795    p_23_in
    SLICE_X30Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.840 r  ethmac_crc32_inserter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.840    ethmac_crc32_inserter_next_reg[16]
    SLICE_X30Y27         FDSE                                         r  ethmac_crc32_inserter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X30Y27         FDSE                                         r  ethmac_crc32_inserter_reg_reg[16]/C
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y27         FDSE (Hold_fdse_C_D)         0.120     0.688    ethmac_crc32_inserter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X38Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl4_regs0[3]
    SLICE_X38Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X38Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.060     0.615    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X38Y27         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.774    xilinxmultiregimpl4_regs0[4]
    SLICE_X38Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X38Y27         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.053     0.608    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X28Y27         FDSE                                         r  ethmac_crc32_inserter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  ethmac_crc32_inserter_reg_reg[13]/Q
                         net (fo=2, routed)           0.098     0.793    p_28_in
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.838 r  ethmac_crc32_inserter_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.838    ethmac_crc32_inserter_next_reg[21]
    SLICE_X29Y27         FDSE                                         r  ethmac_crc32_inserter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X29Y27         FDSE                                         r  ethmac_crc32_inserter_reg_reg[21]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X29Y27         FDSE (Hold_fdse_C_D)         0.091     0.659    ethmac_crc32_inserter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     0.557    eth_tx_clk
    SLICE_X30Y30         FDRE                                         r  liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=14, routed)          0.082     0.803    liteethmacpreambleinserter_state[1]
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.848 r  ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.848    ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X31Y30         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.824     0.824    eth_tx_clk
    SLICE_X31Y30         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.092     0.662    ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X48Y64  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X48Y64  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y27  xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y27  xilinxmultiregimpl4_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y27  xilinxmultiregimpl4_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y27  xilinxmultiregimpl4_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y27  xilinxmultiregimpl4_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y27  xilinxmultiregimpl4_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y27  xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y26  ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y26  ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y26  ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  ethmac_crc32_inserter_reg_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  ethmac_crc32_inserter_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y26  ethmac_crc32_inserter_reg_reg[22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y26  ethmac_crc32_inserter_reg_reg[23]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y26  ethmac_crc32_inserter_reg_reg[26]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y25  ethmac_crc32_inserter_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X48Y64  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X48Y64  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X48Y64  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X48Y64  FDPE_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y27  xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y27  xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y27  xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y27  xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y27  xilinxmultiregimpl4_regs0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y27  xilinxmultiregimpl4_regs0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 2.860ns (30.584%)  route 6.491ns (69.416%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          1.032    10.248    lm32_cpu/instruction_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.124    10.372 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.535    10.907    lm32_cpu_n_149
    SLICE_X37Y25         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.431    11.431    sys_clk
    SLICE_X37Y25         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[0]/C
                         clock pessimism              0.079    11.510    
                         clock uncertainty           -0.057    11.454    
    SLICE_X37Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.249    netsoc_sdram_bankmachine1_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 2.860ns (30.584%)  route 6.491ns (69.416%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          1.032    10.248    lm32_cpu/instruction_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.124    10.372 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.535    10.907    lm32_cpu_n_149
    SLICE_X37Y25         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.431    11.431    sys_clk
    SLICE_X37Y25         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[1]/C
                         clock pessimism              0.079    11.510    
                         clock uncertainty           -0.057    11.454    
    SLICE_X37Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.249    netsoc_sdram_bankmachine1_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 2.860ns (30.584%)  route 6.491ns (69.416%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          1.032    10.248    lm32_cpu/instruction_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X37Y24         LUT5 (Prop_lut5_I0_O)        0.124    10.372 r  lm32_cpu/instruction_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.535    10.907    lm32_cpu_n_149
    SLICE_X37Y25         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.431    11.431    sys_clk
    SLICE_X37Y25         FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[3]/C
                         clock pessimism              0.079    11.510    
                         clock uncertainty           -0.057    11.454    
    SLICE_X37Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.249    netsoc_sdram_bankmachine1_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine6_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 2.860ns (30.614%)  route 6.482ns (69.386%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          1.037    10.253    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine6_level[3]_i_1/O
                         net (fo=4, routed)           0.521    10.898    lm32_cpu_n_153
    SLICE_X36Y24         FDRE                                         r  netsoc_sdram_bankmachine6_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.431    11.431    sys_clk
    SLICE_X36Y24         FDRE                                         r  netsoc_sdram_bankmachine6_level_reg[0]/C
                         clock pessimism              0.079    11.510    
                         clock uncertainty           -0.057    11.454    
    SLICE_X36Y24         FDRE (Setup_fdre_C_CE)      -0.205    11.249    netsoc_sdram_bankmachine6_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine6_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 2.860ns (30.614%)  route 6.482ns (69.386%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          1.037    10.253    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine6_level[3]_i_1/O
                         net (fo=4, routed)           0.521    10.898    lm32_cpu_n_153
    SLICE_X36Y24         FDRE                                         r  netsoc_sdram_bankmachine6_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.431    11.431    sys_clk
    SLICE_X36Y24         FDRE                                         r  netsoc_sdram_bankmachine6_level_reg[1]/C
                         clock pessimism              0.079    11.510    
                         clock uncertainty           -0.057    11.454    
    SLICE_X36Y24         FDRE (Setup_fdre_C_CE)      -0.205    11.249    netsoc_sdram_bankmachine6_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine6_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 2.860ns (30.614%)  route 6.482ns (69.386%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          1.037    10.253    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine6_level[3]_i_1/O
                         net (fo=4, routed)           0.521    10.898    lm32_cpu_n_153
    SLICE_X36Y24         FDRE                                         r  netsoc_sdram_bankmachine6_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.431    11.431    sys_clk
    SLICE_X36Y24         FDRE                                         r  netsoc_sdram_bankmachine6_level_reg[2]/C
                         clock pessimism              0.079    11.510    
                         clock uncertainty           -0.057    11.454    
    SLICE_X36Y24         FDRE (Setup_fdre_C_CE)      -0.205    11.249    netsoc_sdram_bankmachine6_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine6_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 2.860ns (30.614%)  route 6.482ns (69.386%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          1.037    10.253    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.377 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine6_level[3]_i_1/O
                         net (fo=4, routed)           0.521    10.898    lm32_cpu_n_153
    SLICE_X36Y24         FDRE                                         r  netsoc_sdram_bankmachine6_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.431    11.431    sys_clk
    SLICE_X36Y24         FDRE                                         r  netsoc_sdram_bankmachine6_level_reg[3]/C
                         clock pessimism              0.079    11.510    
                         clock uncertainty           -0.057    11.454    
    SLICE_X36Y24         FDRE (Setup_fdre_C_CE)      -0.205    11.249    netsoc_sdram_bankmachine6_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine3_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 2.860ns (30.789%)  route 6.429ns (69.211%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          0.830    10.046    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X46Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.170 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.675    10.844    lm32_cpu_n_151
    SLICE_X44Y26         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.436    11.436    sys_clk
    SLICE_X44Y26         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[1]/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X44Y26         FDRE (Setup_fdre_C_CE)      -0.205    11.254    netsoc_sdram_bankmachine3_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine3_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 2.860ns (30.789%)  route 6.429ns (69.211%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          0.830    10.046    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]
    SLICE_X46Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.170 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.675    10.844    lm32_cpu_n_151
    SLICE_X44Y26         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.436    11.436    sys_clk
    SLICE_X44Y26         FDRE                                         r  netsoc_sdram_bankmachine3_level_reg[2]/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X44Y26         FDRE (Setup_fdre_C_CE)      -0.205    11.254    netsoc_sdram_bankmachine3_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 2.984ns (31.412%)  route 6.516ns (68.588%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        1.555     1.555    sys_clk
    SLICE_X51Y23         FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.419     1.974 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.204     3.178    storage_4_reg_0_7_12_17/ADDRB0
    SLICE_X50Y25         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     3.505 r  storage_4_reg_0_7_12_17/RAMB/O
                         net (fo=3, routed)           1.009     4.514    p_0_in0_in[6]
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.348     4.862 r  netsoc_sdram_bankmachine2_count[2]_i_9/O
                         net (fo=1, routed)           0.000     4.862    netsoc_sdram_bankmachine2_count[2]_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.260 r  netsoc_sdram_bankmachine2_count_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.260    netsoc_sdram_bankmachine2_count_reg[2]_i_6_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.531 r  netsoc_sdram_bankmachine2_count_reg[2]_i_5/CO[0]
                         net (fo=5, routed)           0.601     6.132    netsoc_sdram_bankmachine2_hit
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.373     6.505 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=3, routed)           0.623     7.129    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.253 f  new_master_rdata_valid0_i_3/O
                         net (fo=14, routed)          0.612     7.865    new_master_rdata_valid0_i_3_n_0
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.150     8.015 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=9, routed)           0.875     8.889    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I1_O)        0.326     9.215 r  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=40, routed)          1.030    10.246    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.370 f  netsoc_sdram_bankmachine1_count[2]_i_3/O
                         net (fo=3, routed)           0.561    10.931    netsoc_sdram_bankmachine1_count[2]_i_3_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.055 r  netsoc_sdram_bankmachine1_count[0]_i_1/O
                         net (fo=1, routed)           0.000    11.055    netsoc_sdram_bankmachine1_count[0]_i_1_n_0
    SLICE_X57Y18         FDRE                                         r  netsoc_sdram_bankmachine1_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3479, routed)        1.446    11.446    sys_clk
    SLICE_X57Y18         FDRE                                         r  netsoc_sdram_bankmachine1_count_reg[0]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.029    11.498    netsoc_sdram_bankmachine1_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lm32_cpu/multiplier/product_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.065%)  route 0.220ns (60.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.560     0.560    lm32_cpu/multiplier/out
    SLICE_X31Y52         FDRE                                         r  lm32_cpu/multiplier/product_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/multiplier/product_reg[2]__0/Q
                         net (fo=1, routed)           0.220     0.921    lm32_cpu/multiplier/product_reg[2]__0_n_0
    SLICE_X37Y52         FDRE                                         r  lm32_cpu/multiplier/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.828     0.828    lm32_cpu/multiplier/out
    SLICE_X37Y52         FDRE                                         r  lm32_cpu/multiplier/result_reg[2]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.066     0.889    lm32_cpu/multiplier/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.919    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.830     0.830    storage_14_reg_0_1_6_11/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.919    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.830     0.830    storage_14_reg_0_1_6_11/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_14_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.919    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.830     0.830    storage_14_reg_0_1_6_11/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_14_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.919    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.830     0.830    storage_14_reg_0_1_6_11/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_14_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.919    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.830     0.830    storage_14_reg_0_1_6_11/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_14_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.919    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.830     0.830    storage_14_reg_0_1_6_11/WCLK
    SLICE_X50Y31         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMC_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_14_reg_0_1_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.919    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X50Y31         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.830     0.830    storage_14_reg_0_1_6_11/WCLK
    SLICE_X50Y31         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_14_reg_0_1_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.561     0.561    sys_clk
    SLICE_X51Y31         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.919    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X50Y31         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.830     0.830    storage_14_reg_0_1_6_11/WCLK
    SLICE_X50Y31         RAMS32                                       r  storage_14_reg_0_1_6_11/RAMD_D1/CLK
                         clock pessimism             -0.256     0.574    
    SLICE_X50Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_14_reg_0_1_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/result_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.417%)  route 0.206ns (52.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.559     0.559    lm32_cpu/mc_arithmetic/out
    SLICE_X33Y56         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  lm32_cpu/mc_arithmetic/a_reg[10]/Q
                         net (fo=2, routed)           0.206     0.906    lm32_cpu/mc_arithmetic/result_x_reg[30]_0[9]
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.045     0.951 r  lm32_cpu/mc_arithmetic/result_x[10]_i_1/O
                         net (fo=1, routed)           0.000     0.951    lm32_cpu/mc_arithmetic/result_x[10]_i_1_n_0
    SLICE_X37Y56         FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3479, routed)        0.827     0.827    lm32_cpu/mc_arithmetic/out
    SLICE_X37Y56         FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[10]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.091     0.914    lm32_cpu/mc_arithmetic/result_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y24   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y25   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35  storage_13_reg_0_1_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  storage_13_reg_0_1_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y26         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     3.858    clk200_clk
    SLICE_X64Y26         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty           -0.125     3.734    
    SLICE_X64Y26         FDPE (Setup_fdpe_C_D)       -0.035     3.699    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.699    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.633    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X52Y64         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     2.558    eth_rx_clk
    SLICE_X52Y64         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty           -0.025     2.533    
    SLICE_X52Y64         FDPE (Setup_fdpe_C_D)       -0.035     2.498    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.432    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X48Y64         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     2.558    eth_tx_clk
    SLICE_X48Y64         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty           -0.025     2.533    
    SLICE_X48Y64         FDPE (Setup_fdpe_C_D)       -0.005     2.528    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.452    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y27         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3479, routed)        0.587     2.587    sys_clk
    SLICE_X65Y27         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.587    
                         clock uncertainty           -0.129     2.457    
    SLICE_X65Y27         FDPE (Setup_fdpe_C_D)       -0.005     2.452    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.452    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.386    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.261 (r) | FAST    |     1.847 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     4.212 (r) | SLOW    |    -0.632 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.495 (r) | SLOW    |    -0.440 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.468 (r) | SLOW    |    -0.402 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.403 (r) | SLOW    |    -0.320 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.393 (r) | SLOW    |    -0.302 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     3.504 (r) | SLOW    |    -0.753 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.516 (r) | SLOW    |    -0.421 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.182 (r) | SLOW    |    -1.185 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     4.214 (r) | SLOW    |    -0.345 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.083 (r) | SLOW    |      3.156 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.947 (r) | SLOW    |      3.096 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.101 (r) | SLOW    |      3.144 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.785 (r) | SLOW    |      2.993 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.893 (r) | SLOW    |      3.049 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.553 (r) | SLOW    |      2.027 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      8.155 (r) | SLOW    |      2.296 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.305 (r) | SLOW    |      2.359 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.691 (r) | SLOW    |      2.069 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.853 (r) | SLOW    |      2.159 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      8.445 (r) | SLOW    |      2.431 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.403 (r) | SLOW    |      1.965 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.703 (r) | SLOW    |      2.095 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.731 (r) | SLOW    |      1.709 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.281 (r) | SLOW    |      1.491 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.345 (r) | SLOW    |      1.994 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.881 (r) | SLOW    |      1.768 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.485 (r) | SLOW    |      2.036 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.431 (r) | SLOW    |      1.552 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.195 (r) | SLOW    |      1.928 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.581 (r) | SLOW    |      1.616 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      8.004 (r) | SLOW    |      2.211 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.044 (r) | SLOW    |      1.819 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      8.005 (r) | SLOW    |      2.218 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.045 (r) | SLOW    |      1.815 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.064 (r) | SLOW    |      2.957 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.343 (r) | SLOW    |      2.871 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.288 (r) | SLOW    |      3.209 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.395 (r) | SLOW    |      3.520 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.189 (r) | SLOW    |      3.043 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.475 (r) | SLOW    |      3.308 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.078 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.290 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.027 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.448 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.185 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.989 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.598 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.658 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.193 ns
Ideal Clock Offset to Actual Clock: -1.399 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.495 (r) | SLOW    | -0.440 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.468 (r) | SLOW    | -0.402 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.403 (r) | SLOW    | -0.320 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.393 (r) | SLOW    | -0.302 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.495 (r) | SLOW    | -0.302 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.164 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.553 (r) | SLOW    |   2.027 (r) | FAST    |    1.272 |
ddram_dq[1]        |   8.155 (r) | SLOW    |   2.296 (r) | FAST    |    1.874 |
ddram_dq[2]        |   8.305 (r) | SLOW    |   2.359 (r) | FAST    |    2.024 |
ddram_dq[3]        |   7.691 (r) | SLOW    |   2.069 (r) | FAST    |    1.410 |
ddram_dq[4]        |   7.853 (r) | SLOW    |   2.159 (r) | FAST    |    1.572 |
ddram_dq[5]        |   8.445 (r) | SLOW    |   2.431 (r) | FAST    |    2.164 |
ddram_dq[6]        |   7.403 (r) | SLOW    |   1.965 (r) | FAST    |    1.122 |
ddram_dq[7]        |   7.703 (r) | SLOW    |   2.095 (r) | FAST    |    1.422 |
ddram_dq[8]        |   6.731 (r) | SLOW    |   1.709 (r) | FAST    |    0.450 |
ddram_dq[9]        |   6.281 (r) | SLOW    |   1.491 (r) | FAST    |    0.000 |
ddram_dq[10]       |   7.345 (r) | SLOW    |   1.994 (r) | FAST    |    1.064 |
ddram_dq[11]       |   6.881 (r) | SLOW    |   1.768 (r) | FAST    |    0.600 |
ddram_dq[12]       |   7.485 (r) | SLOW    |   2.036 (r) | FAST    |    1.204 |
ddram_dq[13]       |   6.431 (r) | SLOW    |   1.552 (r) | FAST    |    0.150 |
ddram_dq[14]       |   7.195 (r) | SLOW    |   1.928 (r) | FAST    |    0.914 |
ddram_dq[15]       |   6.581 (r) | SLOW    |   1.616 (r) | FAST    |    0.300 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.445 (r) | SLOW    |   1.491 (r) | FAST    |    2.164 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.961 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.004 (r) | SLOW    |   2.211 (r) | FAST    |    0.960 |
ddram_dqs_n[1]     |   7.044 (r) | SLOW    |   1.819 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   8.005 (r) | SLOW    |   2.218 (r) | FAST    |    0.961 |
ddram_dqs_p[1]     |   7.045 (r) | SLOW    |   1.815 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.005 (r) | SLOW    |   1.815 (r) | FAST    |    0.961 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.317 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.083 (r) | SLOW    |   3.156 (r) | FAST    |    0.298 |
eth_tx_data[1]     |   8.947 (r) | SLOW    |   3.096 (r) | FAST    |    0.163 |
eth_tx_data[2]     |   9.101 (r) | SLOW    |   3.144 (r) | FAST    |    0.317 |
eth_tx_data[3]     |   8.785 (r) | SLOW    |   2.993 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.101 (r) | SLOW    |   2.993 (r) | FAST    |    0.317 |
-------------------+-------------+---------+-------------+---------+----------+




