// Seed: 2545644443
module module_0 (
    output tri1 void id_0,
    output wor id_1
);
  logic [7:0][1 : 1  -  1] id_3, id_4;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    output supply1 id_4
    , id_7,
    input supply0 id_5
);
  assign id_1 = id_0;
  wire id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign id_7 = id_3;
  assign id_1 = 1'b0;
  wire id_10, id_11;
  wire id_12;
  tri  id_13, id_14 = id_2;
endmodule
