--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml spec_tdc.twx spec_tdc.ncd -o spec_tdc.twr spec_tdc.pcf

Design file:              spec_tdc.ncd
Physical constraint file: spec_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 869 paths analyzed, 297 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.421ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/pll_status_synch_0 (ILOGIC_X24Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     43.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/pll_status_synch_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.784ns (Levels of Logic = 0)
  Clock Path Skew:      0.398ns (0.909 - 0.511)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/pll_status_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    ILOGIC_X24Y0.SR      net (fanout=24)       5.603   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    ILOGIC_X24Y0.CLK0    Tisrck                0.734   cmp_tdc_clks_rsts_mgment/pll_status_synch<0>
                                                       cmp_tdc_clks_rsts_mgment/pll_status_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      6.784ns (1.181ns logic, 5.603ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_5 (SLICE_X38Y32.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     44.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.461 - 0.511)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    SLICE_X45Y31.C4      net (fanout=24)       2.716   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X45Y31.C       Tilo                  0.259   cmp_tdc_clks_rsts_mgment/pll_status_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/_n0394<1>1
    SLICE_X38Y32.SR      net (fanout=2)        1.148   cmp_tdc_clks_rsts_mgment/_n0394
    SLICE_X38Y32.CLK     Tsrck                 0.442   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (1.148ns logic, 3.864ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/pll_status_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.461 - 0.487)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/pll_status_synch_1 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.AQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/pll_status_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/pll_status_synch_1
    SLICE_X45Y31.C3      net (fanout=4)        0.299   cmp_tdc_clks_rsts_mgment/pll_status_synch<1>
    SLICE_X45Y31.C       Tilo                  0.259   cmp_tdc_clks_rsts_mgment/pll_status_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/_n0394<1>1
    SLICE_X38Y32.SR      net (fanout=2)        1.148   cmp_tdc_clks_rsts_mgment/_n0394
    SLICE_X38Y32.CLK     Tsrck                 0.442   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (1.092ns logic, 1.447ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_7 (SLICE_X38Y32.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     44.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.461 - 0.511)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y48.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    SLICE_X45Y31.C4      net (fanout=24)       2.716   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X45Y31.C       Tilo                  0.259   cmp_tdc_clks_rsts_mgment/pll_status_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/_n0394<1>1
    SLICE_X38Y32.SR      net (fanout=2)        1.148   cmp_tdc_clks_rsts_mgment/_n0394
    SLICE_X38Y32.CLK     Tsrck                 0.439   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (1.145ns logic, 3.864ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/pll_status_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.536ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.461 - 0.487)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/pll_status_synch_1 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.AQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/pll_status_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/pll_status_synch_1
    SLICE_X45Y31.C3      net (fanout=4)        0.299   cmp_tdc_clks_rsts_mgment/pll_status_synch<1>
    SLICE_X45Y31.C       Tilo                  0.259   cmp_tdc_clks_rsts_mgment/pll_status_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/_n0394<1>1
    SLICE_X38Y32.SR      net (fanout=2)        1.148   cmp_tdc_clks_rsts_mgment/_n0394
    SLICE_X38Y32.CLK     Tsrck                 0.439   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      2.536ns (1.089ns logic, 1.447ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_7 (SLICE_X38Y32.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_7 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.DQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    SLICE_X39Y32.C6      net (fanout=3)        0.029   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
    SLICE_X39Y32.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CLK     Tckce       (-Th)     0.108   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.282ns logic, 0.087ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_5 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.BQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    SLICE_X39Y32.C5      net (fanout=3)        0.186   cmp_tdc_clks_rsts_mgment/rst_cnt<5>
    SLICE_X39Y32.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CLK     Tckce       (-Th)     0.108   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.282ns logic, 0.244ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_6 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.CQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    SLICE_X39Y32.C3      net (fanout=3)        0.252   cmp_tdc_clks_rsts_mgment/rst_cnt<6>
    SLICE_X39Y32.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CLK     Tckce       (-Th)     0.108   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.282ns logic, 0.310ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_6 (SLICE_X38Y32.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_7 to cmp_tdc_clks_rsts_mgment/rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.DQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    SLICE_X39Y32.C6      net (fanout=3)        0.029   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
    SLICE_X39Y32.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CLK     Tckce       (-Th)     0.104   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.286ns logic, 0.087ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_5 to cmp_tdc_clks_rsts_mgment/rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.BQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    SLICE_X39Y32.C5      net (fanout=3)        0.186   cmp_tdc_clks_rsts_mgment/rst_cnt<5>
    SLICE_X39Y32.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CLK     Tckce       (-Th)     0.104   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.286ns logic, 0.244ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_6 to cmp_tdc_clks_rsts_mgment/rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.CQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    SLICE_X39Y32.C3      net (fanout=3)        0.252   cmp_tdc_clks_rsts_mgment/rst_cnt<6>
    SLICE_X39Y32.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CLK     Tckce       (-Th)     0.104   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.286ns logic, 0.310ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_5 (SLICE_X38Y32.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_7 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.DQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    SLICE_X39Y32.C6      net (fanout=3)        0.029   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
    SLICE_X39Y32.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CLK     Tckce       (-Th)     0.102   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.288ns logic, 0.087ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_5 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.BQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    SLICE_X39Y32.C5      net (fanout=3)        0.186   cmp_tdc_clks_rsts_mgment/rst_cnt<5>
    SLICE_X39Y32.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CLK     Tckce       (-Th)     0.102   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.288ns logic, 0.244ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_6 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.CQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    SLICE_X39Y32.C3      net (fanout=3)        0.252   cmp_tdc_clks_rsts_mgment/rst_cnt<6>
    SLICE_X39Y32.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X38Y32.CLK     Tckce       (-Th)     0.102   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.288ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_20m_vcxo_buf_BUFG/I0
  Logical resource: clk_20m_vcxo_buf_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch<0>/SR
  Logical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch_0/SR
  Location pin: ILOGIC_X24Y0.SR
  Clock network: cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch<0>/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch_0/CLK0
  Location pin: ILOGIC_X24Y0.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 386083 paths analyzed, 13170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.923ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22 (SLICE_X15Y19.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_9 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.482 - 0.504)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_9 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.408   cmp_tdc_mezz/cmp_xwb_reg/r_master_adr<9>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_9
    SLICE_X8Y27.A3       net (fanout=8)        1.364   cmp_tdc_mezz/cmp_xwb_reg/r_master_adr<9>
    SLICE_X8Y27.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2409
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<9>1
    SLICE_X1Y20.B3       net (fanout=4)        2.036   cmp_tdc_mezz/cnx_master_out[1]_adr<9>
    SLICE_X1Y20.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X1Y22.A5       net (fanout=4)        0.392   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X1Y22.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X15Y19.CE      net (fanout=8)        2.603   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X15Y19.CLK     Tceck                 0.340   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (1.471ns logic, 6.395ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.408   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X12Y32.B4      net (fanout=104)      0.552   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X12Y32.B       Tilo                  0.205   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<31>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<5>1
    SLICE_X1Y20.B5       net (fanout=6)        2.597   cmp_tdc_mezz/cnx_master_out[1]_adr<5>
    SLICE_X1Y20.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X1Y22.A5       net (fanout=4)        0.392   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X1Y22.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X15Y19.CE      net (fanout=8)        2.603   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X15Y19.CLK     Tceck                 0.340   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (1.471ns logic, 6.144ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.408   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X8Y27.A4       net (fanout=104)      1.060   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X8Y27.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2409
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<9>1
    SLICE_X1Y20.B3       net (fanout=4)        2.036   cmp_tdc_mezz/cnx_master_out[1]_adr<9>
    SLICE_X1Y20.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X1Y22.A5       net (fanout=4)        0.392   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X1Y22.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X15Y19.CE      net (fanout=8)        2.603   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X15Y19.CLK     Tceck                 0.340   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_22
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (1.471ns logic, 6.091ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21 (SLICE_X15Y19.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_9 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.482 - 0.504)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_9 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.408   cmp_tdc_mezz/cmp_xwb_reg/r_master_adr<9>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_9
    SLICE_X8Y27.A3       net (fanout=8)        1.364   cmp_tdc_mezz/cmp_xwb_reg/r_master_adr<9>
    SLICE_X8Y27.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2409
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<9>1
    SLICE_X1Y20.B3       net (fanout=4)        2.036   cmp_tdc_mezz/cnx_master_out[1]_adr<9>
    SLICE_X1Y20.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X1Y22.A5       net (fanout=4)        0.392   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X1Y22.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X15Y19.CE      net (fanout=8)        2.603   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X15Y19.CLK     Tceck                 0.324   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21
    -------------------------------------------------  ---------------------------
    Total                                      7.850ns (1.455ns logic, 6.395ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.408   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X12Y32.B4      net (fanout=104)      0.552   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X12Y32.B       Tilo                  0.205   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<31>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<5>1
    SLICE_X1Y20.B5       net (fanout=6)        2.597   cmp_tdc_mezz/cnx_master_out[1]_adr<5>
    SLICE_X1Y20.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X1Y22.A5       net (fanout=4)        0.392   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X1Y22.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X15Y19.CE      net (fanout=8)        2.603   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X15Y19.CLK     Tceck                 0.324   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (1.455ns logic, 6.144ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.546ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.408   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X8Y27.A4       net (fanout=104)      1.060   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X8Y27.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2409
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<9>1
    SLICE_X1Y20.B3       net (fanout=4)        2.036   cmp_tdc_mezz/cnx_master_out[1]_adr<9>
    SLICE_X1Y20.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X1Y22.A5       net (fanout=4)        0.392   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X1Y22.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X15Y19.CE      net (fanout=8)        2.603   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X15Y19.CLK     Tceck                 0.324   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_21
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (1.455ns logic, 6.091ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23 (SLICE_X15Y19.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_9 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.482 - 0.504)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_9 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.408   cmp_tdc_mezz/cmp_xwb_reg/r_master_adr<9>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_9
    SLICE_X8Y27.A3       net (fanout=8)        1.364   cmp_tdc_mezz/cmp_xwb_reg/r_master_adr<9>
    SLICE_X8Y27.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2409
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<9>1
    SLICE_X1Y20.B3       net (fanout=4)        2.036   cmp_tdc_mezz/cnx_master_out[1]_adr<9>
    SLICE_X1Y20.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X1Y22.A5       net (fanout=4)        0.392   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X1Y22.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X15Y19.CE      net (fanout=8)        2.603   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X15Y19.CLK     Tceck                 0.316   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23
    -------------------------------------------------  ---------------------------
    Total                                      7.842ns (1.447ns logic, 6.395ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.408   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X12Y32.B4      net (fanout=104)      0.552   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X12Y32.B       Tilo                  0.205   cmp_tdc_mezz/cmp_xwb_reg/r_slave_dat<31>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<5>1
    SLICE_X1Y20.B5       net (fanout=6)        2.597   cmp_tdc_mezz/cnx_master_out[1]_adr<5>
    SLICE_X1Y20.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X1Y22.A5       net (fanout=4)        0.392   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X1Y22.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X15Y19.CE      net (fanout=8)        2.603   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X15Y19.CLK     Tceck                 0.316   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (1.447ns logic, 6.144ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.538ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.408   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X8Y27.A4       net (fanout=104)      1.060   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X8Y27.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out2409
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<9>1
    SLICE_X1Y20.B3       net (fanout=4)        2.036   cmp_tdc_mezz/cnx_master_out[1]_adr<9>
    SLICE_X1Y20.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X1Y22.A5       net (fanout=4)        0.392   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X1Y22.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv1
    SLICE_X15Y19.CE      net (fanout=8)        2.603   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0491_inv
    SLICE_X15Y19.CLK     Tceck                 0.316   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8_23
    -------------------------------------------------  ---------------------------
    Total                                      7.538ns (1.447ns logic, 6.091ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_15 (SLICE_X44Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.067 - 0.062)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t to cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y102.AQ     Tcko                  0.200   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
                                                       cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X44Y102.CE     net (fanout=10)       0.230   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X44Y102.CLK    Tckce       (-Th)     0.108   cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt<15>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.092ns logic, 0.230ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_14 (SLICE_X44Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.067 - 0.062)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t to cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y102.AQ     Tcko                  0.200   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
                                                       cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X44Y102.CE     net (fanout=10)       0.230   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X44Y102.CLK    Tckce       (-Th)     0.104   cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt<15>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.096ns logic, 0.230ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_13 (SLICE_X44Y102.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.067 - 0.062)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t to cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y102.AQ     Tcko                  0.200   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
                                                       cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X44Y102.CE     net (fanout=10)       0.230   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X44Y102.CLK    Tckce       (-Th)     0.102   cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt<15>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.098ns logic, 0.230ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X3Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X2Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X3Y26.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5842 paths analyzed, 2324 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.891ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (SLICE_X33Y98.A5), 170 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_8 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.801ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_8 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.DQ      Tcko                  0.447   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<8>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_8
    SLICE_X35Y96.B3      net (fanout=9)        0.869   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<8>
    SLICE_X35Y96.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<6>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mxor__n0210_xo<0>1
    SLICE_X35Y96.A3      net (fanout=2)        0.679   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/_n0210
    SLICE_X35Y96.A       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<6>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110
    SLICE_X33Y97.C2      net (fanout=1)        0.773   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full110
    SLICE_X33Y97.C       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/we
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X33Y98.B4      net (fanout=1)        0.488   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X33Y98.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X33Y98.A5      net (fanout=1)        0.187   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X33Y98.CLK     Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (1.805ns logic, 2.996ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_8 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_8 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.DQ      Tcko                  0.447   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<8>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_8
    SLICE_X35Y96.B3      net (fanout=9)        0.869   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<8>
    SLICE_X35Y96.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<6>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mxor__n0210_xo<0>1
    SLICE_X33Y96.D5      net (fanout=2)        0.400   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/_n0210
    SLICE_X33Y96.D       Tilo                  0.259   N2
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18_SW0
    SLICE_X33Y97.B3      net (fanout=1)        0.460   N2
    SLICE_X33Y97.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/we
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X33Y97.C4      net (fanout=2)        0.300   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X33Y97.C       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/we
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X33Y98.B4      net (fanout=1)        0.488   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X33Y98.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X33Y98.A5      net (fanout=1)        0.187   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X33Y98.CLK     Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (2.064ns logic, 2.704ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_4 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.771ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_4 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.AQ      Tcko                  0.408   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin<7>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin_4
    SLICE_X33Y96.A6      net (fanout=10)       0.979   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/wcb_bin<4>
    SLICE_X33Y96.A       Tilo                  0.259   N2
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>11
    SLICE_X33Y96.D3      net (fanout=6)        0.332   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mxor_wcb_gray_next<8:0>_5_xo<0>1
    SLICE_X33Y96.D       Tilo                  0.259   N2
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18_SW0
    SLICE_X33Y97.B3      net (fanout=1)        0.460   N2
    SLICE_X33Y97.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/we
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X33Y97.C4      net (fanout=2)        0.300   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X33Y97.C       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/we
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X33Y98.B4      net (fanout=1)        0.488   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X33Y98.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X33Y98.A5      net (fanout=1)        0.187   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X33Y98.CLK     Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.771ns (2.025ns logic, 2.746ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int (SLICE_X41Y60.A5), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x_3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x_3 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.DQ      Tcko                  0.408   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x_3
    SLICE_X39Y60.A4      net (fanout=3)        0.470   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x<3>
    SLICE_X39Y60.A       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o4_SW0
    SLICE_X39Y60.B5      net (fanout=1)        0.883   N676
    SLICE_X39Y60.BMUX    Tilo                  0.313   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o4
    SLICE_X40Y60.B6      net (fanout=1)        0.756   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5
    SLICE_X40Y60.B       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5
    SLICE_X41Y60.B4      net (fanout=1)        0.494   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o6
    SLICE_X41Y60.B       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X41Y60.A5      net (fanout=1)        0.187   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o9
    SLICE_X41Y60.CLK     Tas                   0.322   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o13
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.766ns logic, 2.790ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x_2 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x_2 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y60.CQ      Tcko                  0.408   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x_2
    SLICE_X39Y60.A5      net (fanout=3)        0.384   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/wcb_gray_x<2>
    SLICE_X39Y60.A       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o4_SW0
    SLICE_X39Y60.B5      net (fanout=1)        0.883   N676
    SLICE_X39Y60.BMUX    Tilo                  0.313   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o4
    SLICE_X40Y60.B6      net (fanout=1)        0.756   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5
    SLICE_X40Y60.B       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5
    SLICE_X41Y60.B4      net (fanout=1)        0.494   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o6
    SLICE_X41Y60.B       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X41Y60.A5      net (fanout=1)        0.187   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o9
    SLICE_X41Y60.CLK     Tas                   0.322   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o13
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (1.766ns logic, 2.704ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.452ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_3 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y60.DQ      Tcko                  0.447   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_3
    SLICE_X39Y60.A3      net (fanout=8)        0.327   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin<3>
    SLICE_X39Y60.A       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o4_SW0
    SLICE_X39Y60.B5      net (fanout=1)        0.883   N676
    SLICE_X39Y60.BMUX    Tilo                  0.313   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o4
    SLICE_X40Y60.B6      net (fanout=1)        0.756   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5
    SLICE_X40Y60.B       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5
    SLICE_X41Y60.B4      net (fanout=1)        0.494   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o6
    SLICE_X41Y60.B       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X41Y60.A5      net (fanout=1)        0.187   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o9
    SLICE_X41Y60.CLK     Tas                   0.322   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o13
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (1.805ns logic, 2.647ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16 (SLICE_X49Y60.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.240 - 0.257)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X50Y47.A2      net (fanout=62)       2.185   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X50Y47.A       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv1
    SLICE_X49Y60.CE      net (fanout=6)        1.339   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
    SLICE_X49Y60.CLK     Tceck                 0.362   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<15>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (0.958ns logic, 3.524ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y58.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X50Y47.A4      net (fanout=76)       1.888   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X50Y47.A       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv1
    SLICE_X49Y60.CE      net (fanout=6)        1.339   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
    SLICE_X49Y60.CLK     Tceck                 0.362   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<15>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (0.958ns logic, 3.227ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y58.CQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X50Y47.A3      net (fanout=62)       1.402   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X50Y47.A       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv1
    SLICE_X49Y60.CE      net (fanout=6)        1.339   cmp_gn4124_core/cmp_l2p_dma_master/_n0343_inv
    SLICE_X49Y60.CLK     Tceck                 0.362   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<15>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (0.958ns logic, 2.741ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m (OLOGIC_X27Y48.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_9 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.253 - 0.243)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_9 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.BMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<11>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_9
    OLOGIC_X27Y48.D1     net (fanout=1)        0.931   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<9>
    OLOGIC_X27Y48.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.052ns (-0.879ns logic, 0.931ns route)
                                                       (-1690.4% logic, 1790.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m (OLOGIC_X27Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.253 - 0.238)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y43.AMUX    Tshcko                0.428   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<15>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12
    OLOGIC_X27Y42.D1     net (fanout=1)        0.979   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<12>
    OLOGIC_X27Y42.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (-0.885ns logic, 0.979ns route)
                                                       (-941.5% logic, 1041.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (OLOGIC_X27Y50.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.246 - 0.243)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y49.AMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<11>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8
    OLOGIC_X27Y50.D1     net (fanout=1)        0.988   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<8>
    OLOGIC_X27Y50.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (-0.879ns logic, 0.988ns route)
                                                       (-806.4% logic, 906.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X3Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X2Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X3Y26.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p2l_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_p_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_n_i                 |      5.000ns|      0.925ns|      4.891ns|            0|            0|            0|         5842|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.891ns|            0|            0|            0|         5842|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.891ns|          N/A|            0|            0|         5842|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20m_vcxo_i |    6.421|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.891|         |         |         |
p2l_clk_p_i    |    4.891|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.891|         |         |         |
p2l_clk_p_i    |    4.891|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_clk_125m_n_i|    7.923|         |         |         |
tdc_clk_125m_p_i|    7.923|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_clk_125m_n_i|    7.923|         |         |         |
tdc_clk_125m_p_i|    7.923|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 392794 paths, 0 nets, and 19779 connections

Design statistics:
   Minimum period:   7.923ns{1}   (Maximum frequency: 126.215MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 23 18:47:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



