
src.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029c8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ad4  08002ad4  00012ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002af8  08002af8  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08002af8  08002af8  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002af8  08002af8  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002af8  08002af8  00012af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002afc  08002afc  00012afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08002b00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000001c  08002b1c  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d0  08002b1c  000200d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000972a  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b22  00000000  00000000  0002976f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a30  00000000  00000000  0002b298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000938  00000000  00000000  0002bcc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ac6  00000000  00000000  0002c600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b322  00000000  00000000  000430c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008242a  00000000  00000000  0004e3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0812  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002864  00000000  00000000  000d0868  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002abc 	.word	0x08002abc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	08002abc 	.word	0x08002abc

0800014c <LedTimeDurationInit>:

int mode = 1;
int red_automatic_value, yellow_automatic_value, green_automatic_value;
int red_manual_value, yellow_manual_value, green_manual_value;

void LedTimeDurationInit() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	red_automatic_value = RED_INIT;
 8000150:	4b0c      	ldr	r3, [pc, #48]	; (8000184 <LedTimeDurationInit+0x38>)
 8000152:	221e      	movs	r2, #30
 8000154:	601a      	str	r2, [r3, #0]
	yellow_automatic_value = YELLOW_INIT;
 8000156:	4b0c      	ldr	r3, [pc, #48]	; (8000188 <LedTimeDurationInit+0x3c>)
 8000158:	2205      	movs	r2, #5
 800015a:	601a      	str	r2, [r3, #0]
	green_automatic_value = GREEN_INIT;
 800015c:	4b0b      	ldr	r3, [pc, #44]	; (800018c <LedTimeDurationInit+0x40>)
 800015e:	2219      	movs	r2, #25
 8000160:	601a      	str	r2, [r3, #0]

	red_manual_value = red_automatic_value;
 8000162:	4b08      	ldr	r3, [pc, #32]	; (8000184 <LedTimeDurationInit+0x38>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	4a0a      	ldr	r2, [pc, #40]	; (8000190 <LedTimeDurationInit+0x44>)
 8000168:	6013      	str	r3, [r2, #0]
	yellow_manual_value = yellow_automatic_value;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <LedTimeDurationInit+0x3c>)
 800016c:	681b      	ldr	r3, [r3, #0]
 800016e:	4a09      	ldr	r2, [pc, #36]	; (8000194 <LedTimeDurationInit+0x48>)
 8000170:	6013      	str	r3, [r2, #0]
	green_manual_value = green_automatic_value;
 8000172:	4b06      	ldr	r3, [pc, #24]	; (800018c <LedTimeDurationInit+0x40>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	4a08      	ldr	r2, [pc, #32]	; (8000198 <LedTimeDurationInit+0x4c>)
 8000178:	6013      	str	r3, [r2, #0]
}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	bc80      	pop	{r7}
 8000180:	4770      	bx	lr
 8000182:	bf00      	nop
 8000184:	20000080 	.word	0x20000080
 8000188:	20000078 	.word	0x20000078
 800018c:	2000007c 	.word	0x2000007c
 8000190:	20000070 	.word	0x20000070
 8000194:	2000006c 	.word	0x2000006c
 8000198:	20000074 	.word	0x20000074

0800019c <increaseManualValue>:
#include "input_processing.h"

enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND};
enum ButtonState buttonState[3] = {BUTTON_RELEASED};

static void increaseManualValue() {
 800019c:	b480      	push	{r7}
 800019e:	af00      	add	r7, sp, #0
	switch (mode) {
 80001a0:	4b1e      	ldr	r3, [pc, #120]	; (800021c <increaseManualValue+0x80>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	2b04      	cmp	r3, #4
 80001a6:	d020      	beq.n	80001ea <increaseManualValue+0x4e>
 80001a8:	2b04      	cmp	r3, #4
 80001aa:	dc2b      	bgt.n	8000204 <increaseManualValue+0x68>
 80001ac:	2b02      	cmp	r3, #2
 80001ae:	d002      	beq.n	80001b6 <increaseManualValue+0x1a>
 80001b0:	2b03      	cmp	r3, #3
 80001b2:	d00d      	beq.n	80001d0 <increaseManualValue+0x34>
		case 4:
			green_manual_value++;
			if (green_manual_value > 99) green_manual_value = 0;
			break;
		default:
			break;
 80001b4:	e026      	b.n	8000204 <increaseManualValue+0x68>
			red_manual_value++;
 80001b6:	4b1a      	ldr	r3, [pc, #104]	; (8000220 <increaseManualValue+0x84>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	3301      	adds	r3, #1
 80001bc:	4a18      	ldr	r2, [pc, #96]	; (8000220 <increaseManualValue+0x84>)
 80001be:	6013      	str	r3, [r2, #0]
			if (red_manual_value > 99) red_manual_value = 0;
 80001c0:	4b17      	ldr	r3, [pc, #92]	; (8000220 <increaseManualValue+0x84>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	2b63      	cmp	r3, #99	; 0x63
 80001c6:	dd1f      	ble.n	8000208 <increaseManualValue+0x6c>
 80001c8:	4b15      	ldr	r3, [pc, #84]	; (8000220 <increaseManualValue+0x84>)
 80001ca:	2200      	movs	r2, #0
 80001cc:	601a      	str	r2, [r3, #0]
			break;
 80001ce:	e01b      	b.n	8000208 <increaseManualValue+0x6c>
			yellow_manual_value++;
 80001d0:	4b14      	ldr	r3, [pc, #80]	; (8000224 <increaseManualValue+0x88>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	3301      	adds	r3, #1
 80001d6:	4a13      	ldr	r2, [pc, #76]	; (8000224 <increaseManualValue+0x88>)
 80001d8:	6013      	str	r3, [r2, #0]
			if (yellow_manual_value > 99) yellow_manual_value = 0;
 80001da:	4b12      	ldr	r3, [pc, #72]	; (8000224 <increaseManualValue+0x88>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	2b63      	cmp	r3, #99	; 0x63
 80001e0:	dd14      	ble.n	800020c <increaseManualValue+0x70>
 80001e2:	4b10      	ldr	r3, [pc, #64]	; (8000224 <increaseManualValue+0x88>)
 80001e4:	2200      	movs	r2, #0
 80001e6:	601a      	str	r2, [r3, #0]
			break;
 80001e8:	e010      	b.n	800020c <increaseManualValue+0x70>
			green_manual_value++;
 80001ea:	4b0f      	ldr	r3, [pc, #60]	; (8000228 <increaseManualValue+0x8c>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	3301      	adds	r3, #1
 80001f0:	4a0d      	ldr	r2, [pc, #52]	; (8000228 <increaseManualValue+0x8c>)
 80001f2:	6013      	str	r3, [r2, #0]
			if (green_manual_value > 99) green_manual_value = 0;
 80001f4:	4b0c      	ldr	r3, [pc, #48]	; (8000228 <increaseManualValue+0x8c>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	2b63      	cmp	r3, #99	; 0x63
 80001fa:	dd09      	ble.n	8000210 <increaseManualValue+0x74>
 80001fc:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <increaseManualValue+0x8c>)
 80001fe:	2200      	movs	r2, #0
 8000200:	601a      	str	r2, [r3, #0]
			break;
 8000202:	e005      	b.n	8000210 <increaseManualValue+0x74>
			break;
 8000204:	bf00      	nop
 8000206:	e004      	b.n	8000212 <increaseManualValue+0x76>
			break;
 8000208:	bf00      	nop
 800020a:	e002      	b.n	8000212 <increaseManualValue+0x76>
			break;
 800020c:	bf00      	nop
 800020e:	e000      	b.n	8000212 <increaseManualValue+0x76>
			break;
 8000210:	bf00      	nop
	}
}
 8000212:	bf00      	nop
 8000214:	46bd      	mov	sp, r7
 8000216:	bc80      	pop	{r7}
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	20000000 	.word	0x20000000
 8000220:	20000070 	.word	0x20000070
 8000224:	2000006c 	.word	0x2000006c
 8000228:	20000074 	.word	0x20000074

0800022c <setAutomaticDurationValue>:

static void setAutomaticDurationValue() {
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0
	if(mode == 2){
 8000230:	4b0e      	ldr	r3, [pc, #56]	; (800026c <setAutomaticDurationValue+0x40>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	2b02      	cmp	r3, #2
 8000236:	d104      	bne.n	8000242 <setAutomaticDurationValue+0x16>
		red_automatic_value = red_manual_value;
 8000238:	4b0d      	ldr	r3, [pc, #52]	; (8000270 <setAutomaticDurationValue+0x44>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a0d      	ldr	r2, [pc, #52]	; (8000274 <setAutomaticDurationValue+0x48>)
 800023e:	6013      	str	r3, [r2, #0]
		yellow_automatic_value = yellow_manual_value;
	}
	else if (mode == 4){
		green_automatic_value = green_manual_value;
	}
}
 8000240:	e010      	b.n	8000264 <setAutomaticDurationValue+0x38>
	else if (mode == 3){
 8000242:	4b0a      	ldr	r3, [pc, #40]	; (800026c <setAutomaticDurationValue+0x40>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	2b03      	cmp	r3, #3
 8000248:	d104      	bne.n	8000254 <setAutomaticDurationValue+0x28>
		yellow_automatic_value = yellow_manual_value;
 800024a:	4b0b      	ldr	r3, [pc, #44]	; (8000278 <setAutomaticDurationValue+0x4c>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	4a0b      	ldr	r2, [pc, #44]	; (800027c <setAutomaticDurationValue+0x50>)
 8000250:	6013      	str	r3, [r2, #0]
}
 8000252:	e007      	b.n	8000264 <setAutomaticDurationValue+0x38>
	else if (mode == 4){
 8000254:	4b05      	ldr	r3, [pc, #20]	; (800026c <setAutomaticDurationValue+0x40>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	2b04      	cmp	r3, #4
 800025a:	d103      	bne.n	8000264 <setAutomaticDurationValue+0x38>
		green_automatic_value = green_manual_value;
 800025c:	4b08      	ldr	r3, [pc, #32]	; (8000280 <setAutomaticDurationValue+0x54>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a08      	ldr	r2, [pc, #32]	; (8000284 <setAutomaticDurationValue+0x58>)
 8000262:	6013      	str	r3, [r2, #0]
}
 8000264:	bf00      	nop
 8000266:	46bd      	mov	sp, r7
 8000268:	bc80      	pop	{r7}
 800026a:	4770      	bx	lr
 800026c:	20000000 	.word	0x20000000
 8000270:	20000070 	.word	0x20000070
 8000274:	20000080 	.word	0x20000080
 8000278:	2000006c 	.word	0x2000006c
 800027c:	20000078 	.word	0x20000078
 8000280:	20000074 	.word	0x20000074
 8000284:	2000007c 	.word	0x2000007c

08000288 <fsm_for_input_processing>:


void fsm_for_input_processing() {
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
	switch (buttonState[0]) {
 800028c:	4b49      	ldr	r3, [pc, #292]	; (80003b4 <fsm_for_input_processing+0x12c>)
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	2b00      	cmp	r3, #0
 8000292:	d002      	beq.n	800029a <fsm_for_input_processing+0x12>
 8000294:	2b01      	cmp	r3, #1
 8000296:	d018      	beq.n	80002ca <fsm_for_input_processing+0x42>
			if (!is_button_pressed(0)) {
				buttonState[0] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 8000298:	e024      	b.n	80002e4 <fsm_for_input_processing+0x5c>
			if (is_button_pressed(0)) {
 800029a:	2000      	movs	r0, #0
 800029c:	f000 f96a 	bl	8000574 <is_button_pressed>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d01b      	beq.n	80002de <fsm_for_input_processing+0x56>
				buttonState[0] = BUTTON_PRESSED;
 80002a6:	4b43      	ldr	r3, [pc, #268]	; (80003b4 <fsm_for_input_processing+0x12c>)
 80002a8:	2201      	movs	r2, #1
 80002aa:	701a      	strb	r2, [r3, #0]
				mode++;
 80002ac:	4b42      	ldr	r3, [pc, #264]	; (80003b8 <fsm_for_input_processing+0x130>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	3301      	adds	r3, #1
 80002b2:	4a41      	ldr	r2, [pc, #260]	; (80003b8 <fsm_for_input_processing+0x130>)
 80002b4:	6013      	str	r3, [r2, #0]
				if (mode > 4) {
 80002b6:	4b40      	ldr	r3, [pc, #256]	; (80003b8 <fsm_for_input_processing+0x130>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	2b04      	cmp	r3, #4
 80002bc:	dd0f      	ble.n	80002de <fsm_for_input_processing+0x56>
					mode = 1;
 80002be:	4b3e      	ldr	r3, [pc, #248]	; (80003b8 <fsm_for_input_processing+0x130>)
 80002c0:	2201      	movs	r2, #1
 80002c2:	601a      	str	r2, [r3, #0]
					resetCountValue();
 80002c4:	f000 fb24 	bl	8000910 <resetCountValue>
			break;
 80002c8:	e009      	b.n	80002de <fsm_for_input_processing+0x56>
			if (!is_button_pressed(0)) {
 80002ca:	2000      	movs	r0, #0
 80002cc:	f000 f952 	bl	8000574 <is_button_pressed>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d105      	bne.n	80002e2 <fsm_for_input_processing+0x5a>
				buttonState[0] = BUTTON_RELEASED;
 80002d6:	4b37      	ldr	r3, [pc, #220]	; (80003b4 <fsm_for_input_processing+0x12c>)
 80002d8:	2200      	movs	r2, #0
 80002da:	701a      	strb	r2, [r3, #0]
			break;
 80002dc:	e001      	b.n	80002e2 <fsm_for_input_processing+0x5a>
			break;
 80002de:	bf00      	nop
 80002e0:	e000      	b.n	80002e4 <fsm_for_input_processing+0x5c>
			break;
 80002e2:	bf00      	nop
	}

	switch (buttonState[1]) {
 80002e4:	4b33      	ldr	r3, [pc, #204]	; (80003b4 <fsm_for_input_processing+0x12c>)
 80002e6:	785b      	ldrb	r3, [r3, #1]
 80002e8:	2b02      	cmp	r3, #2
 80002ea:	d027      	beq.n	800033c <fsm_for_input_processing+0xb4>
 80002ec:	2b02      	cmp	r3, #2
 80002ee:	dc37      	bgt.n	8000360 <fsm_for_input_processing+0xd8>
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d002      	beq.n	80002fa <fsm_for_input_processing+0x72>
 80002f4:	2b01      	cmp	r3, #1
 80002f6:	d00c      	beq.n	8000312 <fsm_for_input_processing+0x8a>
			if(is_button_pressed_1s(1)) {
				increaseManualValue();
			}
			break;
		default:
			break;
 80002f8:	e032      	b.n	8000360 <fsm_for_input_processing+0xd8>
			if (is_button_pressed(1)) {
 80002fa:	2001      	movs	r0, #1
 80002fc:	f000 f93a 	bl	8000574 <is_button_pressed>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d02e      	beq.n	8000364 <fsm_for_input_processing+0xdc>
				buttonState[1] = BUTTON_PRESSED;
 8000306:	4b2b      	ldr	r3, [pc, #172]	; (80003b4 <fsm_for_input_processing+0x12c>)
 8000308:	2201      	movs	r2, #1
 800030a:	705a      	strb	r2, [r3, #1]
				increaseManualValue();
 800030c:	f7ff ff46 	bl	800019c <increaseManualValue>
			break;
 8000310:	e028      	b.n	8000364 <fsm_for_input_processing+0xdc>
			if (!is_button_pressed(1)) {
 8000312:	2001      	movs	r0, #1
 8000314:	f000 f92e 	bl	8000574 <is_button_pressed>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d102      	bne.n	8000324 <fsm_for_input_processing+0x9c>
				buttonState[1] = BUTTON_RELEASED;
 800031e:	4b25      	ldr	r3, [pc, #148]	; (80003b4 <fsm_for_input_processing+0x12c>)
 8000320:	2200      	movs	r2, #0
 8000322:	705a      	strb	r2, [r3, #1]
			if (is_button_pressed_1s(1)) {
 8000324:	2001      	movs	r0, #1
 8000326:	f000 f93f 	bl	80005a8 <is_button_pressed_1s>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d01b      	beq.n	8000368 <fsm_for_input_processing+0xe0>
				buttonState[1] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000330:	4b20      	ldr	r3, [pc, #128]	; (80003b4 <fsm_for_input_processing+0x12c>)
 8000332:	2202      	movs	r2, #2
 8000334:	705a      	strb	r2, [r3, #1]
				increaseManualValue();
 8000336:	f7ff ff31 	bl	800019c <increaseManualValue>
			break;
 800033a:	e015      	b.n	8000368 <fsm_for_input_processing+0xe0>
			if (!is_button_pressed(1)) {
 800033c:	2001      	movs	r0, #1
 800033e:	f000 f919 	bl	8000574 <is_button_pressed>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d102      	bne.n	800034e <fsm_for_input_processing+0xc6>
				buttonState[1] = BUTTON_RELEASED;
 8000348:	4b1a      	ldr	r3, [pc, #104]	; (80003b4 <fsm_for_input_processing+0x12c>)
 800034a:	2200      	movs	r2, #0
 800034c:	705a      	strb	r2, [r3, #1]
			if(is_button_pressed_1s(1)) {
 800034e:	2001      	movs	r0, #1
 8000350:	f000 f92a 	bl	80005a8 <is_button_pressed_1s>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d008      	beq.n	800036c <fsm_for_input_processing+0xe4>
				increaseManualValue();
 800035a:	f7ff ff1f 	bl	800019c <increaseManualValue>
			break;
 800035e:	e005      	b.n	800036c <fsm_for_input_processing+0xe4>
			break;
 8000360:	bf00      	nop
 8000362:	e004      	b.n	800036e <fsm_for_input_processing+0xe6>
			break;
 8000364:	bf00      	nop
 8000366:	e002      	b.n	800036e <fsm_for_input_processing+0xe6>
			break;
 8000368:	bf00      	nop
 800036a:	e000      	b.n	800036e <fsm_for_input_processing+0xe6>
			break;
 800036c:	bf00      	nop
	}

	switch (buttonState[2]) {
 800036e:	4b11      	ldr	r3, [pc, #68]	; (80003b4 <fsm_for_input_processing+0x12c>)
 8000370:	789b      	ldrb	r3, [r3, #2]
 8000372:	2b00      	cmp	r3, #0
 8000374:	d002      	beq.n	800037c <fsm_for_input_processing+0xf4>
 8000376:	2b01      	cmp	r3, #1
 8000378:	d00c      	beq.n	8000394 <fsm_for_input_processing+0x10c>
			if (!is_button_pressed(2)) {
				buttonState[2] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 800037a:	e018      	b.n	80003ae <fsm_for_input_processing+0x126>
			if (is_button_pressed(2)) {
 800037c:	2002      	movs	r0, #2
 800037e:	f000 f8f9 	bl	8000574 <is_button_pressed>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d00f      	beq.n	80003a8 <fsm_for_input_processing+0x120>
				buttonState[2] = BUTTON_PRESSED;
 8000388:	4b0a      	ldr	r3, [pc, #40]	; (80003b4 <fsm_for_input_processing+0x12c>)
 800038a:	2201      	movs	r2, #1
 800038c:	709a      	strb	r2, [r3, #2]
				setAutomaticDurationValue();
 800038e:	f7ff ff4d 	bl	800022c <setAutomaticDurationValue>
			break;
 8000392:	e009      	b.n	80003a8 <fsm_for_input_processing+0x120>
			if (!is_button_pressed(2)) {
 8000394:	2002      	movs	r0, #2
 8000396:	f000 f8ed 	bl	8000574 <is_button_pressed>
 800039a:	4603      	mov	r3, r0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d105      	bne.n	80003ac <fsm_for_input_processing+0x124>
				buttonState[2] = BUTTON_RELEASED;
 80003a0:	4b04      	ldr	r3, [pc, #16]	; (80003b4 <fsm_for_input_processing+0x12c>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	709a      	strb	r2, [r3, #2]
			break;
 80003a6:	e001      	b.n	80003ac <fsm_for_input_processing+0x124>
			break;
 80003a8:	bf00      	nop
 80003aa:	e000      	b.n	80003ae <fsm_for_input_processing+0x126>
			break;
 80003ac:	bf00      	nop
	}
}
 80003ae:	bf00      	nop
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	20000038 	.word	0x20000038
 80003b8:	20000000 	.word	0x20000000

080003bc <init_buffer>:
static GPIO_PinState debounceButtonBuffer3[NO_OF_BUTTONS];

static uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static uint16_t counterForButtonPress1s[NO_OF_BUTTONS];

void init_buffer() {
 80003bc:	b480      	push	{r7}
 80003be:	b083      	sub	sp, #12
 80003c0:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 80003c2:	2300      	movs	r3, #0
 80003c4:	607b      	str	r3, [r7, #4]
 80003c6:	e020      	b.n	800040a <init_buffer+0x4e>
		buttonBuffer[i] = BUTTON_IS_RELEASED;
 80003c8:	4a14      	ldr	r2, [pc, #80]	; (800041c <init_buffer+0x60>)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4413      	add	r3, r2
 80003ce:	2201      	movs	r2, #1
 80003d0:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = BUTTON_IS_RELEASED;
 80003d2:	4a13      	ldr	r2, [pc, #76]	; (8000420 <init_buffer+0x64>)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4413      	add	r3, r2
 80003d8:	2201      	movs	r2, #1
 80003da:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 80003dc:	4a11      	ldr	r2, [pc, #68]	; (8000424 <init_buffer+0x68>)
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	4413      	add	r3, r2
 80003e2:	2201      	movs	r2, #1
 80003e4:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer3[i] = BUTTON_IS_RELEASED;
 80003e6:	4a10      	ldr	r2, [pc, #64]	; (8000428 <init_buffer+0x6c>)
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	4413      	add	r3, r2
 80003ec:	2201      	movs	r2, #1
 80003ee:	701a      	strb	r2, [r3, #0]
		flagForButtonPress1s[i] = 0;
 80003f0:	4a0e      	ldr	r2, [pc, #56]	; (800042c <init_buffer+0x70>)
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	4413      	add	r3, r2
 80003f6:	2200      	movs	r2, #0
 80003f8:	701a      	strb	r2, [r3, #0]
		counterForButtonPress1s[i] = 0;
 80003fa:	4a0d      	ldr	r2, [pc, #52]	; (8000430 <init_buffer+0x74>)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	2100      	movs	r1, #0
 8000400:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	3301      	adds	r3, #1
 8000408:	607b      	str	r3, [r7, #4]
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	2b02      	cmp	r3, #2
 800040e:	dddb      	ble.n	80003c8 <init_buffer+0xc>
	}
}
 8000410:	bf00      	nop
 8000412:	bf00      	nop
 8000414:	370c      	adds	r7, #12
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr
 800041c:	2000003c 	.word	0x2000003c
 8000420:	20000040 	.word	0x20000040
 8000424:	20000044 	.word	0x20000044
 8000428:	20000048 	.word	0x20000048
 800042c:	2000004c 	.word	0x2000004c
 8000430:	20000050 	.word	0x20000050

08000434 <button_reading>:

void button_reading(void) {
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 800043a:	2300      	movs	r3, #0
 800043c:	607b      	str	r3, [r7, #4]
 800043e:	e081      	b.n	8000544 <button_reading+0x110>
		debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000440:	4a45      	ldr	r2, [pc, #276]	; (8000558 <button_reading+0x124>)
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4413      	add	r3, r2
 8000446:	7819      	ldrb	r1, [r3, #0]
 8000448:	4a44      	ldr	r2, [pc, #272]	; (800055c <button_reading+0x128>)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	4413      	add	r3, r2
 800044e:	460a      	mov	r2, r1
 8000450:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000452:	4a43      	ldr	r2, [pc, #268]	; (8000560 <button_reading+0x12c>)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4413      	add	r3, r2
 8000458:	7819      	ldrb	r1, [r3, #0]
 800045a:	4a3f      	ldr	r2, [pc, #252]	; (8000558 <button_reading+0x124>)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	4413      	add	r3, r2
 8000460:	460a      	mov	r2, r1
 8000462:	701a      	strb	r2, [r3, #0]
		if(i == 0){
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d10b      	bne.n	8000482 <button_reading+0x4e>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 800046a:	2101      	movs	r1, #1
 800046c:	483d      	ldr	r0, [pc, #244]	; (8000564 <button_reading+0x130>)
 800046e:	f001 faed 	bl	8001a4c <HAL_GPIO_ReadPin>
 8000472:	4603      	mov	r3, r0
 8000474:	4619      	mov	r1, r3
 8000476:	4a3a      	ldr	r2, [pc, #232]	; (8000560 <button_reading+0x12c>)
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	4413      	add	r3, r2
 800047c:	460a      	mov	r2, r1
 800047e:	701a      	strb	r2, [r3, #0]
 8000480:	e019      	b.n	80004b6 <button_reading+0x82>
		}
		else if (i == 1){
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	2b01      	cmp	r3, #1
 8000486:	d10b      	bne.n	80004a0 <button_reading+0x6c>
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 8000488:	2102      	movs	r1, #2
 800048a:	4836      	ldr	r0, [pc, #216]	; (8000564 <button_reading+0x130>)
 800048c:	f001 fade 	bl	8001a4c <HAL_GPIO_ReadPin>
 8000490:	4603      	mov	r3, r0
 8000492:	4619      	mov	r1, r3
 8000494:	4a32      	ldr	r2, [pc, #200]	; (8000560 <button_reading+0x12c>)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4413      	add	r3, r2
 800049a:	460a      	mov	r2, r1
 800049c:	701a      	strb	r2, [r3, #0]
 800049e:	e00a      	b.n	80004b6 <button_reading+0x82>
		}
		else {
			debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 80004a0:	2104      	movs	r1, #4
 80004a2:	4830      	ldr	r0, [pc, #192]	; (8000564 <button_reading+0x130>)
 80004a4:	f001 fad2 	bl	8001a4c <HAL_GPIO_ReadPin>
 80004a8:	4603      	mov	r3, r0
 80004aa:	4619      	mov	r1, r3
 80004ac:	4a2c      	ldr	r2, [pc, #176]	; (8000560 <button_reading+0x12c>)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	4413      	add	r3, r2
 80004b2:	460a      	mov	r2, r1
 80004b4:	701a      	strb	r2, [r3, #0]
		}

		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i] && debounceButtonBuffer3[i] == debounceButtonBuffer2[i])
 80004b6:	4a2a      	ldr	r2, [pc, #168]	; (8000560 <button_reading+0x12c>)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4413      	add	r3, r2
 80004bc:	781a      	ldrb	r2, [r3, #0]
 80004be:	4926      	ldr	r1, [pc, #152]	; (8000558 <button_reading+0x124>)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	440b      	add	r3, r1
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	429a      	cmp	r2, r3
 80004c8:	d112      	bne.n	80004f0 <button_reading+0xbc>
 80004ca:	4a24      	ldr	r2, [pc, #144]	; (800055c <button_reading+0x128>)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	4413      	add	r3, r2
 80004d0:	781a      	ldrb	r2, [r3, #0]
 80004d2:	4921      	ldr	r1, [pc, #132]	; (8000558 <button_reading+0x124>)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	440b      	add	r3, r1
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	429a      	cmp	r2, r3
 80004dc:	d108      	bne.n	80004f0 <button_reading+0xbc>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 80004de:	4a20      	ldr	r2, [pc, #128]	; (8000560 <button_reading+0x12c>)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	4413      	add	r3, r2
 80004e4:	7819      	ldrb	r1, [r3, #0]
 80004e6:	4a20      	ldr	r2, [pc, #128]	; (8000568 <button_reading+0x134>)
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4413      	add	r3, r2
 80004ec:	460a      	mov	r2, r1
 80004ee:	701a      	strb	r2, [r3, #0]

		if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 80004f0:	4a1d      	ldr	r2, [pc, #116]	; (8000568 <button_reading+0x134>)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	4413      	add	r3, r2
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d116      	bne.n	800052a <button_reading+0xf6>
			if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 80004fc:	4a1b      	ldr	r2, [pc, #108]	; (800056c <button_reading+0x138>)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000504:	2bc7      	cmp	r3, #199	; 0xc7
 8000506:	d80a      	bhi.n	800051e <button_reading+0xea>
				counterForButtonPress1s[i]++;
 8000508:	4a18      	ldr	r2, [pc, #96]	; (800056c <button_reading+0x138>)
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000510:	3301      	adds	r3, #1
 8000512:	b299      	uxth	r1, r3
 8000514:	4a15      	ldr	r2, [pc, #84]	; (800056c <button_reading+0x138>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800051c:	e00f      	b.n	800053e <button_reading+0x10a>
			}
			else {
				flagForButtonPress1s[i] = 1;
 800051e:	4a14      	ldr	r2, [pc, #80]	; (8000570 <button_reading+0x13c>)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4413      	add	r3, r2
 8000524:	2201      	movs	r2, #1
 8000526:	701a      	strb	r2, [r3, #0]
 8000528:	e009      	b.n	800053e <button_reading+0x10a>
			}
		}
		else {
			counterForButtonPress1s[i] = 0;
 800052a:	4a10      	ldr	r2, [pc, #64]	; (800056c <button_reading+0x138>)
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	2100      	movs	r1, #0
 8000530:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 8000534:	4a0e      	ldr	r2, [pc, #56]	; (8000570 <button_reading+0x13c>)
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	4413      	add	r3, r2
 800053a:	2200      	movs	r2, #0
 800053c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	3301      	adds	r3, #1
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2b02      	cmp	r3, #2
 8000548:	f77f af7a 	ble.w	8000440 <button_reading+0xc>
		}
	}
}
 800054c:	bf00      	nop
 800054e:	bf00      	nop
 8000550:	3708      	adds	r7, #8
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	20000044 	.word	0x20000044
 800055c:	20000048 	.word	0x20000048
 8000560:	20000040 	.word	0x20000040
 8000564:	40010c00 	.word	0x40010c00
 8000568:	2000003c 	.word	0x2000003c
 800056c:	20000050 	.word	0x20000050
 8000570:	2000004c 	.word	0x2000004c

08000574 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char index) {
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	2b02      	cmp	r3, #2
 8000582:	d901      	bls.n	8000588 <is_button_pressed+0x14>
 8000584:	2300      	movs	r3, #0
 8000586:	e007      	b.n	8000598 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000588:	79fb      	ldrb	r3, [r7, #7]
 800058a:	4a06      	ldr	r2, [pc, #24]	; (80005a4 <is_button_pressed+0x30>)
 800058c:	5cd3      	ldrb	r3, [r2, r3]
 800058e:	2b00      	cmp	r3, #0
 8000590:	bf0c      	ite	eq
 8000592:	2301      	moveq	r3, #1
 8000594:	2300      	movne	r3, #0
 8000596:	b2db      	uxtb	r3, r3
}
 8000598:	4618      	mov	r0, r3
 800059a:	370c      	adds	r7, #12
 800059c:	46bd      	mov	sp, r7
 800059e:	bc80      	pop	{r7}
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	2000003c 	.word	0x2000003c

080005a8 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	4603      	mov	r3, r0
 80005b0:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 80005b2:	79fb      	ldrb	r3, [r7, #7]
 80005b4:	2b02      	cmp	r3, #2
 80005b6:	d901      	bls.n	80005bc <is_button_pressed_1s+0x14>
 80005b8:	2300      	movs	r3, #0
 80005ba:	e010      	b.n	80005de <is_button_pressed_1s+0x36>
	if(flagForButtonPress1s[index] == 1){
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	4a0a      	ldr	r2, [pc, #40]	; (80005e8 <is_button_pressed_1s+0x40>)
 80005c0:	5cd3      	ldrb	r3, [r2, r3]
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d10a      	bne.n	80005dc <is_button_pressed_1s+0x34>
		counterForButtonPress1s[index] = 0;
 80005c6:	79fb      	ldrb	r3, [r7, #7]
 80005c8:	4a08      	ldr	r2, [pc, #32]	; (80005ec <is_button_pressed_1s+0x44>)
 80005ca:	2100      	movs	r1, #0
 80005cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		flagForButtonPress1s[index] = 0;
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	4a05      	ldr	r2, [pc, #20]	; (80005e8 <is_button_pressed_1s+0x40>)
 80005d4:	2100      	movs	r1, #0
 80005d6:	54d1      	strb	r1, [r2, r3]
		return 1;
 80005d8:	2301      	movs	r3, #1
 80005da:	e000      	b.n	80005de <is_button_pressed_1s+0x36>
	}
	return 0;
 80005dc:	2300      	movs	r3, #0
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bc80      	pop	{r7}
 80005e6:	4770      	bx	lr
 80005e8:	2000004c 	.word	0x2000004c
 80005ec:	20000050 	.word	0x20000050

080005f0 <display7SEG>:

#include "led_display.h"

enum LEDState {RED, YELLOW, GREEN};

static void display7SEG(int num) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	2b09      	cmp	r3, #9
 80005fc:	f200 8180 	bhi.w	8000900 <display7SEG+0x310>
 8000600:	a201      	add	r2, pc, #4	; (adr r2, 8000608 <display7SEG+0x18>)
 8000602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000606:	bf00      	nop
 8000608:	08000631 	.word	0x08000631
 800060c:	08000679 	.word	0x08000679
 8000610:	080006c1 	.word	0x080006c1
 8000614:	08000709 	.word	0x08000709
 8000618:	08000751 	.word	0x08000751
 800061c:	08000799 	.word	0x08000799
 8000620:	080007e1 	.word	0x080007e1
 8000624:	08000829 	.word	0x08000829
 8000628:	08000871 	.word	0x08000871
 800062c:	080008b9 	.word	0x080008b9
	switch (num) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	2101      	movs	r1, #1
 8000634:	48b5      	ldr	r0, [pc, #724]	; (800090c <display7SEG+0x31c>)
 8000636:	f001 fa20 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2102      	movs	r1, #2
 800063e:	48b3      	ldr	r0, [pc, #716]	; (800090c <display7SEG+0x31c>)
 8000640:	f001 fa1b 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2104      	movs	r1, #4
 8000648:	48b0      	ldr	r0, [pc, #704]	; (800090c <display7SEG+0x31c>)
 800064a:	f001 fa16 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800064e:	2200      	movs	r2, #0
 8000650:	2108      	movs	r1, #8
 8000652:	48ae      	ldr	r0, [pc, #696]	; (800090c <display7SEG+0x31c>)
 8000654:	f001 fa11 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000658:	2200      	movs	r2, #0
 800065a:	2110      	movs	r1, #16
 800065c:	48ab      	ldr	r0, [pc, #684]	; (800090c <display7SEG+0x31c>)
 800065e:	f001 fa0c 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2120      	movs	r1, #32
 8000666:	48a9      	ldr	r0, [pc, #676]	; (800090c <display7SEG+0x31c>)
 8000668:	f001 fa07 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800066c:	2201      	movs	r2, #1
 800066e:	2140      	movs	r1, #64	; 0x40
 8000670:	48a6      	ldr	r0, [pc, #664]	; (800090c <display7SEG+0x31c>)
 8000672:	f001 fa02 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 8000676:	e144      	b.n	8000902 <display7SEG+0x312>
		case 1:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000678:	2201      	movs	r2, #1
 800067a:	2101      	movs	r1, #1
 800067c:	48a3      	ldr	r0, [pc, #652]	; (800090c <display7SEG+0x31c>)
 800067e:	f001 f9fc 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	2102      	movs	r1, #2
 8000686:	48a1      	ldr	r0, [pc, #644]	; (800090c <display7SEG+0x31c>)
 8000688:	f001 f9f7 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	2104      	movs	r1, #4
 8000690:	489e      	ldr	r0, [pc, #632]	; (800090c <display7SEG+0x31c>)
 8000692:	f001 f9f2 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000696:	2201      	movs	r2, #1
 8000698:	2108      	movs	r1, #8
 800069a:	489c      	ldr	r0, [pc, #624]	; (800090c <display7SEG+0x31c>)
 800069c:	f001 f9ed 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80006a0:	2201      	movs	r2, #1
 80006a2:	2110      	movs	r1, #16
 80006a4:	4899      	ldr	r0, [pc, #612]	; (800090c <display7SEG+0x31c>)
 80006a6:	f001 f9e8 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80006aa:	2201      	movs	r2, #1
 80006ac:	2120      	movs	r1, #32
 80006ae:	4897      	ldr	r0, [pc, #604]	; (800090c <display7SEG+0x31c>)
 80006b0:	f001 f9e3 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80006b4:	2201      	movs	r2, #1
 80006b6:	2140      	movs	r1, #64	; 0x40
 80006b8:	4894      	ldr	r0, [pc, #592]	; (800090c <display7SEG+0x31c>)
 80006ba:	f001 f9de 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 80006be:	e120      	b.n	8000902 <display7SEG+0x312>
		case 2:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80006c0:	2200      	movs	r2, #0
 80006c2:	2101      	movs	r1, #1
 80006c4:	4891      	ldr	r0, [pc, #580]	; (800090c <display7SEG+0x31c>)
 80006c6:	f001 f9d8 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	2102      	movs	r1, #2
 80006ce:	488f      	ldr	r0, [pc, #572]	; (800090c <display7SEG+0x31c>)
 80006d0:	f001 f9d3 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 80006d4:	2201      	movs	r2, #1
 80006d6:	2104      	movs	r1, #4
 80006d8:	488c      	ldr	r0, [pc, #560]	; (800090c <display7SEG+0x31c>)
 80006da:	f001 f9ce 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80006de:	2200      	movs	r2, #0
 80006e0:	2108      	movs	r1, #8
 80006e2:	488a      	ldr	r0, [pc, #552]	; (800090c <display7SEG+0x31c>)
 80006e4:	f001 f9c9 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2110      	movs	r1, #16
 80006ec:	4887      	ldr	r0, [pc, #540]	; (800090c <display7SEG+0x31c>)
 80006ee:	f001 f9c4 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80006f2:	2201      	movs	r2, #1
 80006f4:	2120      	movs	r1, #32
 80006f6:	4885      	ldr	r0, [pc, #532]	; (800090c <display7SEG+0x31c>)
 80006f8:	f001 f9bf 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	2140      	movs	r1, #64	; 0x40
 8000700:	4882      	ldr	r0, [pc, #520]	; (800090c <display7SEG+0x31c>)
 8000702:	f001 f9ba 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 8000706:	e0fc      	b.n	8000902 <display7SEG+0x312>
		  case 3:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2101      	movs	r1, #1
 800070c:	487f      	ldr	r0, [pc, #508]	; (800090c <display7SEG+0x31c>)
 800070e:	f001 f9b4 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2102      	movs	r1, #2
 8000716:	487d      	ldr	r0, [pc, #500]	; (800090c <display7SEG+0x31c>)
 8000718:	f001 f9af 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2104      	movs	r1, #4
 8000720:	487a      	ldr	r0, [pc, #488]	; (800090c <display7SEG+0x31c>)
 8000722:	f001 f9aa 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2108      	movs	r1, #8
 800072a:	4878      	ldr	r0, [pc, #480]	; (800090c <display7SEG+0x31c>)
 800072c:	f001 f9a5 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000730:	2201      	movs	r2, #1
 8000732:	2110      	movs	r1, #16
 8000734:	4875      	ldr	r0, [pc, #468]	; (800090c <display7SEG+0x31c>)
 8000736:	f001 f9a0 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800073a:	2201      	movs	r2, #1
 800073c:	2120      	movs	r1, #32
 800073e:	4873      	ldr	r0, [pc, #460]	; (800090c <display7SEG+0x31c>)
 8000740:	f001 f99b 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000744:	2200      	movs	r2, #0
 8000746:	2140      	movs	r1, #64	; 0x40
 8000748:	4870      	ldr	r0, [pc, #448]	; (800090c <display7SEG+0x31c>)
 800074a:	f001 f996 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 800074e:	e0d8      	b.n	8000902 <display7SEG+0x312>
		  case 4:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000750:	2201      	movs	r2, #1
 8000752:	2101      	movs	r1, #1
 8000754:	486d      	ldr	r0, [pc, #436]	; (800090c <display7SEG+0x31c>)
 8000756:	f001 f990 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2102      	movs	r1, #2
 800075e:	486b      	ldr	r0, [pc, #428]	; (800090c <display7SEG+0x31c>)
 8000760:	f001 f98b 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2104      	movs	r1, #4
 8000768:	4868      	ldr	r0, [pc, #416]	; (800090c <display7SEG+0x31c>)
 800076a:	f001 f986 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800076e:	2201      	movs	r2, #1
 8000770:	2108      	movs	r1, #8
 8000772:	4866      	ldr	r0, [pc, #408]	; (800090c <display7SEG+0x31c>)
 8000774:	f001 f981 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000778:	2201      	movs	r2, #1
 800077a:	2110      	movs	r1, #16
 800077c:	4863      	ldr	r0, [pc, #396]	; (800090c <display7SEG+0x31c>)
 800077e:	f001 f97c 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2120      	movs	r1, #32
 8000786:	4861      	ldr	r0, [pc, #388]	; (800090c <display7SEG+0x31c>)
 8000788:	f001 f977 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	2140      	movs	r1, #64	; 0x40
 8000790:	485e      	ldr	r0, [pc, #376]	; (800090c <display7SEG+0x31c>)
 8000792:	f001 f972 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 8000796:	e0b4      	b.n	8000902 <display7SEG+0x312>
		  case 5:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	2101      	movs	r1, #1
 800079c:	485b      	ldr	r0, [pc, #364]	; (800090c <display7SEG+0x31c>)
 800079e:	f001 f96c 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80007a2:	2201      	movs	r2, #1
 80007a4:	2102      	movs	r1, #2
 80007a6:	4859      	ldr	r0, [pc, #356]	; (800090c <display7SEG+0x31c>)
 80007a8:	f001 f967 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2104      	movs	r1, #4
 80007b0:	4856      	ldr	r0, [pc, #344]	; (800090c <display7SEG+0x31c>)
 80007b2:	f001 f962 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2108      	movs	r1, #8
 80007ba:	4854      	ldr	r0, [pc, #336]	; (800090c <display7SEG+0x31c>)
 80007bc:	f001 f95d 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80007c0:	2201      	movs	r2, #1
 80007c2:	2110      	movs	r1, #16
 80007c4:	4851      	ldr	r0, [pc, #324]	; (800090c <display7SEG+0x31c>)
 80007c6:	f001 f958 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	2120      	movs	r1, #32
 80007ce:	484f      	ldr	r0, [pc, #316]	; (800090c <display7SEG+0x31c>)
 80007d0:	f001 f953 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2140      	movs	r1, #64	; 0x40
 80007d8:	484c      	ldr	r0, [pc, #304]	; (800090c <display7SEG+0x31c>)
 80007da:	f001 f94e 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 80007de:	e090      	b.n	8000902 <display7SEG+0x312>
		  case 6:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2101      	movs	r1, #1
 80007e4:	4849      	ldr	r0, [pc, #292]	; (800090c <display7SEG+0x31c>)
 80007e6:	f001 f948 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80007ea:	2201      	movs	r2, #1
 80007ec:	2102      	movs	r1, #2
 80007ee:	4847      	ldr	r0, [pc, #284]	; (800090c <display7SEG+0x31c>)
 80007f0:	f001 f943 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2104      	movs	r1, #4
 80007f8:	4844      	ldr	r0, [pc, #272]	; (800090c <display7SEG+0x31c>)
 80007fa:	f001 f93e 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	2108      	movs	r1, #8
 8000802:	4842      	ldr	r0, [pc, #264]	; (800090c <display7SEG+0x31c>)
 8000804:	f001 f939 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000808:	2200      	movs	r2, #0
 800080a:	2110      	movs	r1, #16
 800080c:	483f      	ldr	r0, [pc, #252]	; (800090c <display7SEG+0x31c>)
 800080e:	f001 f934 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	2120      	movs	r1, #32
 8000816:	483d      	ldr	r0, [pc, #244]	; (800090c <display7SEG+0x31c>)
 8000818:	f001 f92f 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800081c:	2200      	movs	r2, #0
 800081e:	2140      	movs	r1, #64	; 0x40
 8000820:	483a      	ldr	r0, [pc, #232]	; (800090c <display7SEG+0x31c>)
 8000822:	f001 f92a 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 8000826:	e06c      	b.n	8000902 <display7SEG+0x312>
		  case 7:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000828:	2200      	movs	r2, #0
 800082a:	2101      	movs	r1, #1
 800082c:	4837      	ldr	r0, [pc, #220]	; (800090c <display7SEG+0x31c>)
 800082e:	f001 f924 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	2102      	movs	r1, #2
 8000836:	4835      	ldr	r0, [pc, #212]	; (800090c <display7SEG+0x31c>)
 8000838:	f001 f91f 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 800083c:	2200      	movs	r2, #0
 800083e:	2104      	movs	r1, #4
 8000840:	4832      	ldr	r0, [pc, #200]	; (800090c <display7SEG+0x31c>)
 8000842:	f001 f91a 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000846:	2201      	movs	r2, #1
 8000848:	2108      	movs	r1, #8
 800084a:	4830      	ldr	r0, [pc, #192]	; (800090c <display7SEG+0x31c>)
 800084c:	f001 f915 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000850:	2201      	movs	r2, #1
 8000852:	2110      	movs	r1, #16
 8000854:	482d      	ldr	r0, [pc, #180]	; (800090c <display7SEG+0x31c>)
 8000856:	f001 f910 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800085a:	2201      	movs	r2, #1
 800085c:	2120      	movs	r1, #32
 800085e:	482b      	ldr	r0, [pc, #172]	; (800090c <display7SEG+0x31c>)
 8000860:	f001 f90b 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000864:	2201      	movs	r2, #1
 8000866:	2140      	movs	r1, #64	; 0x40
 8000868:	4828      	ldr	r0, [pc, #160]	; (800090c <display7SEG+0x31c>)
 800086a:	f001 f906 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 800086e:	e048      	b.n	8000902 <display7SEG+0x312>
		  case 8:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	2101      	movs	r1, #1
 8000874:	4825      	ldr	r0, [pc, #148]	; (800090c <display7SEG+0x31c>)
 8000876:	f001 f900 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2102      	movs	r1, #2
 800087e:	4823      	ldr	r0, [pc, #140]	; (800090c <display7SEG+0x31c>)
 8000880:	f001 f8fb 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000884:	2200      	movs	r2, #0
 8000886:	2104      	movs	r1, #4
 8000888:	4820      	ldr	r0, [pc, #128]	; (800090c <display7SEG+0x31c>)
 800088a:	f001 f8f6 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	2108      	movs	r1, #8
 8000892:	481e      	ldr	r0, [pc, #120]	; (800090c <display7SEG+0x31c>)
 8000894:	f001 f8f1 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000898:	2200      	movs	r2, #0
 800089a:	2110      	movs	r1, #16
 800089c:	481b      	ldr	r0, [pc, #108]	; (800090c <display7SEG+0x31c>)
 800089e:	f001 f8ec 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2120      	movs	r1, #32
 80008a6:	4819      	ldr	r0, [pc, #100]	; (800090c <display7SEG+0x31c>)
 80008a8:	f001 f8e7 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80008ac:	2200      	movs	r2, #0
 80008ae:	2140      	movs	r1, #64	; 0x40
 80008b0:	4816      	ldr	r0, [pc, #88]	; (800090c <display7SEG+0x31c>)
 80008b2:	f001 f8e2 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 80008b6:	e024      	b.n	8000902 <display7SEG+0x312>
		  case 9:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	2101      	movs	r1, #1
 80008bc:	4813      	ldr	r0, [pc, #76]	; (800090c <display7SEG+0x31c>)
 80008be:	f001 f8dc 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2102      	movs	r1, #2
 80008c6:	4811      	ldr	r0, [pc, #68]	; (800090c <display7SEG+0x31c>)
 80008c8:	f001 f8d7 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2104      	movs	r1, #4
 80008d0:	480e      	ldr	r0, [pc, #56]	; (800090c <display7SEG+0x31c>)
 80008d2:	f001 f8d2 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2108      	movs	r1, #8
 80008da:	480c      	ldr	r0, [pc, #48]	; (800090c <display7SEG+0x31c>)
 80008dc:	f001 f8cd 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80008e0:	2201      	movs	r2, #1
 80008e2:	2110      	movs	r1, #16
 80008e4:	4809      	ldr	r0, [pc, #36]	; (800090c <display7SEG+0x31c>)
 80008e6:	f001 f8c8 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2120      	movs	r1, #32
 80008ee:	4807      	ldr	r0, [pc, #28]	; (800090c <display7SEG+0x31c>)
 80008f0:	f001 f8c3 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80008f4:	2200      	movs	r2, #0
 80008f6:	2140      	movs	r1, #64	; 0x40
 80008f8:	4804      	ldr	r0, [pc, #16]	; (800090c <display7SEG+0x31c>)
 80008fa:	f001 f8be 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 80008fe:	e000      	b.n	8000902 <display7SEG+0x312>
		  default:
			  break;
 8000900:	bf00      	nop
	}
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40010800 	.word	0x40010800

08000910 <resetCountValue>:
int count1 = RED_INIT;
int count2 = GREEN_INIT;
enum LEDState state1 = RED;
enum LEDState state2 = GREEN;

void resetCountValue() {
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
	count1 = red_automatic_value;
 8000914:	4b08      	ldr	r3, [pc, #32]	; (8000938 <resetCountValue+0x28>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a08      	ldr	r2, [pc, #32]	; (800093c <resetCountValue+0x2c>)
 800091a:	6013      	str	r3, [r2, #0]
	count2 = green_automatic_value;
 800091c:	4b08      	ldr	r3, [pc, #32]	; (8000940 <resetCountValue+0x30>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a08      	ldr	r2, [pc, #32]	; (8000944 <resetCountValue+0x34>)
 8000922:	6013      	str	r3, [r2, #0]
	state1 = RED;
 8000924:	4b08      	ldr	r3, [pc, #32]	; (8000948 <resetCountValue+0x38>)
 8000926:	2200      	movs	r2, #0
 8000928:	701a      	strb	r2, [r3, #0]
	state2 = GREEN;
 800092a:	4b08      	ldr	r3, [pc, #32]	; (800094c <resetCountValue+0x3c>)
 800092c:	2202      	movs	r2, #2
 800092e:	701a      	strb	r2, [r3, #0]
}
 8000930:	bf00      	nop
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr
 8000938:	20000080 	.word	0x20000080
 800093c:	20000004 	.word	0x20000004
 8000940:	2000007c 	.word	0x2000007c
 8000944:	20000008 	.word	0x20000008
 8000948:	20000056 	.word	0x20000056
 800094c:	2000000c 	.word	0x2000000c

08000950 <fsm_for_NormalMode>:

void fsm_for_NormalMode() {
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
	count1--;
 8000954:	4bab      	ldr	r3, [pc, #684]	; (8000c04 <fsm_for_NormalMode+0x2b4>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	3b01      	subs	r3, #1
 800095a:	4aaa      	ldr	r2, [pc, #680]	; (8000c04 <fsm_for_NormalMode+0x2b4>)
 800095c:	6013      	str	r3, [r2, #0]
	count2--;
 800095e:	4baa      	ldr	r3, [pc, #680]	; (8000c08 <fsm_for_NormalMode+0x2b8>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	3b01      	subs	r3, #1
 8000964:	4aa8      	ldr	r2, [pc, #672]	; (8000c08 <fsm_for_NormalMode+0x2b8>)
 8000966:	6013      	str	r3, [r2, #0]
	switch (state1) {
 8000968:	4ba8      	ldr	r3, [pc, #672]	; (8000c0c <fsm_for_NormalMode+0x2bc>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b02      	cmp	r3, #2
 800096e:	d069      	beq.n	8000a44 <fsm_for_NormalMode+0xf4>
 8000970:	2b02      	cmp	r3, #2
 8000972:	f300 8098 	bgt.w	8000aa6 <fsm_for_NormalMode+0x156>
 8000976:	2b00      	cmp	r3, #0
 8000978:	d002      	beq.n	8000980 <fsm_for_NormalMode+0x30>
 800097a:	2b01      	cmp	r3, #1
 800097c:	d031      	beq.n	80009e2 <fsm_for_NormalMode+0x92>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
			}
			break;
		default:
			break;
 800097e:	e092      	b.n	8000aa6 <fsm_for_NormalMode+0x156>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 8000980:	2200      	movs	r2, #0
 8000982:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000986:	48a2      	ldr	r0, [pc, #648]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000988:	f001 f877 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_SET);
 800098c:	2201      	movs	r2, #1
 800098e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000992:	489f      	ldr	r0, [pc, #636]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000994:	f001 f871 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8000998:	2201      	movs	r2, #1
 800099a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800099e:	489c      	ldr	r0, [pc, #624]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 80009a0:	f001 f86b 	bl	8001a7a <HAL_GPIO_WritePin>
			if (count1 < 0) {
 80009a4:	4b97      	ldr	r3, [pc, #604]	; (8000c04 <fsm_for_NormalMode+0x2b4>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	da7e      	bge.n	8000aaa <fsm_for_NormalMode+0x15a>
				count1 = green_automatic_value - 1;
 80009ac:	4b99      	ldr	r3, [pc, #612]	; (8000c14 <fsm_for_NormalMode+0x2c4>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	3b01      	subs	r3, #1
 80009b2:	4a94      	ldr	r2, [pc, #592]	; (8000c04 <fsm_for_NormalMode+0x2b4>)
 80009b4:	6013      	str	r3, [r2, #0]
				state1 = GREEN;
 80009b6:	4b95      	ldr	r3, [pc, #596]	; (8000c0c <fsm_for_NormalMode+0x2bc>)
 80009b8:	2202      	movs	r2, #2
 80009ba:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c2:	4893      	ldr	r0, [pc, #588]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 80009c4:	f001 f859 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_SET);
 80009c8:	2201      	movs	r2, #1
 80009ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ce:	4890      	ldr	r0, [pc, #576]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 80009d0:	f001 f853 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 80009d4:	2200      	movs	r2, #0
 80009d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009da:	488d      	ldr	r0, [pc, #564]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 80009dc:	f001 f84d 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 80009e0:	e063      	b.n	8000aaa <fsm_for_NormalMode+0x15a>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 80009e2:	2201      	movs	r2, #1
 80009e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009e8:	4889      	ldr	r0, [pc, #548]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 80009ea:	f001 f846 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_RESET);
 80009ee:	2200      	movs	r2, #0
 80009f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009f4:	4886      	ldr	r0, [pc, #536]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 80009f6:	f001 f840 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 80009fa:	2201      	movs	r2, #1
 80009fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a00:	4883      	ldr	r0, [pc, #524]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000a02:	f001 f83a 	bl	8001a7a <HAL_GPIO_WritePin>
			if (count1 < 0) {
 8000a06:	4b7f      	ldr	r3, [pc, #508]	; (8000c04 <fsm_for_NormalMode+0x2b4>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	da4f      	bge.n	8000aae <fsm_for_NormalMode+0x15e>
				count1 = red_automatic_value - 1;
 8000a0e:	4b82      	ldr	r3, [pc, #520]	; (8000c18 <fsm_for_NormalMode+0x2c8>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	3b01      	subs	r3, #1
 8000a14:	4a7b      	ldr	r2, [pc, #492]	; (8000c04 <fsm_for_NormalMode+0x2b4>)
 8000a16:	6013      	str	r3, [r2, #0]
				state1 = RED;
 8000a18:	4b7c      	ldr	r3, [pc, #496]	; (8000c0c <fsm_for_NormalMode+0x2bc>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a24:	487a      	ldr	r0, [pc, #488]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000a26:	f001 f828 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_SET);
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a30:	4877      	ldr	r0, [pc, #476]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000a32:	f001 f822 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8000a36:	2201      	movs	r2, #1
 8000a38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a3c:	4874      	ldr	r0, [pc, #464]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000a3e:	f001 f81c 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 8000a42:	e034      	b.n	8000aae <fsm_for_NormalMode+0x15e>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a4a:	4871      	ldr	r0, [pc, #452]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000a4c:	f001 f815 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_SET);
 8000a50:	2201      	movs	r2, #1
 8000a52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a56:	486e      	ldr	r0, [pc, #440]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000a58:	f001 f80f 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a62:	486b      	ldr	r0, [pc, #428]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000a64:	f001 f809 	bl	8001a7a <HAL_GPIO_WritePin>
			if (count1 < 0) {
 8000a68:	4b66      	ldr	r3, [pc, #408]	; (8000c04 <fsm_for_NormalMode+0x2b4>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	da20      	bge.n	8000ab2 <fsm_for_NormalMode+0x162>
				count1 = yellow_automatic_value - 1;
 8000a70:	4b6a      	ldr	r3, [pc, #424]	; (8000c1c <fsm_for_NormalMode+0x2cc>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	3b01      	subs	r3, #1
 8000a76:	4a63      	ldr	r2, [pc, #396]	; (8000c04 <fsm_for_NormalMode+0x2b4>)
 8000a78:	6013      	str	r3, [r2, #0]
				state1 = YELLOW;
 8000a7a:	4b64      	ldr	r3, [pc, #400]	; (8000c0c <fsm_for_NormalMode+0x2bc>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8000a80:	2201      	movs	r2, #1
 8000a82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a86:	4862      	ldr	r0, [pc, #392]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000a88:	f000 fff7 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_RESET);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a92:	485f      	ldr	r0, [pc, #380]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000a94:	f000 fff1 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a9e:	485c      	ldr	r0, [pc, #368]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000aa0:	f000 ffeb 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 8000aa4:	e005      	b.n	8000ab2 <fsm_for_NormalMode+0x162>
			break;
 8000aa6:	bf00      	nop
 8000aa8:	e004      	b.n	8000ab4 <fsm_for_NormalMode+0x164>
			break;
 8000aaa:	bf00      	nop
 8000aac:	e002      	b.n	8000ab4 <fsm_for_NormalMode+0x164>
			break;
 8000aae:	bf00      	nop
 8000ab0:	e000      	b.n	8000ab4 <fsm_for_NormalMode+0x164>
			break;
 8000ab2:	bf00      	nop
	}
	switch (state2) {
 8000ab4:	4b5a      	ldr	r3, [pc, #360]	; (8000c20 <fsm_for_NormalMode+0x2d0>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b02      	cmp	r3, #2
 8000aba:	d069      	beq.n	8000b90 <fsm_for_NormalMode+0x240>
 8000abc:	2b02      	cmp	r3, #2
 8000abe:	f300 8098 	bgt.w	8000bf2 <fsm_for_NormalMode+0x2a2>
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d002      	beq.n	8000acc <fsm_for_NormalMode+0x17c>
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d031      	beq.n	8000b2e <fsm_for_NormalMode+0x1de>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
			}
			break;
		default:
			break;
 8000aca:	e092      	b.n	8000bf2 <fsm_for_NormalMode+0x2a2>
			HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ad2:	484f      	ldr	r0, [pc, #316]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000ad4:	f000 ffd1 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_SET);
 8000ad8:	2201      	movs	r2, #1
 8000ada:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ade:	484c      	ldr	r0, [pc, #304]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000ae0:	f000 ffcb 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000aea:	4849      	ldr	r0, [pc, #292]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000aec:	f000 ffc5 	bl	8001a7a <HAL_GPIO_WritePin>
			if (count2 < 0) {
 8000af0:	4b45      	ldr	r3, [pc, #276]	; (8000c08 <fsm_for_NormalMode+0x2b8>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	da7e      	bge.n	8000bf6 <fsm_for_NormalMode+0x2a6>
				count2 = green_automatic_value - 1;
 8000af8:	4b46      	ldr	r3, [pc, #280]	; (8000c14 <fsm_for_NormalMode+0x2c4>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	3b01      	subs	r3, #1
 8000afe:	4a42      	ldr	r2, [pc, #264]	; (8000c08 <fsm_for_NormalMode+0x2b8>)
 8000b00:	6013      	str	r3, [r2, #0]
				state2 = GREEN;
 8000b02:	4b47      	ldr	r3, [pc, #284]	; (8000c20 <fsm_for_NormalMode+0x2d0>)
 8000b04:	2202      	movs	r2, #2
 8000b06:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8000b08:	2201      	movs	r2, #1
 8000b0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b0e:	4840      	ldr	r0, [pc, #256]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b10:	f000 ffb3 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_SET);
 8000b14:	2201      	movs	r2, #1
 8000b16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b1a:	483d      	ldr	r0, [pc, #244]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b1c:	f000 ffad 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
 8000b20:	2200      	movs	r2, #0
 8000b22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b26:	483a      	ldr	r0, [pc, #232]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b28:	f000 ffa7 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 8000b2c:	e063      	b.n	8000bf6 <fsm_for_NormalMode+0x2a6>
			HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8000b2e:	2201      	movs	r2, #1
 8000b30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b34:	4836      	ldr	r0, [pc, #216]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b36:	f000 ffa0 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b40:	4833      	ldr	r0, [pc, #204]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b42:	f000 ff9a 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 8000b46:	2201      	movs	r2, #1
 8000b48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b4c:	4830      	ldr	r0, [pc, #192]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b4e:	f000 ff94 	bl	8001a7a <HAL_GPIO_WritePin>
			if (count2 < 0) {
 8000b52:	4b2d      	ldr	r3, [pc, #180]	; (8000c08 <fsm_for_NormalMode+0x2b8>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	da4f      	bge.n	8000bfa <fsm_for_NormalMode+0x2aa>
				count2 = red_automatic_value - 1;
 8000b5a:	4b2f      	ldr	r3, [pc, #188]	; (8000c18 <fsm_for_NormalMode+0x2c8>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	4a29      	ldr	r2, [pc, #164]	; (8000c08 <fsm_for_NormalMode+0x2b8>)
 8000b62:	6013      	str	r3, [r2, #0]
				state2 = RED;
 8000b64:	4b2e      	ldr	r3, [pc, #184]	; (8000c20 <fsm_for_NormalMode+0x2d0>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b70:	4827      	ldr	r0, [pc, #156]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b72:	f000 ff82 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_SET);
 8000b76:	2201      	movs	r2, #1
 8000b78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b7c:	4824      	ldr	r0, [pc, #144]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b7e:	f000 ff7c 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 8000b82:	2201      	movs	r2, #1
 8000b84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b88:	4821      	ldr	r0, [pc, #132]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b8a:	f000 ff76 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 8000b8e:	e034      	b.n	8000bfa <fsm_for_NormalMode+0x2aa>
			HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b96:	481e      	ldr	r0, [pc, #120]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000b98:	f000 ff6f 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_SET);
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ba2:	481b      	ldr	r0, [pc, #108]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000ba4:	f000 ff69 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bae:	4818      	ldr	r0, [pc, #96]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000bb0:	f000 ff63 	bl	8001a7a <HAL_GPIO_WritePin>
			if (count2 < 0) {
 8000bb4:	4b14      	ldr	r3, [pc, #80]	; (8000c08 <fsm_for_NormalMode+0x2b8>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	da20      	bge.n	8000bfe <fsm_for_NormalMode+0x2ae>
				count2 = yellow_automatic_value - 1;
 8000bbc:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <fsm_for_NormalMode+0x2cc>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	3b01      	subs	r3, #1
 8000bc2:	4a11      	ldr	r2, [pc, #68]	; (8000c08 <fsm_for_NormalMode+0x2b8>)
 8000bc4:	6013      	str	r3, [r2, #0]
				state2 = YELLOW;
 8000bc6:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <fsm_for_NormalMode+0x2d0>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8000bcc:	2201      	movs	r2, #1
 8000bce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bd2:	480f      	ldr	r0, [pc, #60]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000bd4:	f000 ff51 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bde:	480c      	ldr	r0, [pc, #48]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000be0:	f000 ff4b 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 8000be4:	2201      	movs	r2, #1
 8000be6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bea:	4809      	ldr	r0, [pc, #36]	; (8000c10 <fsm_for_NormalMode+0x2c0>)
 8000bec:	f000 ff45 	bl	8001a7a <HAL_GPIO_WritePin>
			break;
 8000bf0:	e005      	b.n	8000bfe <fsm_for_NormalMode+0x2ae>
			break;
 8000bf2:	bf00      	nop
 8000bf4:	e004      	b.n	8000c00 <fsm_for_NormalMode+0x2b0>
			break;
 8000bf6:	bf00      	nop
 8000bf8:	e002      	b.n	8000c00 <fsm_for_NormalMode+0x2b0>
			break;
 8000bfa:	bf00      	nop
 8000bfc:	e000      	b.n	8000c00 <fsm_for_NormalMode+0x2b0>
			break;
 8000bfe:	bf00      	nop
	}

}
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	20000004 	.word	0x20000004
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	20000056 	.word	0x20000056
 8000c10:	40010c00 	.word	0x40010c00
 8000c14:	2000007c 	.word	0x2000007c
 8000c18:	20000080 	.word	0x20000080
 8000c1c:	20000078 	.word	0x20000078
 8000c20:	2000000c 	.word	0x2000000c

08000c24 <get7SEGValue>:


static int get7SEGValue(int road){
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	switch (mode) {
 8000c2c:	4b14      	ldr	r3, [pc, #80]	; (8000c80 <get7SEGValue+0x5c>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	3b01      	subs	r3, #1
 8000c32:	2b03      	cmp	r3, #3
 8000c34:	d81c      	bhi.n	8000c70 <get7SEGValue+0x4c>
 8000c36:	a201      	add	r2, pc, #4	; (adr r2, 8000c3c <get7SEGValue+0x18>)
 8000c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c3c:	08000c4d 	.word	0x08000c4d
 8000c40:	08000c5f 	.word	0x08000c5f
 8000c44:	08000c65 	.word	0x08000c65
 8000c48:	08000c6b 	.word	0x08000c6b
		case 1:
			if(road == 1) return count1;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d102      	bne.n	8000c58 <get7SEGValue+0x34>
 8000c52:	4b0c      	ldr	r3, [pc, #48]	; (8000c84 <get7SEGValue+0x60>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	e00d      	b.n	8000c74 <get7SEGValue+0x50>
			else return count2;
 8000c58:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <get7SEGValue+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	e00a      	b.n	8000c74 <get7SEGValue+0x50>
		case 2:
			return red_manual_value;
 8000c5e:	4b0b      	ldr	r3, [pc, #44]	; (8000c8c <get7SEGValue+0x68>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	e007      	b.n	8000c74 <get7SEGValue+0x50>
		case 3:
			return yellow_manual_value;
 8000c64:	4b0a      	ldr	r3, [pc, #40]	; (8000c90 <get7SEGValue+0x6c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	e004      	b.n	8000c74 <get7SEGValue+0x50>
		case 4:
			return green_manual_value;
 8000c6a:	4b0a      	ldr	r3, [pc, #40]	; (8000c94 <get7SEGValue+0x70>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	e001      	b.n	8000c74 <get7SEGValue+0x50>
		default:
			break;
 8000c70:	bf00      	nop
	}
	return 0;
 8000c72:	2300      	movs	r3, #0
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bc80      	pop	{r7}
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	20000000 	.word	0x20000000
 8000c84:	20000004 	.word	0x20000004
 8000c88:	20000008 	.word	0x20000008
 8000c8c:	20000070 	.word	0x20000070
 8000c90:	2000006c 	.word	0x2000006c
 8000c94:	20000074 	.word	0x20000074

08000c98 <LedDispMode>:

void LedDispMode() {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
	switch (mode) {
 8000c9c:	4b52      	ldr	r3, [pc, #328]	; (8000de8 <LedDispMode+0x150>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	3b01      	subs	r3, #1
 8000ca2:	2b03      	cmp	r3, #3
 8000ca4:	f200 8095 	bhi.w	8000dd2 <LedDispMode+0x13a>
 8000ca8:	a201      	add	r2, pc, #4	; (adr r2, 8000cb0 <LedDispMode+0x18>)
 8000caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cae:	bf00      	nop
 8000cb0:	08000cc1 	.word	0x08000cc1
 8000cb4:	08000cd7 	.word	0x08000cd7
 8000cb8:	08000d2b 	.word	0x08000d2b
 8000cbc:	08000d7f 	.word	0x08000d7f
		case 1:
			if (timer0_flag == 1) {
 8000cc0:	4b4a      	ldr	r3, [pc, #296]	; (8000dec <LedDispMode+0x154>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	f040 8086 	bne.w	8000dd6 <LedDispMode+0x13e>
				setTimer0(250);
 8000cca:	20fa      	movs	r0, #250	; 0xfa
 8000ccc:	f000 fb46 	bl	800135c <setTimer0>
				fsm_for_NormalMode();
 8000cd0:	f7ff fe3e 	bl	8000950 <fsm_for_NormalMode>
			}
			break;
 8000cd4:	e07f      	b.n	8000dd6 <LedDispMode+0x13e>
		case 2:
			if (timer0_flag == 1) {
 8000cd6:	4b45      	ldr	r3, [pc, #276]	; (8000dec <LedDispMode+0x154>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d17d      	bne.n	8000dda <LedDispMode+0x142>
				setTimer0(250);
 8000cde:	20fa      	movs	r0, #250	; 0xfa
 8000ce0:	f000 fb3c 	bl	800135c <setTimer0>
				HAL_GPIO_TogglePin(R1_GPIO_Port, R1_Pin);
 8000ce4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce8:	4841      	ldr	r0, [pc, #260]	; (8000df0 <LedDispMode+0x158>)
 8000cea:	f000 fede 	bl	8001aaa <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(R2_GPIO_Port, R2_Pin);
 8000cee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cf2:	483f      	ldr	r0, [pc, #252]	; (8000df0 <LedDispMode+0x158>)
 8000cf4:	f000 fed9 	bl	8001aaa <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_SET);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cfe:	483c      	ldr	r0, [pc, #240]	; (8000df0 <LedDispMode+0x158>)
 8000d00:	f000 febb 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8000d04:	2201      	movs	r2, #1
 8000d06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d0a:	4839      	ldr	r0, [pc, #228]	; (8000df0 <LedDispMode+0x158>)
 8000d0c:	f000 feb5 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_SET);
 8000d10:	2201      	movs	r2, #1
 8000d12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d16:	4836      	ldr	r0, [pc, #216]	; (8000df0 <LedDispMode+0x158>)
 8000d18:	f000 feaf 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d22:	4833      	ldr	r0, [pc, #204]	; (8000df0 <LedDispMode+0x158>)
 8000d24:	f000 fea9 	bl	8001a7a <HAL_GPIO_WritePin>
			}
			break;
 8000d28:	e057      	b.n	8000dda <LedDispMode+0x142>
		case 3:
			if (timer0_flag == 1) {
 8000d2a:	4b30      	ldr	r3, [pc, #192]	; (8000dec <LedDispMode+0x154>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d155      	bne.n	8000dde <LedDispMode+0x146>
				setTimer0(250);
 8000d32:	20fa      	movs	r0, #250	; 0xfa
 8000d34:	f000 fb12 	bl	800135c <setTimer0>
				HAL_GPIO_TogglePin(Y1_GPIO_Port, Y1_Pin);
 8000d38:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d3c:	482c      	ldr	r0, [pc, #176]	; (8000df0 <LedDispMode+0x158>)
 8000d3e:	f000 feb4 	bl	8001aaa <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(Y2_GPIO_Port, Y2_Pin);
 8000d42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d46:	482a      	ldr	r0, [pc, #168]	; (8000df0 <LedDispMode+0x158>)
 8000d48:	f000 feaf 	bl	8001aaa <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d52:	4827      	ldr	r0, [pc, #156]	; (8000df0 <LedDispMode+0x158>)
 8000d54:	f000 fe91 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d5e:	4824      	ldr	r0, [pc, #144]	; (8000df0 <LedDispMode+0x158>)
 8000d60:	f000 fe8b 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8000d64:	2201      	movs	r2, #1
 8000d66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d6a:	4821      	ldr	r0, [pc, #132]	; (8000df0 <LedDispMode+0x158>)
 8000d6c:	f000 fe85 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d76:	481e      	ldr	r0, [pc, #120]	; (8000df0 <LedDispMode+0x158>)
 8000d78:	f000 fe7f 	bl	8001a7a <HAL_GPIO_WritePin>
			}
			break;
 8000d7c:	e02f      	b.n	8000dde <LedDispMode+0x146>
		case 4:
			if (timer0_flag == 1) {
 8000d7e:	4b1b      	ldr	r3, [pc, #108]	; (8000dec <LedDispMode+0x154>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d12d      	bne.n	8000de2 <LedDispMode+0x14a>
				setTimer0(250);
 8000d86:	20fa      	movs	r0, #250	; 0xfa
 8000d88:	f000 fae8 	bl	800135c <setTimer0>
				HAL_GPIO_TogglePin(G1_GPIO_Port, G1_Pin);
 8000d8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d90:	4817      	ldr	r0, [pc, #92]	; (8000df0 <LedDispMode+0x158>)
 8000d92:	f000 fe8a 	bl	8001aaa <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(G2_GPIO_Port, G2_Pin);
 8000d96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d9a:	4815      	ldr	r0, [pc, #84]	; (8000df0 <LedDispMode+0x158>)
 8000d9c:	f000 fe85 	bl	8001aaa <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_SET);
 8000da0:	2201      	movs	r2, #1
 8000da2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000da6:	4812      	ldr	r0, [pc, #72]	; (8000df0 <LedDispMode+0x158>)
 8000da8:	f000 fe67 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000db2:	480f      	ldr	r0, [pc, #60]	; (8000df0 <LedDispMode+0x158>)
 8000db4:	f000 fe61 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dbe:	480c      	ldr	r0, [pc, #48]	; (8000df0 <LedDispMode+0x158>)
 8000dc0:	f000 fe5b 	bl	8001a7a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dca:	4809      	ldr	r0, [pc, #36]	; (8000df0 <LedDispMode+0x158>)
 8000dcc:	f000 fe55 	bl	8001a7a <HAL_GPIO_WritePin>
			}
			break;
 8000dd0:	e007      	b.n	8000de2 <LedDispMode+0x14a>
		default:
			break;
 8000dd2:	bf00      	nop
 8000dd4:	e006      	b.n	8000de4 <LedDispMode+0x14c>
			break;
 8000dd6:	bf00      	nop
 8000dd8:	e004      	b.n	8000de4 <LedDispMode+0x14c>
			break;
 8000dda:	bf00      	nop
 8000ddc:	e002      	b.n	8000de4 <LedDispMode+0x14c>
			break;
 8000dde:	bf00      	nop
 8000de0:	e000      	b.n	8000de4 <LedDispMode+0x14c>
			break;
 8000de2:	bf00      	nop
	}
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000000 	.word	0x20000000
 8000dec:	20000060 	.word	0x20000060
 8000df0:	40010c00 	.word	0x40010c00

08000df4 <LEDScanning>:


void LEDScanning() {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
	static int buffer_index = 0;
	switch (buffer_index) {
 8000df8:	4b80      	ldr	r3, [pc, #512]	; (8000ffc <LEDScanning+0x208>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2b04      	cmp	r3, #4
 8000dfe:	f200 80fa 	bhi.w	8000ff6 <LEDScanning+0x202>
 8000e02:	a201      	add	r2, pc, #4	; (adr r2, 8000e08 <LEDScanning+0x14>)
 8000e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e08:	08000e1d 	.word	0x08000e1d
 8000e0c:	08000e7b 	.word	0x08000e7b
 8000e10:	08000ee3 	.word	0x08000ee3
 8000e14:	08000f41 	.word	0x08000f41
 8000e18:	08000fa9 	.word	0x08000fa9
		case 0:
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e22:	4877      	ldr	r0, [pc, #476]	; (8001000 <LEDScanning+0x20c>)
 8000e24:	f000 fe29 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e2e:	4874      	ldr	r0, [pc, #464]	; (8001000 <LEDScanning+0x20c>)
 8000e30:	f000 fe23 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000e34:	2200      	movs	r2, #0
 8000e36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e3a:	4871      	ldr	r0, [pc, #452]	; (8001000 <LEDScanning+0x20c>)
 8000e3c:	f000 fe1d 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000e40:	2200      	movs	r2, #0
 8000e42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e46:	486e      	ldr	r0, [pc, #440]	; (8001000 <LEDScanning+0x20c>)
 8000e48:	f000 fe17 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e52:	486b      	ldr	r0, [pc, #428]	; (8001000 <LEDScanning+0x20c>)
 8000e54:	f000 fe11 	bl	8001a7a <HAL_GPIO_WritePin>
			display7SEG(get7SEGValue(1) / 10);
 8000e58:	2001      	movs	r0, #1
 8000e5a:	f7ff fee3 	bl	8000c24 <get7SEGValue>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	4a68      	ldr	r2, [pc, #416]	; (8001004 <LEDScanning+0x210>)
 8000e62:	fb82 1203 	smull	r1, r2, r2, r3
 8000e66:	1092      	asrs	r2, r2, #2
 8000e68:	17db      	asrs	r3, r3, #31
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff fbbf 	bl	80005f0 <display7SEG>
			buffer_index = 1;
 8000e72:	4b62      	ldr	r3, [pc, #392]	; (8000ffc <LEDScanning+0x208>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	601a      	str	r2, [r3, #0]
			break;
 8000e78:	e0be      	b.n	8000ff8 <LEDScanning+0x204>
		case 1:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e80:	485f      	ldr	r0, [pc, #380]	; (8001000 <LEDScanning+0x20c>)
 8000e82:	f000 fdfa 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e8c:	485c      	ldr	r0, [pc, #368]	; (8001000 <LEDScanning+0x20c>)
 8000e8e:	f000 fdf4 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000e92:	2200      	movs	r2, #0
 8000e94:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e98:	4859      	ldr	r0, [pc, #356]	; (8001000 <LEDScanning+0x20c>)
 8000e9a:	f000 fdee 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ea4:	4856      	ldr	r0, [pc, #344]	; (8001000 <LEDScanning+0x20c>)
 8000ea6:	f000 fde8 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000eaa:	2201      	movs	r2, #1
 8000eac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eb0:	4853      	ldr	r0, [pc, #332]	; (8001000 <LEDScanning+0x20c>)
 8000eb2:	f000 fde2 	bl	8001a7a <HAL_GPIO_WritePin>
			display7SEG(get7SEGValue(1) % 10);
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	f7ff feb4 	bl	8000c24 <get7SEGValue>
 8000ebc:	4601      	mov	r1, r0
 8000ebe:	4b51      	ldr	r3, [pc, #324]	; (8001004 <LEDScanning+0x210>)
 8000ec0:	fb83 2301 	smull	r2, r3, r3, r1
 8000ec4:	109a      	asrs	r2, r3, #2
 8000ec6:	17cb      	asrs	r3, r1, #31
 8000ec8:	1ad2      	subs	r2, r2, r3
 8000eca:	4613      	mov	r3, r2
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	4413      	add	r3, r2
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	1aca      	subs	r2, r1, r3
 8000ed4:	4610      	mov	r0, r2
 8000ed6:	f7ff fb8b 	bl	80005f0 <display7SEG>
			buffer_index = 2;
 8000eda:	4b48      	ldr	r3, [pc, #288]	; (8000ffc <LEDScanning+0x208>)
 8000edc:	2202      	movs	r2, #2
 8000ede:	601a      	str	r2, [r3, #0]
			break;
 8000ee0:	e08a      	b.n	8000ff8 <LEDScanning+0x204>
		case 2:
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ee8:	4845      	ldr	r0, [pc, #276]	; (8001000 <LEDScanning+0x20c>)
 8000eea:	f000 fdc6 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef4:	4842      	ldr	r0, [pc, #264]	; (8001000 <LEDScanning+0x20c>)
 8000ef6:	f000 fdc0 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 8000efa:	2200      	movs	r2, #0
 8000efc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f00:	483f      	ldr	r0, [pc, #252]	; (8001000 <LEDScanning+0x20c>)
 8000f02:	f000 fdba 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000f06:	2200      	movs	r2, #0
 8000f08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f0c:	483c      	ldr	r0, [pc, #240]	; (8001000 <LEDScanning+0x20c>)
 8000f0e:	f000 fdb4 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000f12:	2201      	movs	r2, #1
 8000f14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f18:	4839      	ldr	r0, [pc, #228]	; (8001000 <LEDScanning+0x20c>)
 8000f1a:	f000 fdae 	bl	8001a7a <HAL_GPIO_WritePin>
			display7SEG(get7SEGValue(2) / 10);
 8000f1e:	2002      	movs	r0, #2
 8000f20:	f7ff fe80 	bl	8000c24 <get7SEGValue>
 8000f24:	4603      	mov	r3, r0
 8000f26:	4a37      	ldr	r2, [pc, #220]	; (8001004 <LEDScanning+0x210>)
 8000f28:	fb82 1203 	smull	r1, r2, r2, r3
 8000f2c:	1092      	asrs	r2, r2, #2
 8000f2e:	17db      	asrs	r3, r3, #31
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff fb5c 	bl	80005f0 <display7SEG>
			buffer_index = 3;
 8000f38:	4b30      	ldr	r3, [pc, #192]	; (8000ffc <LEDScanning+0x208>)
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	601a      	str	r2, [r3, #0]
			break;
 8000f3e:	e05b      	b.n	8000ff8 <LEDScanning+0x204>
		case 3:
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000f40:	2200      	movs	r2, #0
 8000f42:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f46:	482e      	ldr	r0, [pc, #184]	; (8001000 <LEDScanning+0x20c>)
 8000f48:	f000 fd97 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f52:	482b      	ldr	r0, [pc, #172]	; (8001000 <LEDScanning+0x20c>)
 8000f54:	f000 fd91 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f5e:	4828      	ldr	r0, [pc, #160]	; (8001000 <LEDScanning+0x20c>)
 8000f60:	f000 fd8b 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f6a:	4825      	ldr	r0, [pc, #148]	; (8001000 <LEDScanning+0x20c>)
 8000f6c:	f000 fd85 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000f70:	2201      	movs	r2, #1
 8000f72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f76:	4822      	ldr	r0, [pc, #136]	; (8001000 <LEDScanning+0x20c>)
 8000f78:	f000 fd7f 	bl	8001a7a <HAL_GPIO_WritePin>
			display7SEG(get7SEGValue(2) % 10);
 8000f7c:	2002      	movs	r0, #2
 8000f7e:	f7ff fe51 	bl	8000c24 <get7SEGValue>
 8000f82:	4601      	mov	r1, r0
 8000f84:	4b1f      	ldr	r3, [pc, #124]	; (8001004 <LEDScanning+0x210>)
 8000f86:	fb83 2301 	smull	r2, r3, r3, r1
 8000f8a:	109a      	asrs	r2, r3, #2
 8000f8c:	17cb      	asrs	r3, r1, #31
 8000f8e:	1ad2      	subs	r2, r2, r3
 8000f90:	4613      	mov	r3, r2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	4413      	add	r3, r2
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	1aca      	subs	r2, r1, r3
 8000f9a:	4610      	mov	r0, r2
 8000f9c:	f7ff fb28 	bl	80005f0 <display7SEG>
			buffer_index = 4;
 8000fa0:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <LEDScanning+0x208>)
 8000fa2:	2204      	movs	r2, #4
 8000fa4:	601a      	str	r2, [r3, #0]
			break;
 8000fa6:	e027      	b.n	8000ff8 <LEDScanning+0x204>
		case 4:
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fae:	4814      	ldr	r0, [pc, #80]	; (8001000 <LEDScanning+0x20c>)
 8000fb0:	f000 fd63 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fba:	4811      	ldr	r0, [pc, #68]	; (8001000 <LEDScanning+0x20c>)
 8000fbc:	f000 fd5d 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fc6:	480e      	ldr	r0, [pc, #56]	; (8001000 <LEDScanning+0x20c>)
 8000fc8:	f000 fd57 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fd2:	480b      	ldr	r0, [pc, #44]	; (8001000 <LEDScanning+0x20c>)
 8000fd4:	f000 fd51 	bl	8001a7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_SET);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fde:	4808      	ldr	r0, [pc, #32]	; (8001000 <LEDScanning+0x20c>)
 8000fe0:	f000 fd4b 	bl	8001a7a <HAL_GPIO_WritePin>
			display7SEG(mode);
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <LEDScanning+0x214>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff fb01 	bl	80005f0 <display7SEG>
			buffer_index = 0;
 8000fee:	4b03      	ldr	r3, [pc, #12]	; (8000ffc <LEDScanning+0x208>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
			break;
 8000ff4:	e000      	b.n	8000ff8 <LEDScanning+0x204>
		default:
			break;
 8000ff6:	bf00      	nop
	}
}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000058 	.word	0x20000058
 8001000:	40010800 	.word	0x40010800
 8001004:	66666667 	.word	0x66666667
 8001008:	20000000 	.word	0x20000000

0800100c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001010:	f000 fa32 	bl	8001478 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001014:	f000 f824 	bl	8001060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001018:	f000 f8aa 	bl	8001170 <MX_GPIO_Init>
  MX_TIM2_Init();
 800101c:	f000 f85c 	bl	80010d8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001020:	480d      	ldr	r0, [pc, #52]	; (8001058 <main+0x4c>)
 8001022:	f001 f987 	bl	8002334 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  init_buffer();
 8001026:	f7ff f9c9 	bl	80003bc <init_buffer>
  LedTimeDurationInit();
 800102a:	f7ff f88f 	bl	800014c <LedTimeDurationInit>
  setTimer0(1);
 800102e:	2001      	movs	r0, #1
 8001030:	f000 f994 	bl	800135c <setTimer0>
  setTimer1(1);
 8001034:	2001      	movs	r0, #1
 8001036:	f000 f9a5 	bl	8001384 <setTimer1>
  while (1)
  {
    /* USER CODE END WHILE */
	  	  fsm_for_input_processing();
 800103a:	f7ff f925 	bl	8000288 <fsm_for_input_processing>
	 	  if (timer1_flag == 1) {
 800103e:	4b07      	ldr	r3, [pc, #28]	; (800105c <main+0x50>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d104      	bne.n	8001050 <main+0x44>
	 		  LEDScanning();
 8001046:	f7ff fed5 	bl	8000df4 <LEDScanning>
	 		  setTimer1(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f000 f99a 	bl	8001384 <setTimer1>
	 	  }

	 	  LedDispMode();
 8001050:	f7ff fe22 	bl	8000c98 <LedDispMode>
	  	  fsm_for_input_processing();
 8001054:	e7f1      	b.n	800103a <main+0x2e>
 8001056:	bf00      	nop
 8001058:	20000084 	.word	0x20000084
 800105c:	20000068 	.word	0x20000068

08001060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b090      	sub	sp, #64	; 0x40
 8001064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001066:	f107 0318 	add.w	r3, r7, #24
 800106a:	2228      	movs	r2, #40	; 0x28
 800106c:	2100      	movs	r1, #0
 800106e:	4618      	mov	r0, r3
 8001070:	f001 fd1c 	bl	8002aac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001074:	1d3b      	adds	r3, r7, #4
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
 8001080:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001082:	2302      	movs	r3, #2
 8001084:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001086:	2301      	movs	r3, #1
 8001088:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800108a:	2310      	movs	r3, #16
 800108c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800108e:	2300      	movs	r3, #0
 8001090:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001092:	f107 0318 	add.w	r3, r7, #24
 8001096:	4618      	mov	r0, r3
 8001098:	f000 fd20 	bl	8001adc <HAL_RCC_OscConfig>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80010a2:	f000 f8c7 	bl	8001234 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a6:	230f      	movs	r3, #15
 80010a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 ff8c 	bl	8001fdc <HAL_RCC_ClockConfig>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010ca:	f000 f8b3 	bl	8001234 <Error_Handler>
  }
}
 80010ce:	bf00      	nop
 80010d0:	3740      	adds	r7, #64	; 0x40
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010de:	f107 0308 	add.w	r3, r7, #8
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ec:	463b      	mov	r3, r7
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010f4:	4b1d      	ldr	r3, [pc, #116]	; (800116c <MX_TIM2_Init+0x94>)
 80010f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	; (800116c <MX_TIM2_Init+0x94>)
 80010fe:	f240 321f 	movw	r2, #799	; 0x31f
 8001102:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001104:	4b19      	ldr	r3, [pc, #100]	; (800116c <MX_TIM2_Init+0x94>)
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800110a:	4b18      	ldr	r3, [pc, #96]	; (800116c <MX_TIM2_Init+0x94>)
 800110c:	2209      	movs	r2, #9
 800110e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001110:	4b16      	ldr	r3, [pc, #88]	; (800116c <MX_TIM2_Init+0x94>)
 8001112:	2200      	movs	r2, #0
 8001114:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001116:	4b15      	ldr	r3, [pc, #84]	; (800116c <MX_TIM2_Init+0x94>)
 8001118:	2200      	movs	r2, #0
 800111a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800111c:	4813      	ldr	r0, [pc, #76]	; (800116c <MX_TIM2_Init+0x94>)
 800111e:	f001 f8b9 	bl	8002294 <HAL_TIM_Base_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001128:	f000 f884 	bl	8001234 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800112c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001130:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001132:	f107 0308 	add.w	r3, r7, #8
 8001136:	4619      	mov	r1, r3
 8001138:	480c      	ldr	r0, [pc, #48]	; (800116c <MX_TIM2_Init+0x94>)
 800113a:	f001 fa4f 	bl	80025dc <HAL_TIM_ConfigClockSource>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001144:	f000 f876 	bl	8001234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001148:	2300      	movs	r3, #0
 800114a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800114c:	2300      	movs	r3, #0
 800114e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001150:	463b      	mov	r3, r7
 8001152:	4619      	mov	r1, r3
 8001154:	4805      	ldr	r0, [pc, #20]	; (800116c <MX_TIM2_Init+0x94>)
 8001156:	f001 fc1b 	bl	8002990 <HAL_TIMEx_MasterConfigSynchronization>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001160:	f000 f868 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001164:	bf00      	nop
 8001166:	3718      	adds	r7, #24
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000084 	.word	0x20000084

08001170 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001176:	f107 0308 	add.w	r3, r7, #8
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
 8001182:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001184:	4b28      	ldr	r3, [pc, #160]	; (8001228 <MX_GPIO_Init+0xb8>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	4a27      	ldr	r2, [pc, #156]	; (8001228 <MX_GPIO_Init+0xb8>)
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	6193      	str	r3, [r2, #24]
 8001190:	4b25      	ldr	r3, [pc, #148]	; (8001228 <MX_GPIO_Init+0xb8>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	f003 0304 	and.w	r3, r3, #4
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119c:	4b22      	ldr	r3, [pc, #136]	; (8001228 <MX_GPIO_Init+0xb8>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	4a21      	ldr	r2, [pc, #132]	; (8001228 <MX_GPIO_Init+0xb8>)
 80011a2:	f043 0308 	orr.w	r3, r3, #8
 80011a6:	6193      	str	r3, [r2, #24]
 80011a8:	4b1f      	ldr	r3, [pc, #124]	; (8001228 <MX_GPIO_Init+0xb8>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	f003 0308 	and.w	r3, r3, #8
 80011b0:	603b      	str	r3, [r7, #0]
 80011b2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80011b4:	2200      	movs	r2, #0
 80011b6:	f641 717f 	movw	r1, #8063	; 0x1f7f
 80011ba:	481c      	ldr	r0, [pc, #112]	; (800122c <MX_GPIO_Init+0xbc>)
 80011bc:	f000 fc5d 	bl	8001a7a <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin|MODE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G1_Pin|R2_Pin|Y2_Pin|G2_Pin
 80011c0:	2200      	movs	r2, #0
 80011c2:	f44f 517c 	mov.w	r1, #16128	; 0x3f00
 80011c6:	481a      	ldr	r0, [pc, #104]	; (8001230 <MX_GPIO_Init+0xc0>)
 80011c8:	f000 fc57 	bl	8001a7a <HAL_GPIO_WritePin>
                          |R1_Pin|Y1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin MODE_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80011cc:	f641 737f 	movw	r3, #8063	; 0x1f7f
 80011d0:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin|MODE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2302      	movs	r3, #2
 80011dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011de:	f107 0308 	add.w	r3, r7, #8
 80011e2:	4619      	mov	r1, r3
 80011e4:	4811      	ldr	r0, [pc, #68]	; (800122c <MX_GPIO_Init+0xbc>)
 80011e6:	f000 fab7 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 80011ea:	2307      	movs	r3, #7
 80011ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f6:	f107 0308 	add.w	r3, r7, #8
 80011fa:	4619      	mov	r1, r3
 80011fc:	480c      	ldr	r0, [pc, #48]	; (8001230 <MX_GPIO_Init+0xc0>)
 80011fe:	f000 faab 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : G1_Pin R2_Pin Y2_Pin G2_Pin
                           R1_Pin Y1_Pin */
  GPIO_InitStruct.Pin = G1_Pin|R2_Pin|Y2_Pin|G2_Pin
 8001202:	f44f 537c 	mov.w	r3, #16128	; 0x3f00
 8001206:	60bb      	str	r3, [r7, #8]
                          |R1_Pin|Y1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001208:	2301      	movs	r3, #1
 800120a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2302      	movs	r3, #2
 8001212:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001214:	f107 0308 	add.w	r3, r7, #8
 8001218:	4619      	mov	r1, r3
 800121a:	4805      	ldr	r0, [pc, #20]	; (8001230 <MX_GPIO_Init+0xc0>)
 800121c:	f000 fa9c 	bl	8001758 <HAL_GPIO_Init>

}
 8001220:	bf00      	nop
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40021000 	.word	0x40021000
 800122c:	40010800 	.word	0x40010800
 8001230:	40010c00 	.word	0x40010c00

08001234 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001238:	b672      	cpsid	i
}
 800123a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800123c:	e7fe      	b.n	800123c <Error_Handler+0x8>
	...

08001240 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001246:	4b15      	ldr	r3, [pc, #84]	; (800129c <HAL_MspInit+0x5c>)
 8001248:	699b      	ldr	r3, [r3, #24]
 800124a:	4a14      	ldr	r2, [pc, #80]	; (800129c <HAL_MspInit+0x5c>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6193      	str	r3, [r2, #24]
 8001252:	4b12      	ldr	r3, [pc, #72]	; (800129c <HAL_MspInit+0x5c>)
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800125e:	4b0f      	ldr	r3, [pc, #60]	; (800129c <HAL_MspInit+0x5c>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	4a0e      	ldr	r2, [pc, #56]	; (800129c <HAL_MspInit+0x5c>)
 8001264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001268:	61d3      	str	r3, [r2, #28]
 800126a:	4b0c      	ldr	r3, [pc, #48]	; (800129c <HAL_MspInit+0x5c>)
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001276:	4b0a      	ldr	r3, [pc, #40]	; (80012a0 <HAL_MspInit+0x60>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	4a04      	ldr	r2, [pc, #16]	; (80012a0 <HAL_MspInit+0x60>)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001292:	bf00      	nop
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr
 800129c:	40021000 	.word	0x40021000
 80012a0:	40010000 	.word	0x40010000

080012a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012b4:	d113      	bne.n	80012de <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012b6:	4b0c      	ldr	r3, [pc, #48]	; (80012e8 <HAL_TIM_Base_MspInit+0x44>)
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	4a0b      	ldr	r2, [pc, #44]	; (80012e8 <HAL_TIM_Base_MspInit+0x44>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	61d3      	str	r3, [r2, #28]
 80012c2:	4b09      	ldr	r3, [pc, #36]	; (80012e8 <HAL_TIM_Base_MspInit+0x44>)
 80012c4:	69db      	ldr	r3, [r3, #28]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2100      	movs	r1, #0
 80012d2:	201c      	movs	r0, #28
 80012d4:	f000 fa09 	bl	80016ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012d8:	201c      	movs	r0, #28
 80012da:	f000 fa22 	bl	8001722 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40021000 	.word	0x40021000

080012ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012f0:	e7fe      	b.n	80012f0 <NMI_Handler+0x4>

080012f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f6:	e7fe      	b.n	80012f6 <HardFault_Handler+0x4>

080012f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012fc:	e7fe      	b.n	80012fc <MemManage_Handler+0x4>

080012fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001302:	e7fe      	b.n	8001302 <BusFault_Handler+0x4>

08001304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001308:	e7fe      	b.n	8001308 <UsageFault_Handler+0x4>

0800130a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr

08001316 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001316:	b480      	push	{r7}
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr

08001322 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr

0800132e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001332:	f000 f8e7 	bl	8001504 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
	...

0800133c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001340:	4802      	ldr	r0, [pc, #8]	; (800134c <TIM2_IRQHandler+0x10>)
 8001342:	f001 f843 	bl	80023cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000084 	.word	0x20000084

08001350 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001354:	bf00      	nop
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr

0800135c <setTimer0>:
int timer0_flag = 0;
int timer1_counter = 0;
int timer1_flag = 0;


void setTimer0(int duration) {
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	timer0_counter = duration / TIMER_CYCLE;
 8001364:	4a05      	ldr	r2, [pc, #20]	; (800137c <setTimer0+0x20>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <setTimer0+0x24>)
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	2000005c 	.word	0x2000005c
 8001380:	20000060 	.word	0x20000060

08001384 <setTimer1>:
void setTimer1(int duration) {
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 800138c:	4a05      	ldr	r2, [pc, #20]	; (80013a4 <setTimer1+0x20>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001392:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <setTimer1+0x24>)
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	bc80      	pop	{r7}
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	20000064 	.word	0x20000064
 80013a8:	20000068 	.word	0x20000068

080013ac <timer_run>:

void timer_run() {
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
	if (timer0_counter > 0) {
 80013b0:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <timer_run+0x4c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	dd0b      	ble.n	80013d0 <timer_run+0x24>
		timer0_counter--;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <timer_run+0x4c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3b01      	subs	r3, #1
 80013be:	4a0e      	ldr	r2, [pc, #56]	; (80013f8 <timer_run+0x4c>)
 80013c0:	6013      	str	r3, [r2, #0]
		if (timer0_counter == 0) timer0_flag = 1;
 80013c2:	4b0d      	ldr	r3, [pc, #52]	; (80013f8 <timer_run+0x4c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d102      	bne.n	80013d0 <timer_run+0x24>
 80013ca:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <timer_run+0x50>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	601a      	str	r2, [r3, #0]
	}

	if (timer1_counter > 0) {
 80013d0:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <timer_run+0x54>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	dd0b      	ble.n	80013f0 <timer_run+0x44>
		timer1_counter--;
 80013d8:	4b09      	ldr	r3, [pc, #36]	; (8001400 <timer_run+0x54>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	3b01      	subs	r3, #1
 80013de:	4a08      	ldr	r2, [pc, #32]	; (8001400 <timer_run+0x54>)
 80013e0:	6013      	str	r3, [r2, #0]
		if (timer1_counter == 0) timer1_flag = 1;
 80013e2:	4b07      	ldr	r3, [pc, #28]	; (8001400 <timer_run+0x54>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d102      	bne.n	80013f0 <timer_run+0x44>
 80013ea:	4b06      	ldr	r3, [pc, #24]	; (8001404 <timer_run+0x58>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	601a      	str	r2, [r3, #0]
	}
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr
 80013f8:	2000005c 	.word	0x2000005c
 80013fc:	20000060 	.word	0x20000060
 8001400:	20000064 	.word	0x20000064
 8001404:	20000068 	.word	0x20000068

08001408 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	timer_run();
 8001410:	f7ff ffcc 	bl	80013ac <timer_run>
	if (htim->Instance == TIM2) {
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800141c:	d101      	bne.n	8001422 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 800141e:	f7ff f809 	bl	8000434 <button_reading>
	}
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800142c:	f7ff ff90 	bl	8001350 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001430:	480b      	ldr	r0, [pc, #44]	; (8001460 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001432:	490c      	ldr	r1, [pc, #48]	; (8001464 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001434:	4a0c      	ldr	r2, [pc, #48]	; (8001468 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001438:	e002      	b.n	8001440 <LoopCopyDataInit>

0800143a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800143a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800143c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800143e:	3304      	adds	r3, #4

08001440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001444:	d3f9      	bcc.n	800143a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001446:	4a09      	ldr	r2, [pc, #36]	; (800146c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001448:	4c09      	ldr	r4, [pc, #36]	; (8001470 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800144a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800144c:	e001      	b.n	8001452 <LoopFillZerobss>

0800144e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800144e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001450:	3204      	adds	r2, #4

08001452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001454:	d3fb      	bcc.n	800144e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001456:	f001 fb05 	bl	8002a64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800145a:	f7ff fdd7 	bl	800100c <main>
  bx lr
 800145e:	4770      	bx	lr
  ldr r0, =_sdata
 8001460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001464:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001468:	08002b00 	.word	0x08002b00
  ldr r2, =_sbss
 800146c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001470:	200000d0 	.word	0x200000d0

08001474 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001474:	e7fe      	b.n	8001474 <ADC1_2_IRQHandler>
	...

08001478 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <HAL_Init+0x28>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a07      	ldr	r2, [pc, #28]	; (80014a0 <HAL_Init+0x28>)
 8001482:	f043 0310 	orr.w	r3, r3, #16
 8001486:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001488:	2003      	movs	r0, #3
 800148a:	f000 f923 	bl	80016d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800148e:	200f      	movs	r0, #15
 8001490:	f000 f808 	bl	80014a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001494:	f7ff fed4 	bl	8001240 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40022000 	.word	0x40022000

080014a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014ac:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <HAL_InitTick+0x54>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <HAL_InitTick+0x58>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	4619      	mov	r1, r3
 80014b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80014be:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 f93b 	bl	800173e <HAL_SYSTICK_Config>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e00e      	b.n	80014f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b0f      	cmp	r3, #15
 80014d6:	d80a      	bhi.n	80014ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014d8:	2200      	movs	r2, #0
 80014da:	6879      	ldr	r1, [r7, #4]
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295
 80014e0:	f000 f903 	bl	80016ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014e4:	4a06      	ldr	r2, [pc, #24]	; (8001500 <HAL_InitTick+0x5c>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e000      	b.n	80014f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000010 	.word	0x20000010
 80014fc:	20000018 	.word	0x20000018
 8001500:	20000014 	.word	0x20000014

08001504 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001508:	4b05      	ldr	r3, [pc, #20]	; (8001520 <HAL_IncTick+0x1c>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	461a      	mov	r2, r3
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <HAL_IncTick+0x20>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4413      	add	r3, r2
 8001514:	4a03      	ldr	r2, [pc, #12]	; (8001524 <HAL_IncTick+0x20>)
 8001516:	6013      	str	r3, [r2, #0]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	20000018 	.word	0x20000018
 8001524:	200000cc 	.word	0x200000cc

08001528 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return uwTick;
 800152c:	4b02      	ldr	r3, [pc, #8]	; (8001538 <HAL_GetTick+0x10>)
 800152e:	681b      	ldr	r3, [r3, #0]
}
 8001530:	4618      	mov	r0, r3
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	200000cc 	.word	0x200000cc

0800153c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f003 0307 	and.w	r3, r3, #7
 800154a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <__NVIC_SetPriorityGrouping+0x44>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001552:	68ba      	ldr	r2, [r7, #8]
 8001554:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001558:	4013      	ands	r3, r2
 800155a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001564:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800156c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800156e:	4a04      	ldr	r2, [pc, #16]	; (8001580 <__NVIC_SetPriorityGrouping+0x44>)
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	60d3      	str	r3, [r2, #12]
}
 8001574:	bf00      	nop
 8001576:	3714      	adds	r7, #20
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001588:	4b04      	ldr	r3, [pc, #16]	; (800159c <__NVIC_GetPriorityGrouping+0x18>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	0a1b      	lsrs	r3, r3, #8
 800158e:	f003 0307 	and.w	r3, r3, #7
}
 8001592:	4618      	mov	r0, r3
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	db0b      	blt.n	80015ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	f003 021f 	and.w	r2, r3, #31
 80015b8:	4906      	ldr	r1, [pc, #24]	; (80015d4 <__NVIC_EnableIRQ+0x34>)
 80015ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015be:	095b      	lsrs	r3, r3, #5
 80015c0:	2001      	movs	r0, #1
 80015c2:	fa00 f202 	lsl.w	r2, r0, r2
 80015c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	6039      	str	r1, [r7, #0]
 80015e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	db0a      	blt.n	8001602 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	b2da      	uxtb	r2, r3
 80015f0:	490c      	ldr	r1, [pc, #48]	; (8001624 <__NVIC_SetPriority+0x4c>)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	0112      	lsls	r2, r2, #4
 80015f8:	b2d2      	uxtb	r2, r2
 80015fa:	440b      	add	r3, r1
 80015fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001600:	e00a      	b.n	8001618 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	b2da      	uxtb	r2, r3
 8001606:	4908      	ldr	r1, [pc, #32]	; (8001628 <__NVIC_SetPriority+0x50>)
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	f003 030f 	and.w	r3, r3, #15
 800160e:	3b04      	subs	r3, #4
 8001610:	0112      	lsls	r2, r2, #4
 8001612:	b2d2      	uxtb	r2, r2
 8001614:	440b      	add	r3, r1
 8001616:	761a      	strb	r2, [r3, #24]
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000e100 	.word	0xe000e100
 8001628:	e000ed00 	.word	0xe000ed00

0800162c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800162c:	b480      	push	{r7}
 800162e:	b089      	sub	sp, #36	; 0x24
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f1c3 0307 	rsb	r3, r3, #7
 8001646:	2b04      	cmp	r3, #4
 8001648:	bf28      	it	cs
 800164a:	2304      	movcs	r3, #4
 800164c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	3304      	adds	r3, #4
 8001652:	2b06      	cmp	r3, #6
 8001654:	d902      	bls.n	800165c <NVIC_EncodePriority+0x30>
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	3b03      	subs	r3, #3
 800165a:	e000      	b.n	800165e <NVIC_EncodePriority+0x32>
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	f04f 32ff 	mov.w	r2, #4294967295
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	fa02 f303 	lsl.w	r3, r2, r3
 800166a:	43da      	mvns	r2, r3
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	401a      	ands	r2, r3
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001674:	f04f 31ff 	mov.w	r1, #4294967295
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	fa01 f303 	lsl.w	r3, r1, r3
 800167e:	43d9      	mvns	r1, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001684:	4313      	orrs	r3, r2
         );
}
 8001686:	4618      	mov	r0, r3
 8001688:	3724      	adds	r7, #36	; 0x24
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr

08001690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3b01      	subs	r3, #1
 800169c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016a0:	d301      	bcc.n	80016a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016a2:	2301      	movs	r3, #1
 80016a4:	e00f      	b.n	80016c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a6:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <SysTick_Config+0x40>)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ae:	210f      	movs	r1, #15
 80016b0:	f04f 30ff 	mov.w	r0, #4294967295
 80016b4:	f7ff ff90 	bl	80015d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b8:	4b05      	ldr	r3, [pc, #20]	; (80016d0 <SysTick_Config+0x40>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016be:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <SysTick_Config+0x40>)
 80016c0:	2207      	movs	r2, #7
 80016c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	e000e010 	.word	0xe000e010

080016d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff ff2d 	bl	800153c <__NVIC_SetPriorityGrouping>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b086      	sub	sp, #24
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	4603      	mov	r3, r0
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607a      	str	r2, [r7, #4]
 80016f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016fc:	f7ff ff42 	bl	8001584 <__NVIC_GetPriorityGrouping>
 8001700:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	68b9      	ldr	r1, [r7, #8]
 8001706:	6978      	ldr	r0, [r7, #20]
 8001708:	f7ff ff90 	bl	800162c <NVIC_EncodePriority>
 800170c:	4602      	mov	r2, r0
 800170e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ff5f 	bl	80015d8 <__NVIC_SetPriority>
}
 800171a:	bf00      	nop
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	4603      	mov	r3, r0
 800172a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800172c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff ff35 	bl	80015a0 <__NVIC_EnableIRQ>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b082      	sub	sp, #8
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff ffa2 	bl	8001690 <SysTick_Config>
 800174c:	4603      	mov	r3, r0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
	...

08001758 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001758:	b480      	push	{r7}
 800175a:	b08b      	sub	sp, #44	; 0x2c
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001762:	2300      	movs	r3, #0
 8001764:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800176a:	e148      	b.n	80019fe <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800176c:	2201      	movs	r2, #1
 800176e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	69fa      	ldr	r2, [r7, #28]
 800177c:	4013      	ands	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	429a      	cmp	r2, r3
 8001786:	f040 8137 	bne.w	80019f8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	4aa3      	ldr	r2, [pc, #652]	; (8001a1c <HAL_GPIO_Init+0x2c4>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d05e      	beq.n	8001852 <HAL_GPIO_Init+0xfa>
 8001794:	4aa1      	ldr	r2, [pc, #644]	; (8001a1c <HAL_GPIO_Init+0x2c4>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d875      	bhi.n	8001886 <HAL_GPIO_Init+0x12e>
 800179a:	4aa1      	ldr	r2, [pc, #644]	; (8001a20 <HAL_GPIO_Init+0x2c8>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d058      	beq.n	8001852 <HAL_GPIO_Init+0xfa>
 80017a0:	4a9f      	ldr	r2, [pc, #636]	; (8001a20 <HAL_GPIO_Init+0x2c8>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d86f      	bhi.n	8001886 <HAL_GPIO_Init+0x12e>
 80017a6:	4a9f      	ldr	r2, [pc, #636]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d052      	beq.n	8001852 <HAL_GPIO_Init+0xfa>
 80017ac:	4a9d      	ldr	r2, [pc, #628]	; (8001a24 <HAL_GPIO_Init+0x2cc>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d869      	bhi.n	8001886 <HAL_GPIO_Init+0x12e>
 80017b2:	4a9d      	ldr	r2, [pc, #628]	; (8001a28 <HAL_GPIO_Init+0x2d0>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d04c      	beq.n	8001852 <HAL_GPIO_Init+0xfa>
 80017b8:	4a9b      	ldr	r2, [pc, #620]	; (8001a28 <HAL_GPIO_Init+0x2d0>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d863      	bhi.n	8001886 <HAL_GPIO_Init+0x12e>
 80017be:	4a9b      	ldr	r2, [pc, #620]	; (8001a2c <HAL_GPIO_Init+0x2d4>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d046      	beq.n	8001852 <HAL_GPIO_Init+0xfa>
 80017c4:	4a99      	ldr	r2, [pc, #612]	; (8001a2c <HAL_GPIO_Init+0x2d4>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d85d      	bhi.n	8001886 <HAL_GPIO_Init+0x12e>
 80017ca:	2b12      	cmp	r3, #18
 80017cc:	d82a      	bhi.n	8001824 <HAL_GPIO_Init+0xcc>
 80017ce:	2b12      	cmp	r3, #18
 80017d0:	d859      	bhi.n	8001886 <HAL_GPIO_Init+0x12e>
 80017d2:	a201      	add	r2, pc, #4	; (adr r2, 80017d8 <HAL_GPIO_Init+0x80>)
 80017d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d8:	08001853 	.word	0x08001853
 80017dc:	0800182d 	.word	0x0800182d
 80017e0:	0800183f 	.word	0x0800183f
 80017e4:	08001881 	.word	0x08001881
 80017e8:	08001887 	.word	0x08001887
 80017ec:	08001887 	.word	0x08001887
 80017f0:	08001887 	.word	0x08001887
 80017f4:	08001887 	.word	0x08001887
 80017f8:	08001887 	.word	0x08001887
 80017fc:	08001887 	.word	0x08001887
 8001800:	08001887 	.word	0x08001887
 8001804:	08001887 	.word	0x08001887
 8001808:	08001887 	.word	0x08001887
 800180c:	08001887 	.word	0x08001887
 8001810:	08001887 	.word	0x08001887
 8001814:	08001887 	.word	0x08001887
 8001818:	08001887 	.word	0x08001887
 800181c:	08001835 	.word	0x08001835
 8001820:	08001849 	.word	0x08001849
 8001824:	4a82      	ldr	r2, [pc, #520]	; (8001a30 <HAL_GPIO_Init+0x2d8>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d013      	beq.n	8001852 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800182a:	e02c      	b.n	8001886 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	623b      	str	r3, [r7, #32]
          break;
 8001832:	e029      	b.n	8001888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	3304      	adds	r3, #4
 800183a:	623b      	str	r3, [r7, #32]
          break;
 800183c:	e024      	b.n	8001888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	3308      	adds	r3, #8
 8001844:	623b      	str	r3, [r7, #32]
          break;
 8001846:	e01f      	b.n	8001888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	330c      	adds	r3, #12
 800184e:	623b      	str	r3, [r7, #32]
          break;
 8001850:	e01a      	b.n	8001888 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d102      	bne.n	8001860 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800185a:	2304      	movs	r3, #4
 800185c:	623b      	str	r3, [r7, #32]
          break;
 800185e:	e013      	b.n	8001888 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d105      	bne.n	8001874 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001868:	2308      	movs	r3, #8
 800186a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	69fa      	ldr	r2, [r7, #28]
 8001870:	611a      	str	r2, [r3, #16]
          break;
 8001872:	e009      	b.n	8001888 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001874:	2308      	movs	r3, #8
 8001876:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	69fa      	ldr	r2, [r7, #28]
 800187c:	615a      	str	r2, [r3, #20]
          break;
 800187e:	e003      	b.n	8001888 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001880:	2300      	movs	r3, #0
 8001882:	623b      	str	r3, [r7, #32]
          break;
 8001884:	e000      	b.n	8001888 <HAL_GPIO_Init+0x130>
          break;
 8001886:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	2bff      	cmp	r3, #255	; 0xff
 800188c:	d801      	bhi.n	8001892 <HAL_GPIO_Init+0x13a>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	e001      	b.n	8001896 <HAL_GPIO_Init+0x13e>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	3304      	adds	r3, #4
 8001896:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	2bff      	cmp	r3, #255	; 0xff
 800189c:	d802      	bhi.n	80018a4 <HAL_GPIO_Init+0x14c>
 800189e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	e002      	b.n	80018aa <HAL_GPIO_Init+0x152>
 80018a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a6:	3b08      	subs	r3, #8
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	210f      	movs	r1, #15
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	fa01 f303 	lsl.w	r3, r1, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	401a      	ands	r2, r3
 80018bc:	6a39      	ldr	r1, [r7, #32]
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	fa01 f303 	lsl.w	r3, r1, r3
 80018c4:	431a      	orrs	r2, r3
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 8090 	beq.w	80019f8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018d8:	4b56      	ldr	r3, [pc, #344]	; (8001a34 <HAL_GPIO_Init+0x2dc>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	4a55      	ldr	r2, [pc, #340]	; (8001a34 <HAL_GPIO_Init+0x2dc>)
 80018de:	f043 0301 	orr.w	r3, r3, #1
 80018e2:	6193      	str	r3, [r2, #24]
 80018e4:	4b53      	ldr	r3, [pc, #332]	; (8001a34 <HAL_GPIO_Init+0x2dc>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018f0:	4a51      	ldr	r2, [pc, #324]	; (8001a38 <HAL_GPIO_Init+0x2e0>)
 80018f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f4:	089b      	lsrs	r3, r3, #2
 80018f6:	3302      	adds	r3, #2
 80018f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001900:	f003 0303 	and.w	r3, r3, #3
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	220f      	movs	r2, #15
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	43db      	mvns	r3, r3
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	4013      	ands	r3, r2
 8001912:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a49      	ldr	r2, [pc, #292]	; (8001a3c <HAL_GPIO_Init+0x2e4>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d00d      	beq.n	8001938 <HAL_GPIO_Init+0x1e0>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a48      	ldr	r2, [pc, #288]	; (8001a40 <HAL_GPIO_Init+0x2e8>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d007      	beq.n	8001934 <HAL_GPIO_Init+0x1dc>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a47      	ldr	r2, [pc, #284]	; (8001a44 <HAL_GPIO_Init+0x2ec>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d101      	bne.n	8001930 <HAL_GPIO_Init+0x1d8>
 800192c:	2302      	movs	r3, #2
 800192e:	e004      	b.n	800193a <HAL_GPIO_Init+0x1e2>
 8001930:	2303      	movs	r3, #3
 8001932:	e002      	b.n	800193a <HAL_GPIO_Init+0x1e2>
 8001934:	2301      	movs	r3, #1
 8001936:	e000      	b.n	800193a <HAL_GPIO_Init+0x1e2>
 8001938:	2300      	movs	r3, #0
 800193a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800193c:	f002 0203 	and.w	r2, r2, #3
 8001940:	0092      	lsls	r2, r2, #2
 8001942:	4093      	lsls	r3, r2
 8001944:	68fa      	ldr	r2, [r7, #12]
 8001946:	4313      	orrs	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800194a:	493b      	ldr	r1, [pc, #236]	; (8001a38 <HAL_GPIO_Init+0x2e0>)
 800194c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194e:	089b      	lsrs	r3, r3, #2
 8001950:	3302      	adds	r3, #2
 8001952:	68fa      	ldr	r2, [r7, #12]
 8001954:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d006      	beq.n	8001972 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001964:	4b38      	ldr	r3, [pc, #224]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	4937      	ldr	r1, [pc, #220]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	4313      	orrs	r3, r2
 800196e:	608b      	str	r3, [r1, #8]
 8001970:	e006      	b.n	8001980 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001972:	4b35      	ldr	r3, [pc, #212]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 8001974:	689a      	ldr	r2, [r3, #8]
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	43db      	mvns	r3, r3
 800197a:	4933      	ldr	r1, [pc, #204]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 800197c:	4013      	ands	r3, r2
 800197e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d006      	beq.n	800199a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800198c:	4b2e      	ldr	r3, [pc, #184]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 800198e:	68da      	ldr	r2, [r3, #12]
 8001990:	492d      	ldr	r1, [pc, #180]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	4313      	orrs	r3, r2
 8001996:	60cb      	str	r3, [r1, #12]
 8001998:	e006      	b.n	80019a8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800199a:	4b2b      	ldr	r3, [pc, #172]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 800199c:	68da      	ldr	r2, [r3, #12]
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	43db      	mvns	r3, r3
 80019a2:	4929      	ldr	r1, [pc, #164]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 80019a4:	4013      	ands	r3, r2
 80019a6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d006      	beq.n	80019c2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019b4:	4b24      	ldr	r3, [pc, #144]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 80019b6:	685a      	ldr	r2, [r3, #4]
 80019b8:	4923      	ldr	r1, [pc, #140]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	4313      	orrs	r3, r2
 80019be:	604b      	str	r3, [r1, #4]
 80019c0:	e006      	b.n	80019d0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019c2:	4b21      	ldr	r3, [pc, #132]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 80019c4:	685a      	ldr	r2, [r3, #4]
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	43db      	mvns	r3, r3
 80019ca:	491f      	ldr	r1, [pc, #124]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 80019cc:	4013      	ands	r3, r2
 80019ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d006      	beq.n	80019ea <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019dc:	4b1a      	ldr	r3, [pc, #104]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4919      	ldr	r1, [pc, #100]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	600b      	str	r3, [r1, #0]
 80019e8:	e006      	b.n	80019f8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019ea:	4b17      	ldr	r3, [pc, #92]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	43db      	mvns	r3, r3
 80019f2:	4915      	ldr	r1, [pc, #84]	; (8001a48 <HAL_GPIO_Init+0x2f0>)
 80019f4:	4013      	ands	r3, r2
 80019f6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fa:	3301      	adds	r3, #1
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a04:	fa22 f303 	lsr.w	r3, r2, r3
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	f47f aeaf 	bne.w	800176c <HAL_GPIO_Init+0x14>
  }
}
 8001a0e:	bf00      	nop
 8001a10:	bf00      	nop
 8001a12:	372c      	adds	r7, #44	; 0x2c
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	10320000 	.word	0x10320000
 8001a20:	10310000 	.word	0x10310000
 8001a24:	10220000 	.word	0x10220000
 8001a28:	10210000 	.word	0x10210000
 8001a2c:	10120000 	.word	0x10120000
 8001a30:	10110000 	.word	0x10110000
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40010000 	.word	0x40010000
 8001a3c:	40010800 	.word	0x40010800
 8001a40:	40010c00 	.word	0x40010c00
 8001a44:	40011000 	.word	0x40011000
 8001a48:	40010400 	.word	0x40010400

08001a4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	460b      	mov	r3, r1
 8001a56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689a      	ldr	r2, [r3, #8]
 8001a5c:	887b      	ldrh	r3, [r7, #2]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d002      	beq.n	8001a6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a64:	2301      	movs	r3, #1
 8001a66:	73fb      	strb	r3, [r7, #15]
 8001a68:	e001      	b.n	8001a6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bc80      	pop	{r7}
 8001a78:	4770      	bx	lr

08001a7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
 8001a82:	460b      	mov	r3, r1
 8001a84:	807b      	strh	r3, [r7, #2]
 8001a86:	4613      	mov	r3, r2
 8001a88:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a8a:	787b      	ldrb	r3, [r7, #1]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a90:	887a      	ldrh	r2, [r7, #2]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a96:	e003      	b.n	8001aa0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a98:	887b      	ldrh	r3, [r7, #2]
 8001a9a:	041a      	lsls	r2, r3, #16
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	611a      	str	r2, [r3, #16]
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr

08001aaa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b085      	sub	sp, #20
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001abc:	887a      	ldrh	r2, [r7, #2]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	041a      	lsls	r2, r3, #16
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	43d9      	mvns	r1, r3
 8001ac8:	887b      	ldrh	r3, [r7, #2]
 8001aca:	400b      	ands	r3, r1
 8001acc:	431a      	orrs	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	611a      	str	r2, [r3, #16]
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e26c      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f000 8087 	beq.w	8001c0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001afc:	4b92      	ldr	r3, [pc, #584]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f003 030c 	and.w	r3, r3, #12
 8001b04:	2b04      	cmp	r3, #4
 8001b06:	d00c      	beq.n	8001b22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b08:	4b8f      	ldr	r3, [pc, #572]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 030c 	and.w	r3, r3, #12
 8001b10:	2b08      	cmp	r3, #8
 8001b12:	d112      	bne.n	8001b3a <HAL_RCC_OscConfig+0x5e>
 8001b14:	4b8c      	ldr	r3, [pc, #560]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b20:	d10b      	bne.n	8001b3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b22:	4b89      	ldr	r3, [pc, #548]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d06c      	beq.n	8001c08 <HAL_RCC_OscConfig+0x12c>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d168      	bne.n	8001c08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e246      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b42:	d106      	bne.n	8001b52 <HAL_RCC_OscConfig+0x76>
 8001b44:	4b80      	ldr	r3, [pc, #512]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a7f      	ldr	r2, [pc, #508]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b4e:	6013      	str	r3, [r2, #0]
 8001b50:	e02e      	b.n	8001bb0 <HAL_RCC_OscConfig+0xd4>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d10c      	bne.n	8001b74 <HAL_RCC_OscConfig+0x98>
 8001b5a:	4b7b      	ldr	r3, [pc, #492]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a7a      	ldr	r2, [pc, #488]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	4b78      	ldr	r3, [pc, #480]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a77      	ldr	r2, [pc, #476]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b70:	6013      	str	r3, [r2, #0]
 8001b72:	e01d      	b.n	8001bb0 <HAL_RCC_OscConfig+0xd4>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b7c:	d10c      	bne.n	8001b98 <HAL_RCC_OscConfig+0xbc>
 8001b7e:	4b72      	ldr	r3, [pc, #456]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a71      	ldr	r2, [pc, #452]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b88:	6013      	str	r3, [r2, #0]
 8001b8a:	4b6f      	ldr	r3, [pc, #444]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a6e      	ldr	r2, [pc, #440]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	e00b      	b.n	8001bb0 <HAL_RCC_OscConfig+0xd4>
 8001b98:	4b6b      	ldr	r3, [pc, #428]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a6a      	ldr	r2, [pc, #424]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001b9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ba2:	6013      	str	r3, [r2, #0]
 8001ba4:	4b68      	ldr	r3, [pc, #416]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a67      	ldr	r2, [pc, #412]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001baa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d013      	beq.n	8001be0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb8:	f7ff fcb6 	bl	8001528 <HAL_GetTick>
 8001bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bc0:	f7ff fcb2 	bl	8001528 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b64      	cmp	r3, #100	; 0x64
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e1fa      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd2:	4b5d      	ldr	r3, [pc, #372]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0f0      	beq.n	8001bc0 <HAL_RCC_OscConfig+0xe4>
 8001bde:	e014      	b.n	8001c0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be0:	f7ff fca2 	bl	8001528 <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001be8:	f7ff fc9e 	bl	8001528 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b64      	cmp	r3, #100	; 0x64
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e1e6      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bfa:	4b53      	ldr	r3, [pc, #332]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d1f0      	bne.n	8001be8 <HAL_RCC_OscConfig+0x10c>
 8001c06:	e000      	b.n	8001c0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d063      	beq.n	8001cde <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c16:	4b4c      	ldr	r3, [pc, #304]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f003 030c 	and.w	r3, r3, #12
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d00b      	beq.n	8001c3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c22:	4b49      	ldr	r3, [pc, #292]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f003 030c 	and.w	r3, r3, #12
 8001c2a:	2b08      	cmp	r3, #8
 8001c2c:	d11c      	bne.n	8001c68 <HAL_RCC_OscConfig+0x18c>
 8001c2e:	4b46      	ldr	r3, [pc, #280]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d116      	bne.n	8001c68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c3a:	4b43      	ldr	r3, [pc, #268]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d005      	beq.n	8001c52 <HAL_RCC_OscConfig+0x176>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d001      	beq.n	8001c52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e1ba      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c52:	4b3d      	ldr	r3, [pc, #244]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	4939      	ldr	r1, [pc, #228]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001c62:	4313      	orrs	r3, r2
 8001c64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c66:	e03a      	b.n	8001cde <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	691b      	ldr	r3, [r3, #16]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d020      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c70:	4b36      	ldr	r3, [pc, #216]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c76:	f7ff fc57 	bl	8001528 <HAL_GetTick>
 8001c7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c7e:	f7ff fc53 	bl	8001528 <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e19b      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c90:	4b2d      	ldr	r3, [pc, #180]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0302 	and.w	r3, r3, #2
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d0f0      	beq.n	8001c7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9c:	4b2a      	ldr	r3, [pc, #168]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	695b      	ldr	r3, [r3, #20]
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	4927      	ldr	r1, [pc, #156]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001cac:	4313      	orrs	r3, r2
 8001cae:	600b      	str	r3, [r1, #0]
 8001cb0:	e015      	b.n	8001cde <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cb2:	4b26      	ldr	r3, [pc, #152]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb8:	f7ff fc36 	bl	8001528 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cc0:	f7ff fc32 	bl	8001528 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e17a      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cd2:	4b1d      	ldr	r3, [pc, #116]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1f0      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0308 	and.w	r3, r3, #8
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d03a      	beq.n	8001d60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d019      	beq.n	8001d26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cf2:	4b17      	ldr	r3, [pc, #92]	; (8001d50 <HAL_RCC_OscConfig+0x274>)
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cf8:	f7ff fc16 	bl	8001528 <HAL_GetTick>
 8001cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cfe:	e008      	b.n	8001d12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d00:	f7ff fc12 	bl	8001528 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d901      	bls.n	8001d12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e15a      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d12:	4b0d      	ldr	r3, [pc, #52]	; (8001d48 <HAL_RCC_OscConfig+0x26c>)
 8001d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d0f0      	beq.n	8001d00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f000 fa9a 	bl	8002258 <RCC_Delay>
 8001d24:	e01c      	b.n	8001d60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d26:	4b0a      	ldr	r3, [pc, #40]	; (8001d50 <HAL_RCC_OscConfig+0x274>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d2c:	f7ff fbfc 	bl	8001528 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d32:	e00f      	b.n	8001d54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d34:	f7ff fbf8 	bl	8001528 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d908      	bls.n	8001d54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e140      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
 8001d46:	bf00      	nop
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	42420000 	.word	0x42420000
 8001d50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d54:	4b9e      	ldr	r3, [pc, #632]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d1e9      	bne.n	8001d34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0304 	and.w	r3, r3, #4
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	f000 80a6 	beq.w	8001eba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d72:	4b97      	ldr	r3, [pc, #604]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d10d      	bne.n	8001d9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d7e:	4b94      	ldr	r3, [pc, #592]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	4a93      	ldr	r2, [pc, #588]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d88:	61d3      	str	r3, [r2, #28]
 8001d8a:	4b91      	ldr	r3, [pc, #580]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d92:	60bb      	str	r3, [r7, #8]
 8001d94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d96:	2301      	movs	r3, #1
 8001d98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d9a:	4b8e      	ldr	r3, [pc, #568]	; (8001fd4 <HAL_RCC_OscConfig+0x4f8>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d118      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001da6:	4b8b      	ldr	r3, [pc, #556]	; (8001fd4 <HAL_RCC_OscConfig+0x4f8>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a8a      	ldr	r2, [pc, #552]	; (8001fd4 <HAL_RCC_OscConfig+0x4f8>)
 8001dac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001db0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001db2:	f7ff fbb9 	bl	8001528 <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dba:	f7ff fbb5 	bl	8001528 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b64      	cmp	r3, #100	; 0x64
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e0fd      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	4b81      	ldr	r3, [pc, #516]	; (8001fd4 <HAL_RCC_OscConfig+0x4f8>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0f0      	beq.n	8001dba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d106      	bne.n	8001dee <HAL_RCC_OscConfig+0x312>
 8001de0:	4b7b      	ldr	r3, [pc, #492]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	4a7a      	ldr	r2, [pc, #488]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	6213      	str	r3, [r2, #32]
 8001dec:	e02d      	b.n	8001e4a <HAL_RCC_OscConfig+0x36e>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10c      	bne.n	8001e10 <HAL_RCC_OscConfig+0x334>
 8001df6:	4b76      	ldr	r3, [pc, #472]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001df8:	6a1b      	ldr	r3, [r3, #32]
 8001dfa:	4a75      	ldr	r2, [pc, #468]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001dfc:	f023 0301 	bic.w	r3, r3, #1
 8001e00:	6213      	str	r3, [r2, #32]
 8001e02:	4b73      	ldr	r3, [pc, #460]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e04:	6a1b      	ldr	r3, [r3, #32]
 8001e06:	4a72      	ldr	r2, [pc, #456]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e08:	f023 0304 	bic.w	r3, r3, #4
 8001e0c:	6213      	str	r3, [r2, #32]
 8001e0e:	e01c      	b.n	8001e4a <HAL_RCC_OscConfig+0x36e>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	2b05      	cmp	r3, #5
 8001e16:	d10c      	bne.n	8001e32 <HAL_RCC_OscConfig+0x356>
 8001e18:	4b6d      	ldr	r3, [pc, #436]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	4a6c      	ldr	r2, [pc, #432]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e1e:	f043 0304 	orr.w	r3, r3, #4
 8001e22:	6213      	str	r3, [r2, #32]
 8001e24:	4b6a      	ldr	r3, [pc, #424]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e26:	6a1b      	ldr	r3, [r3, #32]
 8001e28:	4a69      	ldr	r2, [pc, #420]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6213      	str	r3, [r2, #32]
 8001e30:	e00b      	b.n	8001e4a <HAL_RCC_OscConfig+0x36e>
 8001e32:	4b67      	ldr	r3, [pc, #412]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e34:	6a1b      	ldr	r3, [r3, #32]
 8001e36:	4a66      	ldr	r2, [pc, #408]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e38:	f023 0301 	bic.w	r3, r3, #1
 8001e3c:	6213      	str	r3, [r2, #32]
 8001e3e:	4b64      	ldr	r3, [pc, #400]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	4a63      	ldr	r2, [pc, #396]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e44:	f023 0304 	bic.w	r3, r3, #4
 8001e48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d015      	beq.n	8001e7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e52:	f7ff fb69 	bl	8001528 <HAL_GetTick>
 8001e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e58:	e00a      	b.n	8001e70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e5a:	f7ff fb65 	bl	8001528 <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e0ab      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e70:	4b57      	ldr	r3, [pc, #348]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	f003 0302 	and.w	r3, r3, #2
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d0ee      	beq.n	8001e5a <HAL_RCC_OscConfig+0x37e>
 8001e7c:	e014      	b.n	8001ea8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e7e:	f7ff fb53 	bl	8001528 <HAL_GetTick>
 8001e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e84:	e00a      	b.n	8001e9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e86:	f7ff fb4f 	bl	8001528 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e095      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e9c:	4b4c      	ldr	r3, [pc, #304]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1ee      	bne.n	8001e86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ea8:	7dfb      	ldrb	r3, [r7, #23]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d105      	bne.n	8001eba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eae:	4b48      	ldr	r3, [pc, #288]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	4a47      	ldr	r2, [pc, #284]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001eb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f000 8081 	beq.w	8001fc6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ec4:	4b42      	ldr	r3, [pc, #264]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f003 030c 	and.w	r3, r3, #12
 8001ecc:	2b08      	cmp	r3, #8
 8001ece:	d061      	beq.n	8001f94 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	69db      	ldr	r3, [r3, #28]
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d146      	bne.n	8001f66 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed8:	4b3f      	ldr	r3, [pc, #252]	; (8001fd8 <HAL_RCC_OscConfig+0x4fc>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ede:	f7ff fb23 	bl	8001528 <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ee4:	e008      	b.n	8001ef8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ee6:	f7ff fb1f 	bl	8001528 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e067      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ef8:	4b35      	ldr	r3, [pc, #212]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1f0      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f0c:	d108      	bne.n	8001f20 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f0e:	4b30      	ldr	r3, [pc, #192]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	492d      	ldr	r1, [pc, #180]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f20:	4b2b      	ldr	r3, [pc, #172]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a19      	ldr	r1, [r3, #32]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f30:	430b      	orrs	r3, r1
 8001f32:	4927      	ldr	r1, [pc, #156]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f38:	4b27      	ldr	r3, [pc, #156]	; (8001fd8 <HAL_RCC_OscConfig+0x4fc>)
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3e:	f7ff faf3 	bl	8001528 <HAL_GetTick>
 8001f42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f44:	e008      	b.n	8001f58 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f46:	f7ff faef 	bl	8001528 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e037      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f58:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d0f0      	beq.n	8001f46 <HAL_RCC_OscConfig+0x46a>
 8001f64:	e02f      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f66:	4b1c      	ldr	r3, [pc, #112]	; (8001fd8 <HAL_RCC_OscConfig+0x4fc>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6c:	f7ff fadc 	bl	8001528 <HAL_GetTick>
 8001f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f72:	e008      	b.n	8001f86 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f74:	f7ff fad8 	bl	8001528 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e020      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f86:	4b12      	ldr	r3, [pc, #72]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d1f0      	bne.n	8001f74 <HAL_RCC_OscConfig+0x498>
 8001f92:	e018      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69db      	ldr	r3, [r3, #28]
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e013      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fa0:	4b0b      	ldr	r3, [pc, #44]	; (8001fd0 <HAL_RCC_OscConfig+0x4f4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d106      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d001      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e000      	b.n	8001fc8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3718      	adds	r7, #24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40007000 	.word	0x40007000
 8001fd8:	42420060 	.word	0x42420060

08001fdc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d101      	bne.n	8001ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e0d0      	b.n	8002192 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ff0:	4b6a      	ldr	r3, [pc, #424]	; (800219c <HAL_RCC_ClockConfig+0x1c0>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0307 	and.w	r3, r3, #7
 8001ff8:	683a      	ldr	r2, [r7, #0]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d910      	bls.n	8002020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ffe:	4b67      	ldr	r3, [pc, #412]	; (800219c <HAL_RCC_ClockConfig+0x1c0>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f023 0207 	bic.w	r2, r3, #7
 8002006:	4965      	ldr	r1, [pc, #404]	; (800219c <HAL_RCC_ClockConfig+0x1c0>)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	4313      	orrs	r3, r2
 800200c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800200e:	4b63      	ldr	r3, [pc, #396]	; (800219c <HAL_RCC_ClockConfig+0x1c0>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	429a      	cmp	r2, r3
 800201a:	d001      	beq.n	8002020 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e0b8      	b.n	8002192 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d020      	beq.n	800206e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	2b00      	cmp	r3, #0
 8002036:	d005      	beq.n	8002044 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002038:	4b59      	ldr	r3, [pc, #356]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	4a58      	ldr	r2, [pc, #352]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 800203e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002042:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0308 	and.w	r3, r3, #8
 800204c:	2b00      	cmp	r3, #0
 800204e:	d005      	beq.n	800205c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002050:	4b53      	ldr	r3, [pc, #332]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	4a52      	ldr	r2, [pc, #328]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002056:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800205a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800205c:	4b50      	ldr	r3, [pc, #320]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	494d      	ldr	r1, [pc, #308]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 800206a:	4313      	orrs	r3, r2
 800206c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	2b00      	cmp	r3, #0
 8002078:	d040      	beq.n	80020fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d107      	bne.n	8002092 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002082:	4b47      	ldr	r3, [pc, #284]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d115      	bne.n	80020ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e07f      	b.n	8002192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2b02      	cmp	r3, #2
 8002098:	d107      	bne.n	80020aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800209a:	4b41      	ldr	r3, [pc, #260]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d109      	bne.n	80020ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e073      	b.n	8002192 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020aa:	4b3d      	ldr	r3, [pc, #244]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e06b      	b.n	8002192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ba:	4b39      	ldr	r3, [pc, #228]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f023 0203 	bic.w	r2, r3, #3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	4936      	ldr	r1, [pc, #216]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 80020c8:	4313      	orrs	r3, r2
 80020ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020cc:	f7ff fa2c 	bl	8001528 <HAL_GetTick>
 80020d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020d2:	e00a      	b.n	80020ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020d4:	f7ff fa28 	bl	8001528 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	f241 3288 	movw	r2, #5000	; 0x1388
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e053      	b.n	8002192 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ea:	4b2d      	ldr	r3, [pc, #180]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f003 020c 	and.w	r2, r3, #12
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d1eb      	bne.n	80020d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020fc:	4b27      	ldr	r3, [pc, #156]	; (800219c <HAL_RCC_ClockConfig+0x1c0>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0307 	and.w	r3, r3, #7
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	429a      	cmp	r2, r3
 8002108:	d210      	bcs.n	800212c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800210a:	4b24      	ldr	r3, [pc, #144]	; (800219c <HAL_RCC_ClockConfig+0x1c0>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f023 0207 	bic.w	r2, r3, #7
 8002112:	4922      	ldr	r1, [pc, #136]	; (800219c <HAL_RCC_ClockConfig+0x1c0>)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	4313      	orrs	r3, r2
 8002118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800211a:	4b20      	ldr	r3, [pc, #128]	; (800219c <HAL_RCC_ClockConfig+0x1c0>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	429a      	cmp	r2, r3
 8002126:	d001      	beq.n	800212c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e032      	b.n	8002192 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	2b00      	cmp	r3, #0
 8002136:	d008      	beq.n	800214a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002138:	4b19      	ldr	r3, [pc, #100]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	4916      	ldr	r1, [pc, #88]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002146:	4313      	orrs	r3, r2
 8002148:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0308 	and.w	r3, r3, #8
 8002152:	2b00      	cmp	r3, #0
 8002154:	d009      	beq.n	800216a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002156:	4b12      	ldr	r3, [pc, #72]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	490e      	ldr	r1, [pc, #56]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002166:	4313      	orrs	r3, r2
 8002168:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800216a:	f000 f821 	bl	80021b0 <HAL_RCC_GetSysClockFreq>
 800216e:	4602      	mov	r2, r0
 8002170:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	091b      	lsrs	r3, r3, #4
 8002176:	f003 030f 	and.w	r3, r3, #15
 800217a:	490a      	ldr	r1, [pc, #40]	; (80021a4 <HAL_RCC_ClockConfig+0x1c8>)
 800217c:	5ccb      	ldrb	r3, [r1, r3]
 800217e:	fa22 f303 	lsr.w	r3, r2, r3
 8002182:	4a09      	ldr	r2, [pc, #36]	; (80021a8 <HAL_RCC_ClockConfig+0x1cc>)
 8002184:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002186:	4b09      	ldr	r3, [pc, #36]	; (80021ac <HAL_RCC_ClockConfig+0x1d0>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff f98a 	bl	80014a4 <HAL_InitTick>

  return HAL_OK;
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40022000 	.word	0x40022000
 80021a0:	40021000 	.word	0x40021000
 80021a4:	08002ad4 	.word	0x08002ad4
 80021a8:	20000010 	.word	0x20000010
 80021ac:	20000014 	.word	0x20000014

080021b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b087      	sub	sp, #28
 80021b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021b6:	2300      	movs	r3, #0
 80021b8:	60fb      	str	r3, [r7, #12]
 80021ba:	2300      	movs	r3, #0
 80021bc:	60bb      	str	r3, [r7, #8]
 80021be:	2300      	movs	r3, #0
 80021c0:	617b      	str	r3, [r7, #20]
 80021c2:	2300      	movs	r3, #0
 80021c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ca:	4b1e      	ldr	r3, [pc, #120]	; (8002244 <HAL_RCC_GetSysClockFreq+0x94>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f003 030c 	and.w	r3, r3, #12
 80021d6:	2b04      	cmp	r3, #4
 80021d8:	d002      	beq.n	80021e0 <HAL_RCC_GetSysClockFreq+0x30>
 80021da:	2b08      	cmp	r3, #8
 80021dc:	d003      	beq.n	80021e6 <HAL_RCC_GetSysClockFreq+0x36>
 80021de:	e027      	b.n	8002230 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021e0:	4b19      	ldr	r3, [pc, #100]	; (8002248 <HAL_RCC_GetSysClockFreq+0x98>)
 80021e2:	613b      	str	r3, [r7, #16]
      break;
 80021e4:	e027      	b.n	8002236 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	0c9b      	lsrs	r3, r3, #18
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	4a17      	ldr	r2, [pc, #92]	; (800224c <HAL_RCC_GetSysClockFreq+0x9c>)
 80021f0:	5cd3      	ldrb	r3, [r2, r3]
 80021f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d010      	beq.n	8002220 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021fe:	4b11      	ldr	r3, [pc, #68]	; (8002244 <HAL_RCC_GetSysClockFreq+0x94>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	0c5b      	lsrs	r3, r3, #17
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	4a11      	ldr	r2, [pc, #68]	; (8002250 <HAL_RCC_GetSysClockFreq+0xa0>)
 800220a:	5cd3      	ldrb	r3, [r2, r3]
 800220c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a0d      	ldr	r2, [pc, #52]	; (8002248 <HAL_RCC_GetSysClockFreq+0x98>)
 8002212:	fb02 f203 	mul.w	r2, r2, r3
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	fbb2 f3f3 	udiv	r3, r2, r3
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	e004      	b.n	800222a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a0c      	ldr	r2, [pc, #48]	; (8002254 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002224:	fb02 f303 	mul.w	r3, r2, r3
 8002228:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	613b      	str	r3, [r7, #16]
      break;
 800222e:	e002      	b.n	8002236 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002230:	4b05      	ldr	r3, [pc, #20]	; (8002248 <HAL_RCC_GetSysClockFreq+0x98>)
 8002232:	613b      	str	r3, [r7, #16]
      break;
 8002234:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002236:	693b      	ldr	r3, [r7, #16]
}
 8002238:	4618      	mov	r0, r3
 800223a:	371c      	adds	r7, #28
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	40021000 	.word	0x40021000
 8002248:	007a1200 	.word	0x007a1200
 800224c:	08002ae4 	.word	0x08002ae4
 8002250:	08002af4 	.word	0x08002af4
 8002254:	003d0900 	.word	0x003d0900

08002258 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002260:	4b0a      	ldr	r3, [pc, #40]	; (800228c <RCC_Delay+0x34>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a0a      	ldr	r2, [pc, #40]	; (8002290 <RCC_Delay+0x38>)
 8002266:	fba2 2303 	umull	r2, r3, r2, r3
 800226a:	0a5b      	lsrs	r3, r3, #9
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	fb02 f303 	mul.w	r3, r2, r3
 8002272:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002274:	bf00      	nop
  }
  while (Delay --);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	1e5a      	subs	r2, r3, #1
 800227a:	60fa      	str	r2, [r7, #12]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1f9      	bne.n	8002274 <RCC_Delay+0x1c>
}
 8002280:	bf00      	nop
 8002282:	bf00      	nop
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	20000010 	.word	0x20000010
 8002290:	10624dd3 	.word	0x10624dd3

08002294 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e041      	b.n	800232a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d106      	bne.n	80022c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7fe fff2 	bl	80012a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2202      	movs	r2, #2
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	3304      	adds	r3, #4
 80022d0:	4619      	mov	r1, r3
 80022d2:	4610      	mov	r0, r2
 80022d4:	f000 fa6e 	bl	80027b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b01      	cmp	r3, #1
 8002346:	d001      	beq.n	800234c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e035      	b.n	80023b8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2202      	movs	r2, #2
 8002350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f042 0201 	orr.w	r2, r2, #1
 8002362:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a16      	ldr	r2, [pc, #88]	; (80023c4 <HAL_TIM_Base_Start_IT+0x90>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d009      	beq.n	8002382 <HAL_TIM_Base_Start_IT+0x4e>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002376:	d004      	beq.n	8002382 <HAL_TIM_Base_Start_IT+0x4e>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a12      	ldr	r2, [pc, #72]	; (80023c8 <HAL_TIM_Base_Start_IT+0x94>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d111      	bne.n	80023a6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2b06      	cmp	r3, #6
 8002392:	d010      	beq.n	80023b6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f042 0201 	orr.w	r2, r2, #1
 80023a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023a4:	e007      	b.n	80023b6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f042 0201 	orr.w	r2, r2, #1
 80023b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	bc80      	pop	{r7}
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40012c00 	.word	0x40012c00
 80023c8:	40000400 	.word	0x40000400

080023cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d122      	bne.n	8002428 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d11b      	bne.n	8002428 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f06f 0202 	mvn.w	r2, #2
 80023f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 0303 	and.w	r3, r3, #3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f9b4 	bl	800277c <HAL_TIM_IC_CaptureCallback>
 8002414:	e005      	b.n	8002422 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f9a7 	bl	800276a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f000 f9b6 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	f003 0304 	and.w	r3, r3, #4
 8002432:	2b04      	cmp	r3, #4
 8002434:	d122      	bne.n	800247c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	f003 0304 	and.w	r3, r3, #4
 8002440:	2b04      	cmp	r3, #4
 8002442:	d11b      	bne.n	800247c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f06f 0204 	mvn.w	r2, #4
 800244c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2202      	movs	r2, #2
 8002452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f98a 	bl	800277c <HAL_TIM_IC_CaptureCallback>
 8002468:	e005      	b.n	8002476 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 f97d 	bl	800276a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f98c 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	f003 0308 	and.w	r3, r3, #8
 8002486:	2b08      	cmp	r3, #8
 8002488:	d122      	bne.n	80024d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	f003 0308 	and.w	r3, r3, #8
 8002494:	2b08      	cmp	r3, #8
 8002496:	d11b      	bne.n	80024d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f06f 0208 	mvn.w	r2, #8
 80024a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2204      	movs	r2, #4
 80024a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	f003 0303 	and.w	r3, r3, #3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d003      	beq.n	80024be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 f960 	bl	800277c <HAL_TIM_IC_CaptureCallback>
 80024bc:	e005      	b.n	80024ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 f953 	bl	800276a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f000 f962 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	f003 0310 	and.w	r3, r3, #16
 80024da:	2b10      	cmp	r3, #16
 80024dc:	d122      	bne.n	8002524 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	f003 0310 	and.w	r3, r3, #16
 80024e8:	2b10      	cmp	r3, #16
 80024ea:	d11b      	bne.n	8002524 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f06f 0210 	mvn.w	r2, #16
 80024f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2208      	movs	r2, #8
 80024fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 f936 	bl	800277c <HAL_TIM_IC_CaptureCallback>
 8002510:	e005      	b.n	800251e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 f929 	bl	800276a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 f938 	bl	800278e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b01      	cmp	r3, #1
 8002530:	d10e      	bne.n	8002550 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b01      	cmp	r3, #1
 800253e:	d107      	bne.n	8002550 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f06f 0201 	mvn.w	r2, #1
 8002548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7fe ff5c 	bl	8001408 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800255a:	2b80      	cmp	r3, #128	; 0x80
 800255c:	d10e      	bne.n	800257c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002568:	2b80      	cmp	r3, #128	; 0x80
 800256a:	d107      	bne.n	800257c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 fa6b 	bl	8002a52 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002586:	2b40      	cmp	r3, #64	; 0x40
 8002588:	d10e      	bne.n	80025a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002594:	2b40      	cmp	r3, #64	; 0x40
 8002596:	d107      	bne.n	80025a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 f8fc 	bl	80027a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	f003 0320 	and.w	r3, r3, #32
 80025b2:	2b20      	cmp	r3, #32
 80025b4:	d10e      	bne.n	80025d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	f003 0320 	and.w	r3, r3, #32
 80025c0:	2b20      	cmp	r3, #32
 80025c2:	d107      	bne.n	80025d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f06f 0220 	mvn.w	r2, #32
 80025cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 fa36 	bl	8002a40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025d4:	bf00      	nop
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_TIM_ConfigClockSource+0x1c>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e0b4      	b.n	8002762 <HAL_TIM_ConfigClockSource+0x186>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2202      	movs	r2, #2
 8002604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800261e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68ba      	ldr	r2, [r7, #8]
 8002626:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002630:	d03e      	beq.n	80026b0 <HAL_TIM_ConfigClockSource+0xd4>
 8002632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002636:	f200 8087 	bhi.w	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 800263a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800263e:	f000 8086 	beq.w	800274e <HAL_TIM_ConfigClockSource+0x172>
 8002642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002646:	d87f      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002648:	2b70      	cmp	r3, #112	; 0x70
 800264a:	d01a      	beq.n	8002682 <HAL_TIM_ConfigClockSource+0xa6>
 800264c:	2b70      	cmp	r3, #112	; 0x70
 800264e:	d87b      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002650:	2b60      	cmp	r3, #96	; 0x60
 8002652:	d050      	beq.n	80026f6 <HAL_TIM_ConfigClockSource+0x11a>
 8002654:	2b60      	cmp	r3, #96	; 0x60
 8002656:	d877      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002658:	2b50      	cmp	r3, #80	; 0x50
 800265a:	d03c      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0xfa>
 800265c:	2b50      	cmp	r3, #80	; 0x50
 800265e:	d873      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002660:	2b40      	cmp	r3, #64	; 0x40
 8002662:	d058      	beq.n	8002716 <HAL_TIM_ConfigClockSource+0x13a>
 8002664:	2b40      	cmp	r3, #64	; 0x40
 8002666:	d86f      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002668:	2b30      	cmp	r3, #48	; 0x30
 800266a:	d064      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0x15a>
 800266c:	2b30      	cmp	r3, #48	; 0x30
 800266e:	d86b      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002670:	2b20      	cmp	r3, #32
 8002672:	d060      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0x15a>
 8002674:	2b20      	cmp	r3, #32
 8002676:	d867      	bhi.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
 8002678:	2b00      	cmp	r3, #0
 800267a:	d05c      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0x15a>
 800267c:	2b10      	cmp	r3, #16
 800267e:	d05a      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0x15a>
 8002680:	e062      	b.n	8002748 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6818      	ldr	r0, [r3, #0]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	6899      	ldr	r1, [r3, #8]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	f000 f95e 	bl	8002952 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	609a      	str	r2, [r3, #8]
      break;
 80026ae:	e04f      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6818      	ldr	r0, [r3, #0]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	6899      	ldr	r1, [r3, #8]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	f000 f947 	bl	8002952 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689a      	ldr	r2, [r3, #8]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026d2:	609a      	str	r2, [r3, #8]
      break;
 80026d4:	e03c      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	6859      	ldr	r1, [r3, #4]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	461a      	mov	r2, r3
 80026e4:	f000 f8be 	bl	8002864 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2150      	movs	r1, #80	; 0x50
 80026ee:	4618      	mov	r0, r3
 80026f0:	f000 f915 	bl	800291e <TIM_ITRx_SetConfig>
      break;
 80026f4:	e02c      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6818      	ldr	r0, [r3, #0]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	6859      	ldr	r1, [r3, #4]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	461a      	mov	r2, r3
 8002704:	f000 f8dc 	bl	80028c0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2160      	movs	r1, #96	; 0x60
 800270e:	4618      	mov	r0, r3
 8002710:	f000 f905 	bl	800291e <TIM_ITRx_SetConfig>
      break;
 8002714:	e01c      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6818      	ldr	r0, [r3, #0]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	6859      	ldr	r1, [r3, #4]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	461a      	mov	r2, r3
 8002724:	f000 f89e 	bl	8002864 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2140      	movs	r1, #64	; 0x40
 800272e:	4618      	mov	r0, r3
 8002730:	f000 f8f5 	bl	800291e <TIM_ITRx_SetConfig>
      break;
 8002734:	e00c      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4619      	mov	r1, r3
 8002740:	4610      	mov	r0, r2
 8002742:	f000 f8ec 	bl	800291e <TIM_ITRx_SetConfig>
      break;
 8002746:	e003      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	73fb      	strb	r3, [r7, #15]
      break;
 800274c:	e000      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800274e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002760:	7bfb      	ldrb	r3, [r7, #15]
}
 8002762:	4618      	mov	r0, r3
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr

0800277c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr

0800278e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr

080027a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr
	...

080027b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a25      	ldr	r2, [pc, #148]	; (800285c <TIM_Base_SetConfig+0xa8>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d007      	beq.n	80027dc <TIM_Base_SetConfig+0x28>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d2:	d003      	beq.n	80027dc <TIM_Base_SetConfig+0x28>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a22      	ldr	r2, [pc, #136]	; (8002860 <TIM_Base_SetConfig+0xac>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d108      	bne.n	80027ee <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a1a      	ldr	r2, [pc, #104]	; (800285c <TIM_Base_SetConfig+0xa8>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d007      	beq.n	8002806 <TIM_Base_SetConfig+0x52>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027fc:	d003      	beq.n	8002806 <TIM_Base_SetConfig+0x52>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a17      	ldr	r2, [pc, #92]	; (8002860 <TIM_Base_SetConfig+0xac>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d108      	bne.n	8002818 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800280c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	4313      	orrs	r3, r2
 8002816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	4313      	orrs	r3, r2
 8002824:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a07      	ldr	r2, [pc, #28]	; (800285c <TIM_Base_SetConfig+0xa8>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d103      	bne.n	800284c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	691a      	ldr	r2, [r3, #16]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	615a      	str	r2, [r3, #20]
}
 8002852:	bf00      	nop
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr
 800285c:	40012c00 	.word	0x40012c00
 8002860:	40000400 	.word	0x40000400

08002864 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	f023 0201 	bic.w	r2, r3, #1
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800288e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	011b      	lsls	r3, r3, #4
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	f023 030a 	bic.w	r3, r3, #10
 80028a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	621a      	str	r2, [r3, #32]
}
 80028b6:	bf00      	nop
 80028b8:	371c      	adds	r7, #28
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6a1b      	ldr	r3, [r3, #32]
 80028d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	f023 0210 	bic.w	r2, r3, #16
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	699b      	ldr	r3, [r3, #24]
 80028e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	031b      	lsls	r3, r3, #12
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80028fc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4313      	orrs	r3, r2
 8002906:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	697a      	ldr	r2, [r7, #20]
 8002912:	621a      	str	r2, [r3, #32]
}
 8002914:	bf00      	nop
 8002916:	371c      	adds	r7, #28
 8002918:	46bd      	mov	sp, r7
 800291a:	bc80      	pop	{r7}
 800291c:	4770      	bx	lr

0800291e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800291e:	b480      	push	{r7}
 8002920:	b085      	sub	sp, #20
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002934:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	4313      	orrs	r3, r2
 800293c:	f043 0307 	orr.w	r3, r3, #7
 8002940:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	609a      	str	r2, [r3, #8]
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr

08002952 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002952:	b480      	push	{r7}
 8002954:	b087      	sub	sp, #28
 8002956:	af00      	add	r7, sp, #0
 8002958:	60f8      	str	r0, [r7, #12]
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607a      	str	r2, [r7, #4]
 800295e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800296c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	021a      	lsls	r2, r3, #8
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	431a      	orrs	r2, r3
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	4313      	orrs	r3, r2
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	4313      	orrs	r3, r2
 800297e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	609a      	str	r2, [r3, #8]
}
 8002986:	bf00      	nop
 8002988:	371c      	adds	r7, #28
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d101      	bne.n	80029a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e041      	b.n	8002a2c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2202      	movs	r2, #2
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a14      	ldr	r2, [pc, #80]	; (8002a38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d009      	beq.n	8002a00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029f4:	d004      	beq.n	8002a00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a10      	ldr	r2, [pc, #64]	; (8002a3c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d10c      	bne.n	8002a1a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a06:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	40012c00 	.word	0x40012c00
 8002a3c:	40000400 	.word	0x40000400

08002a40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr

08002a52 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <__libc_init_array>:
 8002a64:	b570      	push	{r4, r5, r6, lr}
 8002a66:	2600      	movs	r6, #0
 8002a68:	4d0c      	ldr	r5, [pc, #48]	; (8002a9c <__libc_init_array+0x38>)
 8002a6a:	4c0d      	ldr	r4, [pc, #52]	; (8002aa0 <__libc_init_array+0x3c>)
 8002a6c:	1b64      	subs	r4, r4, r5
 8002a6e:	10a4      	asrs	r4, r4, #2
 8002a70:	42a6      	cmp	r6, r4
 8002a72:	d109      	bne.n	8002a88 <__libc_init_array+0x24>
 8002a74:	f000 f822 	bl	8002abc <_init>
 8002a78:	2600      	movs	r6, #0
 8002a7a:	4d0a      	ldr	r5, [pc, #40]	; (8002aa4 <__libc_init_array+0x40>)
 8002a7c:	4c0a      	ldr	r4, [pc, #40]	; (8002aa8 <__libc_init_array+0x44>)
 8002a7e:	1b64      	subs	r4, r4, r5
 8002a80:	10a4      	asrs	r4, r4, #2
 8002a82:	42a6      	cmp	r6, r4
 8002a84:	d105      	bne.n	8002a92 <__libc_init_array+0x2e>
 8002a86:	bd70      	pop	{r4, r5, r6, pc}
 8002a88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a8c:	4798      	blx	r3
 8002a8e:	3601      	adds	r6, #1
 8002a90:	e7ee      	b.n	8002a70 <__libc_init_array+0xc>
 8002a92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a96:	4798      	blx	r3
 8002a98:	3601      	adds	r6, #1
 8002a9a:	e7f2      	b.n	8002a82 <__libc_init_array+0x1e>
 8002a9c:	08002af8 	.word	0x08002af8
 8002aa0:	08002af8 	.word	0x08002af8
 8002aa4:	08002af8 	.word	0x08002af8
 8002aa8:	08002afc 	.word	0x08002afc

08002aac <memset>:
 8002aac:	4603      	mov	r3, r0
 8002aae:	4402      	add	r2, r0
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d100      	bne.n	8002ab6 <memset+0xa>
 8002ab4:	4770      	bx	lr
 8002ab6:	f803 1b01 	strb.w	r1, [r3], #1
 8002aba:	e7f9      	b.n	8002ab0 <memset+0x4>

08002abc <_init>:
 8002abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002abe:	bf00      	nop
 8002ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ac2:	bc08      	pop	{r3}
 8002ac4:	469e      	mov	lr, r3
 8002ac6:	4770      	bx	lr

08002ac8 <_fini>:
 8002ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aca:	bf00      	nop
 8002acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ace:	bc08      	pop	{r3}
 8002ad0:	469e      	mov	lr, r3
 8002ad2:	4770      	bx	lr
