<profile>

<section name = "Vivado HLS Report for 'Mem2Stream'" level="0">
<item name = "Date">Mon Mar  1 14:00:13 2021
</item>
<item name = "Version">2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)</item>
<item name = "Project">project_StreamingDataflowPartition_0_IODMA_0</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.750 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6154, 6154, 61.540 us, 61.540 us, 6154, 6154, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6145, 6145, 3, 1, 1, 6144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 109, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 154, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln142_fu_120_p2">+, 0, 0, 69, 62, 62</column>
<column name="i_fu_142_p2">+, 0, 0, 17, 13, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln140_fu_136_p2">icmp, 0, 0, 13, 13, 13</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_0_reg_101">9, 2, 13, 26</column>
<column name="in_V_blk_n_AR">9, 2, 1, 2</column>
<column name="in_V_blk_n_R">9, 2, 1, 2</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln142_reg_148">62, 0, 62, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="e_V_reg_168">64, 0, 64, 0</column>
<column name="i_0_reg_101">13, 0, 13, 0</column>
<column name="icmp_ln140_reg_159">1, 0, 1, 0</column>
<column name="icmp_ln140_reg_159_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mem2Stream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mem2Stream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mem2Stream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mem2Stream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mem2Stream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mem2Stream, return value</column>
<column name="m_axi_in_V_AWVALID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWREADY">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWADDR">out, 64, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWLEN">out, 32, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWSIZE">out, 3, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWBURST">out, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWLOCK">out, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWCACHE">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWPROT">out, 3, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWQOS">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWREGION">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_AWUSER">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WVALID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WREADY">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WDATA">out, 64, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WSTRB">out, 8, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WLAST">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_WUSER">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARVALID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARREADY">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARADDR">out, 64, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARID">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARLEN">out, 32, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARSIZE">out, 3, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARBURST">out, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARLOCK">out, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARCACHE">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARPROT">out, 3, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARQOS">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARREGION">out, 4, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_ARUSER">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RVALID">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RREADY">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RDATA">in, 64, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RLAST">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RID">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RUSER">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_RRESP">in, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BVALID">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BREADY">out, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BRESP">in, 2, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BID">in, 1, m_axi, in_V, pointer</column>
<column name="m_axi_in_V_BUSER">in, 1, m_axi, in_V, pointer</column>
<column name="in_V_offset">in, 61, ap_none, in_V_offset, scalar</column>
<column name="in_V_offset1">in, 32, ap_none, in_V_offset1, scalar</column>
<column name="out_V_V_din">out, 64, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
