
ubuntu-preinstalled/sg_opcodes:     file format elf32-littlearm


Disassembly of section .init:

00000b84 <.init>:
 b84:	push	{r3, lr}
 b88:	bl	2108 <set_scsi_pt_cdb@plt+0x1348>
 b8c:	pop	{r3, pc}

Disassembly of section .plt:

00000b90 <calloc@plt-0x14>:
 b90:	push	{lr}		; (str lr, [sp, #-4]!)
 b94:	ldr	lr, [pc, #4]	; ba0 <calloc@plt-0x4>
 b98:	add	lr, pc, lr
 b9c:	ldr	pc, [lr, #8]!
 ba0:	andeq	r4, r1, r4, ror r3

00000ba4 <calloc@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #20, 20	; 0x14000
 bac:	ldr	pc, [ip, #884]!	; 0x374

00000bb0 <get_scsi_pt_os_err@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #20, 20	; 0x14000
 bb8:	ldr	pc, [ip, #876]!	; 0x36c

00000bbc <strcmp@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #20, 20	; 0x14000
 bc4:	ldr	pc, [ip, #868]!	; 0x364

00000bc8 <__cxa_finalize@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #20, 20	; 0x14000
 bd0:	ldr	pc, [ip, #860]!	; 0x35c

00000bd4 <set_scsi_pt_data_in@plt>:
 bd4:	add	ip, pc, #0, 12
 bd8:	add	ip, ip, #20, 20	; 0x14000
 bdc:	ldr	pc, [ip, #852]!	; 0x354

00000be0 <free@plt>:
 be0:	add	ip, pc, #0, 12
 be4:	add	ip, ip, #20, 20	; 0x14000
 be8:	ldr	pc, [ip, #844]!	; 0x34c

00000bec <__strncpy_chk@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #20, 20	; 0x14000
 bf4:	ldr	pc, [ip, #836]!	; 0x344

00000bf8 <__stack_chk_fail@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #20, 20	; 0x14000
 c00:	ldr	pc, [ip, #828]!	; 0x33c

00000c04 <pr2serr@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #20, 20	; 0x14000
 c0c:	ldr	pc, [ip, #820]!	; 0x334

00000c10 <scsi_pt_close_device@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #20, 20	; 0x14000
 c18:	ldr	pc, [ip, #812]!	; 0x32c

00000c1c <hex2stdout@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #20, 20	; 0x14000
 c24:	ldr	pc, [ip, #804]!	; 0x324

00000c28 <getenv@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #20, 20	; 0x14000
 c30:	ldr	pc, [ip, #796]!	; 0x31c

00000c34 <puts@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #20, 20	; 0x14000
 c3c:	ldr	pc, [ip, #788]!	; 0x314

00000c40 <__libc_start_main@plt>:
 c40:	add	ip, pc, #0, 12
 c44:	add	ip, ip, #20, 20	; 0x14000
 c48:	ldr	pc, [ip, #780]!	; 0x30c

00000c4c <__gmon_start__@plt>:
 c4c:	add	ip, pc, #0, 12
 c50:	add	ip, ip, #20, 20	; 0x14000
 c54:	ldr	pc, [ip, #772]!	; 0x304

00000c58 <getopt_long@plt>:
 c58:	add	ip, pc, #0, 12
 c5c:	add	ip, ip, #20, 20	; 0x14000
 c60:	ldr	pc, [ip, #764]!	; 0x2fc

00000c64 <__ctype_b_loc@plt>:
 c64:	add	ip, pc, #0, 12
 c68:	add	ip, ip, #20, 20	; 0x14000
 c6c:	ldr	pc, [ip, #756]!	; 0x2f4

00000c70 <strlen@plt>:
 c70:	add	ip, pc, #0, 12
 c74:	add	ip, ip, #20, 20	; 0x14000
 c78:	ldr	pc, [ip, #748]!	; 0x2ec

00000c7c <strchr@plt>:
 c7c:	add	ip, pc, #0, 12
 c80:	add	ip, ip, #20, 20	; 0x14000
 c84:	ldr	pc, [ip, #740]!	; 0x2e4

00000c88 <do_scsi_pt@plt>:
 c88:	add	ip, pc, #0, 12
 c8c:	add	ip, ip, #20, 20	; 0x14000
 c90:	ldr	pc, [ip, #732]!	; 0x2dc

00000c94 <snprintf@plt>:
 c94:	add	ip, pc, #0, 12
 c98:	add	ip, ip, #20, 20	; 0x14000
 c9c:	ldr	pc, [ip, #724]!	; 0x2d4

00000ca0 <__isoc99_sscanf@plt>:
 ca0:	add	ip, pc, #0, 12
 ca4:	add	ip, ip, #20, 20	; 0x14000
 ca8:	ldr	pc, [ip, #716]!	; 0x2cc

00000cac <destruct_scsi_pt_obj@plt>:
 cac:	add	ip, pc, #0, 12
 cb0:	add	ip, ip, #20, 20	; 0x14000
 cb4:	ldr	pc, [ip, #708]!	; 0x2c4

00000cb8 <memset@plt>:
 cb8:	add	ip, pc, #0, 12
 cbc:	add	ip, ip, #20, 20	; 0x14000
 cc0:	ldr	pc, [ip, #700]!	; 0x2bc

00000cc4 <putchar@plt>:
 cc4:	add	ip, pc, #0, 12
 cc8:	add	ip, ip, #20, 20	; 0x14000
 ccc:	ldr	pc, [ip, #692]!	; 0x2b4

00000cd0 <__printf_chk@plt>:
 cd0:	add	ip, pc, #0, 12
 cd4:	add	ip, ip, #20, 20	; 0x14000
 cd8:	ldr	pc, [ip, #684]!	; 0x2ac

00000cdc <construct_scsi_pt_obj_with_fd@plt>:
 cdc:	add	ip, pc, #0, 12
 ce0:	add	ip, ip, #20, 20	; 0x14000
 ce4:	ldr	pc, [ip, #676]!	; 0x2a4

00000ce8 <sg_get_opcode_name@plt>:
 ce8:	add	ip, pc, #0, 12
 cec:	add	ip, ip, #20, 20	; 0x14000
 cf0:	ldr	pc, [ip, #668]!	; 0x29c

00000cf4 <sg_convert_errno@plt>:
 cf4:	add	ip, pc, #0, 12
 cf8:	add	ip, ip, #20, 20	; 0x14000
 cfc:	ldr	pc, [ip, #660]!	; 0x294

00000d00 <sg_simple_inquiry_pt@plt>:
 d00:	add	ip, pc, #0, 12
 d04:	add	ip, ip, #20, 20	; 0x14000
 d08:	ldr	pc, [ip, #652]!	; 0x28c

00000d0c <scsi_pt_open_device@plt>:
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #20, 20	; 0x14000
 d14:	ldr	pc, [ip, #644]!	; 0x284

00000d18 <set_scsi_pt_sense@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #20, 20	; 0x14000
 d20:	ldr	pc, [ip, #636]!	; 0x27c

00000d24 <safe_strerror@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #20, 20	; 0x14000
 d2c:	ldr	pc, [ip, #628]!	; 0x274

00000d30 <sg_cmds_process_resp@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #20, 20	; 0x14000
 d38:	ldr	pc, [ip, #620]!	; 0x26c

00000d3c <qsort@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #20, 20	; 0x14000
 d44:	ldr	pc, [ip, #612]!	; 0x264

00000d48 <sg_get_opcode_sa_name@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #20, 20	; 0x14000
 d50:	ldr	pc, [ip, #604]!	; 0x25c

00000d54 <sg_get_category_sense_str@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #20, 20	; 0x14000
 d5c:	ldr	pc, [ip, #596]!	; 0x254

00000d60 <sg_get_num@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #20, 20	; 0x14000
 d68:	ldr	pc, [ip, #588]!	; 0x24c

00000d6c <hex2stderr@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #20, 20	; 0x14000
 d74:	ldr	pc, [ip, #580]!	; 0x244

00000d78 <sg_get_pdt_str@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #20, 20	; 0x14000
 d80:	ldr	pc, [ip, #572]!	; 0x23c

00000d84 <clear_scsi_pt_obj@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #20, 20	; 0x14000
 d8c:	ldr	pc, [ip, #564]!	; 0x234

00000d90 <sg_memalign@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #20, 20	; 0x14000
 d98:	ldr	pc, [ip, #556]!	; 0x22c

00000d9c <strncmp@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #20, 20	; 0x14000
 da4:	ldr	pc, [ip, #548]!	; 0x224

00000da8 <abort@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #20, 20	; 0x14000
 db0:	ldr	pc, [ip, #540]!	; 0x21c

00000db4 <__snprintf_chk@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #20, 20	; 0x14000
 dbc:	ldr	pc, [ip, #532]!	; 0x214

00000dc0 <set_scsi_pt_cdb@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #20, 20	; 0x14000
 dc8:	ldr	pc, [ip, #524]!	; 0x20c

Disassembly of section .text:

00000dcc <.text>:
     dcc:	svcmi	0x00f0e92d
     dd0:	stc	6, cr2, [sp, #-0]
     dd4:	eorcs	r8, r8, #2048	; 0x800
     dd8:	stcgt	8, cr15, [ip], {223}	; 0xdf
     ddc:			; <UNDEFINED> instruction: 0xf8df4604
     de0:	strmi	r3, [sp], -ip, lsl #25
     de4:			; <UNDEFINED> instruction: 0x463144fc
     de8:	svcge	0x0017b0eb
     dec:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
     df0:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
     df4:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
     df8:			; <UNDEFINED> instruction: 0xf04f9369
     dfc:			; <UNDEFINED> instruction: 0xf8c90300
     e00:			; <UNDEFINED> instruction: 0xf7ff6000
     e04:			; <UNDEFINED> instruction: 0xf8dfef5a
     e08:			; <UNDEFINED> instruction: 0xf04f0c68
     e0c:	stmib	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
     e10:	ldrbtmi	r3, [r8], #-774	; 0xfffffcfa
     e14:	svc	0x0008f7ff
     e18:	strtmi	r4, [r1], -sl, lsr #12
     e1c:			; <UNDEFINED> instruction: 0xf0002800
     e20:			; <UNDEFINED> instruction: 0x463880f5
     e24:			; <UNDEFINED> instruction: 0xf00172fe
     e28:			; <UNDEFINED> instruction: 0xb190f9d3
     e2c:	beq	7cf70 <set_scsi_pt_cdb@plt+0x7c1b0>
     e30:	mcrrcs	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
     e34:	ldccc	8, cr15, [r4], #-892	; 0xfffffc84
     e38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     e3c:	blls	1a5aeac <set_scsi_pt_cdb@plt+0x1a5a0ec>
     e40:			; <UNDEFINED> instruction: 0xf041405a
     e44:			; <UNDEFINED> instruction: 0x465080b7
     e48:	ldc	0, cr11, [sp], #428	; 0x1ac
     e4c:	pop	{r1, r8, r9, fp, pc}
     e50:	bvc	ffee4e18 <set_scsi_pt_cdb@plt+0xffee4058>
     e54:			; <UNDEFINED> instruction: 0xf0402b00
     e58:	ldmdbvs	fp!, {r2, r4, r5, r8, pc}
     e5c:			; <UNDEFINED> instruction: 0xf0402b00
     e60:	blvc	ee1308 <set_scsi_pt_cdb@plt+0xee0548>
     e64:			; <UNDEFINED> instruction: 0xf0002b00
     e68:	blvc	1ee1224 <set_scsi_pt_cdb@plt+0x1ee0464>
     e6c:			; <UNDEFINED> instruction: 0xf0402b00
     e70:	ldmib	r7, {r2, r5, r6, r7, pc}^
     e74:	blcs	11a9c <set_scsi_pt_cdb@plt+0x10cdc>
     e78:	msrhi	CPSR_fc, r0
     e7c:	movwcc	r6, #6651	; 0x19fb
     e80:	ldmibvs	fp!, {r0, r1, ip, lr, pc}
     e84:			; <UNDEFINED> instruction: 0xf0003301
     e88:	bvc	1ee2548 <set_scsi_pt_cdb@plt+0x1ee1788>
     e8c:	ldmdavc	fp!, {r0, r1, r4, r5, r8, ip, sp, pc}
     e90:			; <UNDEFINED> instruction: 0xf8dfb123
     e94:	ldrbtmi	r0, [r8], #-3044	; 0xfffff41c
     e98:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
     e9c:	blcs	1f990 <set_scsi_pt_cdb@plt+0x1ebd0>
     ea0:	sbcshi	pc, pc, r0, asr #32
     ea4:	blcs	1f198 <set_scsi_pt_cdb@plt+0x1e3d8>
     ea8:	msrhi	SPSR_fsx, r0, asr #32
     eac:	blcc	ff33f230 <set_scsi_pt_cdb@plt+0xff33e470>
     eb0:	movwls	r4, #46203	; 0xb47b
     eb4:	strbmi	r2, [sl], -r0, lsl #6
     eb8:	vst1.8	{d20-d22}, [pc :64], r9
     ebc:			; <UNDEFINED> instruction: 0xf7ff5000
     ec0:	strmi	lr, [r0], r8, ror #30
     ec4:			; <UNDEFINED> instruction: 0xf0002800
     ec8:	ldmibvs	fp!, {r1, r3, r4, r6, r8, sl, pc}
     ecc:	vqdmlsl.s<illegal width 8>	q9, d0, d0
     ed0:	bvs	1e21324 <set_scsi_pt_cdb@plt+0x1e20564>
     ed4:	tstcs	r0, r2, lsr #12
     ed8:	svc	0x0018f7ff
     edc:	movwls	r1, #32259	; 0x7e03
     ee0:	teqhi	r5, #192, 4	; <UNPREDICTABLE>
     ee4:			; <UNDEFINED> instruction: 0xf7ff6a39
     ee8:			; <UNDEFINED> instruction: 0x4683eefa
     eec:			; <UNDEFINED> instruction: 0xf0002800
     ef0:	ldmibvs	fp!, {r1, r4, r7, r8, sl, pc}
     ef4:	vqdmlsl.s<illegal width 8>	q9, d0, d0
     ef8:	ldmibvs	sl!, {r0, r1, r3, r7, r8, pc}^
     efc:	svclt	0x00ac2a00
     f00:	andcs	r2, r1, #536870912	; 0x20000000
     f04:	bvc	feea5730 <set_scsi_pt_cdb@plt+0xfeea4970>
     f08:			; <UNDEFINED> instruction: 0xf0002a00
     f0c:	bvc	ee19f8 <set_scsi_pt_cdb@plt+0xee0c38>
     f10:			; <UNDEFINED> instruction: 0xf0402b00
     f14:			; <UNDEFINED> instruction: 0xf8df8180
     f18:	vldmdbge	r9!, {d3-<overflow reg d54>}
     f1c:	strls	r2, [sl, #-1540]	; 0xfffff9fc
     f20:	movwcc	r4, #50299	; 0xc47b
     f24:	muleq	r7, r3, r8
     f28:	andeq	lr, r7, r5, lsl #17
     f2c:	blt	cabb84 <set_scsi_pt_cdb@plt+0xcaadc4>
     f30:	ldrmi	r9, [r9], -r8, lsl #6
     f34:	rsccs	pc, sl, sp, asr #17
     f38:	andvs	r2, fp, r0, lsl #6
     f3c:			; <UNDEFINED> instruction: 0xf0402c00
     f40:	stclge	3, cr8, [r9, #-320]	; 0xfffffec0
     f44:			; <UNDEFINED> instruction: 0xf7ff4658
     f48:	stmdbls	sl, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
     f4c:	ldrbmi	r2, [r8], -ip, lsl #4
     f50:	svc	0x0036f7ff
     f54:	subcs	r4, r0, #42991616	; 0x2900000
     f58:			; <UNDEFINED> instruction: 0xf7ff4658
     f5c:			; <UNDEFINED> instruction: 0x4632eede
     f60:	ldrbmi	r4, [r8], -r1, asr #12
     f64:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
     f68:	eorscs	r4, ip, #36700160	; 0x2300000
     f6c:	mvnscc	pc, pc, asr #32
     f70:			; <UNDEFINED> instruction: 0xf8df4658
     f74:			; <UNDEFINED> instruction: 0xf7ffab10
     f78:	blge	5bc9a0 <set_scsi_pt_cdb@plt+0x5bbbe0>
     f7c:	strls	r4, [r0, #-1274]	; 0xfffffb06
     f80:	strcs	r9, [r1, #-778]	; 0xfffffcf6
     f84:	movwls	r4, #13905	; 0x3651
     f88:	ldrtmi	r9, [r3], -r2, lsl #8
     f8c:	strmi	r9, [r2], -r1, lsl #10
     f90:			; <UNDEFINED> instruction: 0xf7ff4658
     f94:	mcrrne	14, 12, lr, r1, cr14
     f98:	strhi	pc, [r7, #-0]
     f9c:			; <UNDEFINED> instruction: 0xf0001c82
     fa0:	bls	222338 <set_scsi_pt_cdb@plt+0x221578>
     fa4:	andsvs	r2, r0, r2, lsl #24
     fa8:	stmdacs	r0, {r1, r2, r3, r8, sl, fp, ip, lr, pc}
     fac:	stcle	0, cr9, [fp, #-40]	; 0xffffffd8
     fb0:	beq	ff53f334 <set_scsi_pt_cdb@plt+0xff53e574>
     fb4:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
     fb8:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     fbc:	strtmi	r9, [sl], -sl, lsl #22
     fc0:	ldrmi	r4, [r9], -r0, asr #12
     fc4:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
     fc8:	beq	3d10c <set_scsi_pt_cdb@plt+0x3c34c>
     fcc:	bvc	feee6ff4 <set_scsi_pt_cdb@plt+0xfeee6234>
     fd0:	stmdavs	r2, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr}
     fd4:	svclt	0x00a84296
     fd8:	andvs	r4, r6, r6, lsl r6
     fdc:			; <UNDEFINED> instruction: 0xf0002b00
     fe0:	stmdbcs	r0, {r1, r3, r4, r6, r8, pc}
     fe4:	ldrhi	pc, [sl], #-0
     fe8:	and	r2, r4, r0, lsl #8
     fec:	andeq	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
     ff0:			; <UNDEFINED> instruction: 0xf7ff3401
     ff4:	adcmi	lr, r6, #104, 28	; 0x680
     ff8:			; <UNDEFINED> instruction: 0xf8d9dcf8
     ffc:	mrslt	r0, (UNDEF: 8)
    1000:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    1004:			; <UNDEFINED> instruction: 0xf7ff4658
    1008:	rscs	lr, r9, r2, asr lr
    100c:	movwcs	r4, #5688	; 0x1638
    1010:			; <UNDEFINED> instruction: 0xf00172fb
    1014:	stmdacs	r0, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
    1018:	svcge	0x0008f47f
    101c:	blcs	1fc10 <set_scsi_pt_cdb@plt+0x1ee50>
    1020:	ldmdbvs	fp!, {r3, r4, r5, ip, lr, pc}
    1024:			; <UNDEFINED> instruction: 0xf43f2b00
    1028:			; <UNDEFINED> instruction: 0xf8dfaf1c
    102c:			; <UNDEFINED> instruction: 0xf04f0a60
    1030:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
    1034:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
    1038:			; <UNDEFINED> instruction: 0xf8dfe6fa
    103c:	ldrbtmi	r0, [r8], #-2644	; 0xfffff5ac
    1040:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
    1044:	blcs	1fe38 <set_scsi_pt_cdb@plt+0x1f078>
    1048:	svcge	0x0013f43f
    104c:	bne	113f3d0 <set_scsi_pt_cdb@plt+0x113e610>
    1050:	beq	3d194 <set_scsi_pt_cdb@plt+0x3c3d4>
    1054:	beq	103f3d8 <set_scsi_pt_cdb@plt+0x103e618>
    1058:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    105c:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    1060:	ldmibvs	fp!, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}
    1064:	tstle	r3, r1, lsl #6
    1068:	blcs	1f15c <set_scsi_pt_cdb@plt+0x1e39c>
    106c:	rschi	pc, r3, r0
    1070:	beq	a3f3f4 <set_scsi_pt_cdb@plt+0xa3e634>
    1074:			; <UNDEFINED> instruction: 0xf7ff4478
    1078:	ldmvc	fp!, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    107c:			; <UNDEFINED> instruction: 0xf0402b00
    1080:	bvc	feee185c <set_scsi_pt_cdb@plt+0xfeee0a9c>
    1084:			; <UNDEFINED> instruction: 0xf43f2b00
    1088:			; <UNDEFINED> instruction: 0xf8dfaf11
    108c:	ldrbtmi	r3, [fp], #-2580	; 0xfffff5ec
    1090:	str	r9, [pc, -fp, lsl #6]
    1094:	strtmi	r4, [r1], -sl, lsr #12
    1098:			; <UNDEFINED> instruction: 0xf0014638
    109c:	stmdacs	r0, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
    10a0:	mcrge	4, 6, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    10a4:	blcs	1b598 <set_scsi_pt_cdb@plt+0x1a7d8>
    10a8:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
    10ac:	blcs	1fca0 <set_scsi_pt_cdb@plt+0x1eee0>
    10b0:			; <UNDEFINED> instruction: 0xf8dfd1bb
    10b4:			; <UNDEFINED> instruction: 0xf04f09f0
    10b8:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
    10bc:	stc	7, cr15, [r2, #1020]!	; 0x3fc
    10c0:			; <UNDEFINED> instruction: 0x462ae6b6
    10c4:	ldrtmi	r4, [r8], -r1, lsr #12
    10c8:	blx	dbd0d4 <set_scsi_pt_cdb@plt+0xdbc314>
    10cc:	ldmvc	fp!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    10d0:			; <UNDEFINED> instruction: 0xf47f2b00
    10d4:			; <UNDEFINED> instruction: 0xf8dfaed3
    10d8:	ldrbtmi	r0, [r8], #-2512	; 0xfffff630
    10dc:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    10e0:	blcs	1fcd4 <set_scsi_pt_cdb@plt+0x1ef14>
    10e4:	strhi	pc, [pc], #0	; 10ec <set_scsi_pt_cdb@plt+0x32c>
    10e8:	stmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    10ec:	beq	7d230 <set_scsi_pt_cdb@plt+0x7c470>
    10f0:			; <UNDEFINED> instruction: 0xf7ff4478
    10f4:	ldr	lr, [fp], r8, lsl #27
    10f8:			; <UNDEFINED> instruction: 0x46226a78
    10fc:			; <UNDEFINED> instruction: 0xf7ff2101
    1100:	cdpne	14, 0, cr14, cr3, cr6, {0}
    1104:	vsubw.s8	<illegal reg q12.5>, q0, d7
    1108:	bvs	e6221c <set_scsi_pt_cdb@plt+0xe6145c>
    110c:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
    1110:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    1114:	ldrbhi	pc, [sp, #0]!	; <UNPREDICTABLE>
    1118:	blcs	1f50c <set_scsi_pt_cdb@plt+0x1e74c>
    111c:	adchi	pc, r6, r0, asr #32
    1120:	strtmi	sl, [r3], -r1, lsr #26
    1124:	ldrbmi	r2, [r8], -r1, lsl #4
    1128:			; <UNDEFINED> instruction: 0xf7ff4629
    112c:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1130:	ldrbhi	pc, [r1, #64]	; 0x40	; <UNPREDICTABLE>
    1134:			; <UNDEFINED> instruction: 0xf8df786a
    1138:	ldmibvc	fp!, {r3, r4, r5, r6, r8, fp, ip, lr}
    113c:	eorvs	r4, sl, sp, ror r4
    1140:			; <UNDEFINED> instruction: 0xf47f2b00
    1144:	ldmvc	fp!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, pc}^
    1148:			; <UNDEFINED> instruction: 0xf47f2b00
    114c:			; <UNDEFINED> instruction: 0xf8dfaed2
    1150:			; <UNDEFINED> instruction: 0xf10d1964
    1154:			; <UNDEFINED> instruction: 0xf10d0395
    1158:	andcs	r0, r1, r6, lsr #5
    115c:	andls	r4, r0, #2030043136	; 0x79000000
    1160:			; <UNDEFINED> instruction: 0xf7ffaa23
    1164:	stmdavs	r8!, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    1168:	teqcs	r0, sp, lsr #20
    116c:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1170:	blcs	1f184 <set_scsi_pt_cdb@plt+0x1e3c4>
    1174:	ldrbhi	pc, [r1], -r0	; <UNPREDICTABLE>
    1178:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    117c:	andcs	r4, r1, r2, lsl #12
    1180:			; <UNDEFINED> instruction: 0xf7ff4479
    1184:	ldrt	lr, [r4], r6, lsr #27
    1188:			; <UNDEFINED> instruction: 0x200169bb
    118c:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1190:	ldrbtmi	r2, [r9], #-2816	; 0xfffff500
    1194:	movwcs	fp, #4028	; 0xfbc
    1198:	ldmibvs	fp!, {r0, r1, r3, r4, r5, r7, r8, sp, lr}^
    119c:	svclt	0x00bc2b00
    11a0:	mvnsvs	r2, r0, lsl #6
    11a4:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    11a8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    11ac:	svclt	0x00bc2a00
    11b0:	andsvs	r2, sl, r0, lsl #4
    11b4:	stc	7, cr15, [ip, #1020]	; 0x3fc
    11b8:	cmple	r9, r0, lsl #24
    11bc:			; <UNDEFINED> instruction: 0xf7ff200a
    11c0:			; <UNDEFINED> instruction: 0xf8dfed82
    11c4:	mcrrge	9, 0, r2, r9, cr0	; <UNPREDICTABLE>
    11c8:	orrcs	r9, r0, #0, 8
    11cc:	ldmibvs	r9!, {r1, r3, r4, r5, r6, sl, lr}^
    11d0:	ldmdavs	r2, {r3, r4, r5, r9, sl, fp, ip, sp, lr}
    11d4:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    11d8:	stmiane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    11dc:	andcs	r4, r1, r2, lsr #12
    11e0:			; <UNDEFINED> instruction: 0xf7ff4479
    11e4:			; <UNDEFINED> instruction: 0xf04fed76
    11e8:			; <UNDEFINED> instruction: 0xf8d90a00
    11ec:	blcs	d1f4 <set_scsi_pt_cdb@plt+0xc434>
    11f0:	mrcge	4, 0, APSR_nzcv, cr14, cr15, {1}
    11f4:	rscscc	pc, pc, #79	; 0x4f
    11f8:	ldrmi	r9, [r8], -r7, lsl #4
    11fc:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1200:	blcs	27e24 <set_scsi_pt_cdb@plt+0x27064>
    1204:	mrcge	6, 0, APSR_nzcv, cr4, cr15, {7}
    1208:			; <UNDEFINED> instruction: 0xf7ff9807
    120c:	str	lr, [pc], -r2, lsl #26
    1210:	andls	r2, r9, #0, 4
    1214:			; <UNDEFINED> instruction: 0xf8dfe677
    1218:	bge	e4f4f0 <set_scsi_pt_cdb@plt+0xe4e730>
    121c:	strcs	r9, [r0, #522]	; 0x20a
    1220:			; <UNDEFINED> instruction: 0x2610447b
    1224:	ldm	r3, {r2, r3, r8, r9, ip, sp}
    1228:	blls	28124c <set_scsi_pt_cdb@plt+0x28048c>
    122c:	andeq	lr, r7, r3, lsl #17
    1230:	rscpl	pc, r6, sp, lsl #17
    1234:	bvc	1efac24 <set_scsi_pt_cdb@plt+0x1ef9e64>
    1238:			; <UNDEFINED> instruction: 0xf47f2b00
    123c:	ldmvc	fp!, {r0, r3, r4, r8, r9, sl, fp, sp, pc}
    1240:			; <UNDEFINED> instruction: 0xf0402b00
    1244:			; <UNDEFINED> instruction: 0xf8df8117
    1248:	ldrbtmi	r3, [fp], #-2184	; 0xfffff778
    124c:	ldrt	r9, [r1], -fp, lsl #6
    1250:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1254:	ldmib	r7, {r0, sp}^
    1258:	ldrbtmi	r2, [r9], #-774	; 0xfffffcfa
    125c:			; <UNDEFINED> instruction: 0xf8df680c
    1260:	strls	r1, [r0], #-2168	; 0xfffff788
    1264:			; <UNDEFINED> instruction: 0xf7ff4479
    1268:			; <UNDEFINED> instruction: 0xe7aaed34
    126c:	stmdapl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1270:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1274:			; <UNDEFINED> instruction: 0xf6bf2b00
    1278:			; <UNDEFINED> instruction: 0xf8dfae3c
    127c:	ldrbtmi	r0, [r8], #-2148	; 0xfffff79c
    1280:	stcl	7, cr15, [r0], {255}	; 0xff
    1284:	blcs	1f678 <set_scsi_pt_cdb@plt+0x1e8b8>
    1288:	svcge	0x004af43f
    128c:	blcs	1b340 <set_scsi_pt_cdb@plt+0x1a580>
    1290:	svcge	0x0046f6ff
    1294:	bls	27ab50 <set_scsi_pt_cdb@plt+0x279d90>
    1298:			; <UNDEFINED> instruction: 0xf0402a00
    129c:			; <UNDEFINED> instruction: 0xf8d881c4
    12a0:	blt	4892a8 <set_scsi_pt_cdb@plt+0x4884e8>
    12a4:	addsmi	r1, lr, #1216	; 0x4c0
    12a8:	ldrmi	fp, [lr], -r8, lsr #31
    12ac:			; <UNDEFINED> instruction: 0xf0402900
    12b0:			; <UNDEFINED> instruction: 0xf8d784b2
    12b4:			; <UNDEFINED> instruction: 0xf1baa014
    12b8:			; <UNDEFINED> instruction: 0xf0400f00
    12bc:	cdpne	5, 15, cr8, cr3, cr1, {1}
    12c0:	addsmi	r9, sl, #12, 4	; 0xc0000000
    12c4:	ldrbhi	pc, [r7, #-640]	; 0xfffffd80	; <UNPREDICTABLE>
    12c8:	blcs	27f00 <set_scsi_pt_cdb@plt+0x27140>
    12cc:	ldrhi	pc, [r1]
    12d0:	ldmdavc	fp!, {r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr}^
    12d4:			; <UNDEFINED> instruction: 0xf0002a00
    12d8:	blcs	227c4 <set_scsi_pt_cdb@plt+0x21a04>
    12dc:	strhi	pc, [pc]	; 12e4 <set_scsi_pt_cdb@plt+0x524>
    12e0:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12e4:			; <UNDEFINED> instruction: 0xf7ff4478
    12e8:			; <UNDEFINED> instruction: 0xf8dfeca6
    12ec:	ldrbtmi	r0, [r8], #-2044	; 0xfffff804
    12f0:	stc	7, cr15, [r0], #1020	; 0x3fc
    12f4:	ubfxeq	pc, pc, #17, #21
    12f8:			; <UNDEFINED> instruction: 0xf7ff4478
    12fc:	bvc	1f3c574 <set_scsi_pt_cdb@plt+0x1f3b7b4>
    1300:			; <UNDEFINED> instruction: 0xf0002c00
    1304:	movwcs	r8, #1359	; 0x54f
    1308:			; <UNDEFINED> instruction: 0xf8df9311
    130c:	cdp	7, 0, cr2, cr8, cr4, {7}
    1310:	blls	46fb58 <set_scsi_pt_cdb@plt+0x46ed98>
    1314:	andls	r4, sp, #2046820352	; 0x7a000000
    1318:			; <UNDEFINED> instruction: 0x27d8f8df
    131c:	movwcs	r9, #776	; 0x308
    1320:	andls	r4, pc, #2046820352	; 0x7a000000
    1324:			; <UNDEFINED> instruction: 0x27d0f8df
    1328:			; <UNDEFINED> instruction: 0xf8cd469b
    132c:	ldrbtmi	r8, [sl], #-56	; 0xffffffc8
    1330:	ldmdbge	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1334:	rsb	r9, ip, r0, lsl r2
    1338:			; <UNDEFINED> instruction: 0xf10b9b0e
    133c:	ldrmi	r0, [ip], #-1028	; 0xfffffbfc
    1340:			; <UNDEFINED> instruction: 0xf8947965
    1344:			; <UNDEFINED> instruction: 0xf015a000
    1348:	movwls	r0, #45826	; 0xb302
    134c:	ldmdavs	sl, {r0, r2, r3, r8, r9, fp, ip, pc}
    1350:	tstcs	r4, #20, 30	; 0x50
    1354:	movwls	r2, #41736	; 0xa308
    1358:	movweq	pc, #4117	; 0x1015	; <UNPREDICTABLE>
    135c:	rsbsle	r9, r4, r9, lsl #6
    1360:	orrcs	r8, r0, #6684672	; 0x660000
    1364:	ldmvc	r2, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    1368:	blt	1d92cb0 <set_scsi_pt_cdb@plt+0x1d91ef0>
    136c:	andhi	pc, r0, sp, asr #17
    1370:	stmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1374:			; <UNDEFINED> instruction: 0x4631b2b6
    1378:	stcl	7, cr15, [r6], #1020	; 0x3fc
    137c:	blcs	1f570 <set_scsi_pt_cdb@plt+0x1e7b0>
    1380:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1384:	movwcs	r9, #35344	; 0x8a10
    1388:			; <UNDEFINED> instruction: 0x46484619
    138c:	andls	r9, r0, #1048576	; 0x100000
    1390:			; <UNDEFINED> instruction: 0xf7ff2201
    1394:	ldmibvc	sl!, {r4, r8, sl, fp, sp, lr, pc}^
    1398:	bcs	1f58c <set_scsi_pt_cdb@plt+0x1e7cc>
    139c:	bls	2f54b0 <set_scsi_pt_cdb@plt+0x2f46f0>
    13a0:			; <UNDEFINED> instruction: 0xf0002a00
    13a4:	blcs	21758 <set_scsi_pt_cdb@plt+0x20998>
    13a8:	movthi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
    13ac:	ldrbmi	r9, [r2], -r9, lsl #22
    13b0:			; <UNDEFINED> instruction: 0x1748f8df
    13b4:	blcs	93c0 <set_scsi_pt_cdb@plt+0x8600>
    13b8:	andls	pc, r0, sp, asr #17
    13bc:	svclt	0x00144479
    13c0:			; <UNDEFINED> instruction: 0x2320232c
    13c4:	stc	7, cr15, [r4], {255}	; 0xff
    13c8:	blt	69b75c <set_scsi_pt_cdb@plt+0x69a99c>
    13cc:			; <UNDEFINED> instruction: 0xf0402b00
    13d0:			; <UNDEFINED> instruction: 0xf8df82f3
    13d4:	andcs	r1, r1, ip, lsr #14
    13d8:			; <UNDEFINED> instruction: 0xf7ff4479
    13dc:	stmdbvs	r3!, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    13e0:	blcs	2fc50 <set_scsi_pt_cdb@plt+0x2ee90>
    13e4:	rschi	pc, lr, #64	; 0x40
    13e8:			; <UNDEFINED> instruction: 0x1718f8df
    13ec:	ldrbtmi	r2, [r9], #-1
    13f0:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    13f4:			; <UNDEFINED> instruction: 0x1710f8df
    13f8:	andcs	r4, r1, r2, asr #12
    13fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1400:	ldmdbvc	fp!, {r3, r5, r6, sl, fp, sp, lr, pc}
    1404:	cmple	pc, r0, lsl #22
    1408:	ldrmi	r9, [fp], #2826	; 0xb0a
    140c:	movwcc	r9, #19208	; 0x4b08
    1410:	blls	326038 <set_scsi_pt_cdb@plt+0x325278>
    1414:	vqrshl.u8	q10, <illegal reg q5.5>, q0
    1418:	bvc	1ee23e4 <set_scsi_pt_cdb@plt+0x1ee1624>
    141c:	orrle	r2, fp, r0, lsl #22
    1420:	ldmdavs	ip, {r3, r8, r9, fp, ip, pc}
    1424:	stmdavc	r2!, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
    1428:			; <UNDEFINED> instruction: 0xf0002b00
    142c:	blls	261740 <set_scsi_pt_cdb@plt+0x260980>
    1430:			; <UNDEFINED> instruction: 0xf8df2001
    1434:	blcs	6f9c <set_scsi_pt_cdb@plt+0x61dc>
    1438:	stmdals	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    143c:	svclt	0x00144479
    1440:			; <UNDEFINED> instruction: 0x2320232c
    1444:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1448:			; <UNDEFINED> instruction: 0xf50de7db
    144c:			; <UNDEFINED> instruction: 0xf10d7892
    1450:	ldrmi	r0, [r1], -ip, lsr #19
    1454:			; <UNDEFINED> instruction: 0x46434650
    1458:			; <UNDEFINED> instruction: 0xf7ff2280
    145c:			; <UNDEFINED> instruction: 0xf04fec46
    1460:	cdpls	3, 0, cr3, cr9, cr0, {1}
    1464:			; <UNDEFINED> instruction: 0xf8c9932b
    1468:	ldr	r3, [r4, r4]
    146c:	blcs	1ff60 <set_scsi_pt_cdb@plt+0x1f1a0>
    1470:	mcrge	4, 4, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    1474:			; <UNDEFINED> instruction: 0x0698f8df
    1478:			; <UNDEFINED> instruction: 0xf7ff4478
    147c:	ssat	lr, #19, ip, asr #23
    1480:	ldmdbge	r4, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}
    1484:	vst3.8	{d25-d27}, [pc], r4
    1488:	tstls	r8, r0, lsl #12
    148c:	andls	r4, r0, #88, 12	; 0x5800000
    1490:	andhi	pc, r4, sp, asr #17
    1494:	strls	r9, [r2], -r3, lsl #2
    1498:	ldmibvc	r9!, {r0, r3, r9, fp, ip, pc}^
    149c:	blx	e3d4a8 <set_scsi_pt_cdb@plt+0xe3c6e8>
    14a0:			; <UNDEFINED> instruction: 0xf1ba4682
    14a4:			; <UNDEFINED> instruction: 0xf43f0f00
    14a8:	bge	126caf4 <set_scsi_pt_cdb@plt+0x126bd34>
    14ac:	cmpcs	r0, r3, lsr #12
    14b0:	andls	r4, r8, #80, 12	; 0x5000000
    14b4:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    14b8:			; <UNDEFINED> instruction: 0x0658f8df
    14bc:	stmdbls	fp, {r3, r9, fp, ip, pc}
    14c0:			; <UNDEFINED> instruction: 0xf7ff4478
    14c4:	ldr	lr, [r8, #2976]	; 0xba0
    14c8:			; <UNDEFINED> instruction: 0xf04fac39
    14cc:	strbmi	r0, [r2], -r0, asr #16
    14d0:	strtmi	r2, [r0], -r0, lsl #2
    14d4:			; <UNDEFINED> instruction: 0xf7ffad16
    14d8:	bvs	e3c4a0 <set_scsi_pt_cdb@plt+0xe3b6e0>
    14dc:	ldrbmi	r9, [r3], -r9, lsl #20
    14e0:	tstcs	r0, r1, lsl #8
    14e4:	andcc	r9, r1, #4
    14e8:	beq	43cd50 <set_scsi_pt_cdb@plt+0x43bf90>
    14ec:	andhi	pc, r8, sp, asr #17
    14f0:	strls	r9, [r3, #-1536]	; 0xfffffa00
    14f4:	blx	33d500 <set_scsi_pt_cdb@plt+0x33c740>
    14f8:	stmdacs	r0, {r2, r9, sl, lr}
    14fc:	cmnhi	lr, #64	; 0x40	; <UNPREDICTABLE>
    1500:	strhtcc	pc, [r6], #141	; 0x8d	; <UNPREDICTABLE>
    1504:	blt	16db5b4 <set_scsi_pt_cdb@plt+0x16da7f4>
    1508:	addsmi	fp, r5, #-805306359	; 0xd0000009
    150c:	ldrmi	fp, [r5], -r8, lsr #31
    1510:	blcs	13c8ec4 <set_scsi_pt_cdb@plt+0x13c8104>
    1514:	svcge	0x0078f63f
    1518:	blcs	1f70c <set_scsi_pt_cdb@plt+0x1e94c>
    151c:	strhi	pc, [pc], #-0	; 1524 <set_scsi_pt_cdb@plt+0x764>
    1520:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1524:	ldrbtmi	r2, [r9], #-1
    1528:	bl	ff4bf52c <set_scsi_pt_cdb@plt+0xff4be76c>
    152c:	strbhi	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1530:	ldrbtmi	sl, [r8], #3642	; 0xe3a
    1534:	blcs	7f594 <set_scsi_pt_cdb@plt+0x7e7d4>
    1538:	strbmi	r3, [r1], -r1, lsl #8
    153c:			; <UNDEFINED> instruction: 0xf7ff2001
    1540:	adcmi	lr, r5, #200, 22	; 0x32000
    1544:	strdcs	sp, [sl], -r6
    1548:	bl	fef3f54c <set_scsi_pt_cdb@plt+0xfef3e78c>
    154c:	subsmi	lr, ip, #92, 14	; 0x1700000
    1550:			; <UNDEFINED> instruction: 0x46206a79
    1554:			; <UNDEFINED> instruction: 0xf7ff9108
    1558:	stmdbls	r8, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    155c:			; <UNDEFINED> instruction: 0xf8df4602
    1560:	ldrbtmi	r0, [r8], #-1472	; 0xfffffa40
    1564:	bl	13bf568 <set_scsi_pt_cdb@plt+0x13be7a8>
    1568:			; <UNDEFINED> instruction: 0xf7ff4620
    156c:			; <UNDEFINED> instruction: 0xf8d9ebc4
    1570:	strmi	r3, [r2], r0
    1574:			; <UNDEFINED> instruction: 0xf47f2b00
    1578:	ldrb	sl, [r9], #-3648	; 0xfffff1c0
    157c:			; <UNDEFINED> instruction: 0xf0002b00
    1580:	blls	261f1c <set_scsi_pt_cdb@plt+0x26115c>
    1584:			; <UNDEFINED> instruction: 0xf8df4652
    1588:	mulcs	r1, ip, r5
    158c:	stmib	sp, {r8, r9, fp, sp}^
    1590:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
    1594:			; <UNDEFINED> instruction: 0x232cbf14
    1598:			; <UNDEFINED> instruction: 0xf7ff2320
    159c:			; <UNDEFINED> instruction: 0xe730eb9a
    15a0:	movwcs	r9, #35343	; 0x8a0f
    15a4:			; <UNDEFINED> instruction: 0x46484619
    15a8:	andls	r9, r0, #1048576	; 0x100000
    15ac:			; <UNDEFINED> instruction: 0xf7ff2201
    15b0:	ldrbt	lr, [r0], r2, lsl #24
    15b4:	vmul.i<illegal width 8>	q12, <illegal reg q10.5>, d3[4]
    15b8:	ldmdbvc	ip!, {r0, r7, r8}^
    15bc:	addslt	fp, r8, #372736	; 0x5b000
    15c0:			; <UNDEFINED> instruction: 0xf0002c00
    15c4:	stmib	sp, {r0, r2, r9, pc}^
    15c8:	vaddw.u8	q8, <illegal reg q2.5>, d0
    15cc:			; <UNDEFINED> instruction: 0xf8df1500
    15d0:			; <UNDEFINED> instruction: 0x464b1558
    15d4:	stmdapl	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    15d8:	ldrbtmi	r2, [r9], #-1
    15dc:	bl	1e3f5e0 <set_scsi_pt_cdb@plt+0x1e3e820>
    15e0:			; <UNDEFINED> instruction: 0xf8dfe70f
    15e4:	ldrmi	r1, [sl], r8, asr #10
    15e8:	strbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    15ec:	cfstrsls	mvf4, [sl, #-484]	; 0xfffffe1c
    15f0:			; <UNDEFINED> instruction: 0xf7ff4478
    15f4:			; <UNDEFINED> instruction: 0xf8dfeb08
    15f8:	smladxls	ip, ip, r5, r3
    15fc:	ldrbtmi	r4, [fp], #-1575	; 0xfffff9d9
    1600:			; <UNDEFINED> instruction: 0xf815461c
    1604:			; <UNDEFINED> instruction: 0xf10a1b01
    1608:	strtmi	r0, [r0], -r1, lsl #20
    160c:	b	ffebf610 <set_scsi_pt_cdb@plt+0xffebe850>
    1610:	svceq	0x000cf1ba
    1614:			; <UNDEFINED> instruction: 0xf8dfd1f5
    1618:	ldrtmi	r0, [ip], -r0, lsr #10
    161c:	ldrbtmi	r9, [r8], #-3852	; 0xfffff0f4
    1620:	b	ffc3f624 <set_scsi_pt_cdb@plt+0xffc3e864>
    1624:			; <UNDEFINED> instruction: 0xf8b8e48d
    1628:	blt	1911638 <set_scsi_pt_cdb@plt+0x1910878>
    162c:	sfmne	f3, 1, [r5, #-656]!	; 0xfffffd70
    1630:	svclt	0x00a842b5
    1634:	stmdbcs	r0, {r0, r2, r4, r5, r9, sl, lr}
    1638:	rscshi	pc, r8, #64	; 0x40
    163c:	blcs	1bc30 <set_scsi_pt_cdb@plt+0x1ae70>
    1640:	cmphi	r7, #64	; 0x40	; <UNPREDICTABLE>
    1644:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1648:	ldmibvs	sl!, {r0, sp}
    164c:			; <UNDEFINED> instruction: 0xf7ff4479
    1650:	blls	27c358 <set_scsi_pt_cdb@plt+0x27b598>
    1654:	tstle	r6, r2, lsl #22
    1658:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    165c:	ldmibvs	sl!, {r0, sp}^
    1660:			; <UNDEFINED> instruction: 0xf7ff4479
    1664:	andcs	lr, sl, r6, lsr fp
    1668:			; <UNDEFINED> instruction: 0xf7ffad49
    166c:	ldmib	r7, {r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    1670:			; <UNDEFINED> instruction: 0xf8df0106
    1674:	adcmi	r2, r6, #208, 8	; 0xd0000000
    1678:	orreq	pc, r0, #79	; 0x4f
    167c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    1680:	rscvc	lr, r0, r0, lsr #20
    1684:	mvnvc	lr, r1, lsr #20
    1688:	strtmi	fp, [r6], -r8, lsr #31
    168c:	sbclt	r6, r0, #1179648	; 0x120000
    1690:	bl	16bf694 <set_scsi_pt_cdb@plt+0x16be8d4>
    1694:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1698:	andcs	r4, r1, sl, lsr #12
    169c:			; <UNDEFINED> instruction: 0xf7ff4479
    16a0:			; <UNDEFINED> instruction: 0xf898eb18
    16a4:			; <UNDEFINED> instruction: 0xf0033001
    16a8:	bcs	141ecc <set_scsi_pt_cdb@plt+0x14110c>
    16ac:	adchi	pc, r8, r0, lsl #4
    16b0:			; <UNDEFINED> instruction: 0xf002e8df
    16b4:	bmi	fe9a3c68 <set_scsi_pt_cdb@plt+0xfe9a2ea8>
    16b8:	vsubw.u8	q8, <illegal reg q9.5>, d22
    16bc:	blcs	425c8 <set_scsi_pt_cdb@plt+0x41808>
    16c0:	strbthi	pc, [sp], #-0	; <UNPREDICTABLE>
    16c4:			; <UNDEFINED> instruction: 0xf0002b02
    16c8:	blcs	226fc <set_scsi_pt_cdb@plt+0x2193c>
    16cc:	ldrhi	pc, [ip], #-0
    16d0:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    16d4:			; <UNDEFINED> instruction: 0xf8df2001
    16d8:			; <UNDEFINED> instruction: 0xf8df2478
    16dc:	ldrbtmi	r1, [fp], #-1144	; 0xfffffb88
    16e0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    16e4:	b	ffd3f6e8 <set_scsi_pt_cdb@plt+0xffd3e928>
    16e8:	mulcs	r1, r8, r8
    16ec:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    16f0:	vaddl.u8	q9, d2, d1
    16f4:	ldrbtmi	r1, [r9], #-576	; 0xfffffdc0
    16f8:	b	ffabf6fc <set_scsi_pt_cdb@plt+0xffabe93c>
    16fc:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1700:	ldrbvc	pc, [sp, pc, asr #12]!	; <UNPREDICTABLE>
    1704:	ldrbge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1708:	ldrbvc	pc, [pc, pc, asr #13]!	; <UNPREDICTABLE>
    170c:	andcs	r4, r1, r9, ror r4
    1710:	b	ff7bf714 <set_scsi_pt_cdb@plt+0xff7be954>
    1714:	streq	lr, [r8, -r7, lsr #23]
    1718:	streq	pc, [r3], #-264	; 0xfffffef8
    171c:	strd	r4, [r5], -sl
    1720:	svccs	0x0001f814
    1724:	andcs	r4, r1, r1, asr r6
    1728:	b	ff4bf72c <set_scsi_pt_cdb@plt+0xff4be96c>
    172c:	addsmi	r1, lr, #966656	; 0xec000
    1730:	strdcs	sp, [sl], -r6
    1734:	b	ff1bf738 <set_scsi_pt_cdb@plt+0xff1be978>
    1738:	mulcc	r1, r8, r9
    173c:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    1740:			; <UNDEFINED> instruction: 0xf04f8374
    1744:	ldrb	r0, [r8], #-2560	; 0xfffff600
    1748:	biceq	pc, r1, #201326595	; 0xc000003
    174c:			; <UNDEFINED> instruction: 0xf0002b01
    1750:	blcs	a2810 <set_scsi_pt_cdb@plt+0xa1a50>
    1754:	strhi	pc, [sl], #-0
    1758:			; <UNDEFINED> instruction: 0xf0002b00
    175c:			; <UNDEFINED> instruction: 0xf8df8425
    1760:	andcs	r3, r1, r4, lsl #8
    1764:	strcs	pc, [r0], #-2271	; 0xfffff721
    1768:	strne	pc, [r0], #-2271	; 0xfffff721
    176c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1770:			; <UNDEFINED> instruction: 0xf7ff4479
    1774:			; <UNDEFINED> instruction: 0xf898eaae
    1778:	ldmibmi	sp!, {r0, sp}^
    177c:	vaddl.u8	q9, d2, d1
    1780:	ldrbtmi	r1, [r9], #-576	; 0xfffffdc0
    1784:	b	fe93f788 <set_scsi_pt_cdb@plt+0xfe93e9c8>
    1788:	vqshl.u64	d30, d24, #3
    178c:	blcs	42698 <set_scsi_pt_cdb@plt+0x418d8>
    1790:	orrhi	pc, r2, #0
    1794:			; <UNDEFINED> instruction: 0xf0002b02
    1798:	blcs	22588 <set_scsi_pt_cdb@plt+0x217c8>
    179c:	bichi	pc, r8, #0
    17a0:	ldrbtmi	r4, [sl], #-2804	; 0xfffff50c
    17a4:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
    17a8:	strdcs	r4, [r1], -r4	; <UNPREDICTABLE>
    17ac:			; <UNDEFINED> instruction: 0xf7ff4479
    17b0:			; <UNDEFINED> instruction: 0xf898ea90
    17b4:	ldmibmi	r2!, {r0, sp}^
    17b8:	vaddl.u8	q9, d2, d1
    17bc:	ldrbtmi	r1, [r9], #-576	; 0xfffffdc0
    17c0:	b	fe1bf7c4 <set_scsi_pt_cdb@plt+0xfe1bea04>
    17c4:	bmi	ffbfb6ac <set_scsi_pt_cdb@plt+0xffbfa8ec>
    17c8:	vmvn.i32	q10, #12189696	; 0x00ba0000
    17cc:	blcs	426d8 <set_scsi_pt_cdb@plt+0x41918>
    17d0:	msrhi	SPSR_s, #0
    17d4:			; <UNDEFINED> instruction: 0xf0002b02
    17d8:	blcs	22550 <set_scsi_pt_cdb@plt+0x21790>
    17dc:	blmi	ffab5f6c <set_scsi_pt_cdb@plt+0xffab51ac>
    17e0:	stmibmi	sl!, {r0, sp}^
    17e4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    17e8:	b	1cbf7ec <set_scsi_pt_cdb@plt+0x1cbea2c>
    17ec:	mulcs	r1, r8, r8
    17f0:	andcs	r4, r1, r7, ror #19
    17f4:	subne	pc, r0, #134217731	; 0x8000003
    17f8:			; <UNDEFINED> instruction: 0xf7ff4479
    17fc:	ldr	lr, [fp, sl, ror #20]
    1800:	orrcs	r4, r0, #228, 24	; 0xe400
    1804:	andls	r4, r1, #26214400	; 0x1900000
    1808:	andcs	r4, r1, #124, 8	; 0x7c000000
    180c:	strls	r4, [r0], #-1576	; 0xfffff9d8
    1810:	b	ff43f814 <set_scsi_pt_cdb@plt+0xff43ea54>
    1814:	mulcc	r1, r8, r8
    1818:	ldrb	r4, [r6, sl, lsr #12]
    181c:	ldrbtmi	r4, [r8], #-2270	; 0xfffff722
    1820:	b	23f824 <set_scsi_pt_cdb@plt+0x23ea64>
    1824:	blcs	1be18 <set_scsi_pt_cdb@plt+0x1b058>
    1828:	addhi	pc, r1, #64	; 0x40
    182c:	mulcc	r0, r8, r9
    1830:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    1834:			; <UNDEFINED> instruction: 0xf8988277
    1838:	ldrbeq	r3, [r8], -r0
    183c:	eorhi	pc, ip, #0, 2
    1840:			; <UNDEFINED> instruction: 0xf1000699
    1844:	ldrbeq	r8, [sl], r2, lsr #4
    1848:	andshi	pc, r8, #0, 2
    184c:			; <UNDEFINED> instruction: 0xf100071e
    1850:	ldrbeq	r8, [sp, -lr, lsl #4]
    1854:	andhi	pc, r4, #0, 2
    1858:			; <UNDEFINED> instruction: 0xf100079c
    185c:			; <UNDEFINED> instruction: 0x07d881fa
    1860:	eorshi	pc, r4, #0, 2
    1864:	mulcc	r1, r8, r8
    1868:			; <UNDEFINED> instruction: 0xf1000759
    186c:	ldreq	r8, [sl, r8, lsr #4]
    1870:	andshi	pc, lr, #0, 2
    1874:			; <UNDEFINED> instruction: 0xf10007db
    1878:	bvc	ee20d8 <set_scsi_pt_cdb@plt+0xee1318>
    187c:			; <UNDEFINED> instruction: 0xf43f2b00
    1880:			; <UNDEFINED> instruction: 0xf898abbc
    1884:	blcs	2cd898 <set_scsi_pt_cdb@plt+0x2ccad8>
    1888:	addhi	pc, r4, #64, 4
    188c:			; <UNDEFINED> instruction: 0xf04f48c3
    1890:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
    1894:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1898:	mulcs	r4, r8, r8
    189c:	andcs	r4, r1, r0, asr #19
    18a0:	ldrbtmi	r4, [r9], #-2
    18a4:	b	53f8a8 <set_scsi_pt_cdb@plt+0x53eae8>
    18a8:	mulcs	r6, r8, r9
    18ac:			; <UNDEFINED> instruction: 0x200149bd
    18b0:	svceq	0x00d24479
    18b4:	b	33f8b8 <set_scsi_pt_cdb@plt+0x33eaf8>
    18b8:	mulcs	r6, r8, r8
    18bc:			; <UNDEFINED> instruction: 0x200149ba
    18c0:	addne	pc, r0, #134217731	; 0x8000003
    18c4:			; <UNDEFINED> instruction: 0xf7ff4479
    18c8:			; <UNDEFINED> instruction: 0xf898ea04
    18cc:	ldmibmi	r7!, {r1, r2, sp}
    18d0:	vaddl.u8	q9, d2, d1
    18d4:	ldrbtmi	r1, [r9], #-576	; 0xfffffdc0
    18d8:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18dc:	mulcs	r6, r8, r8
    18e0:			; <UNDEFINED> instruction: 0x200149b3
    18e4:	andne	pc, r0, #134217731	; 0x8000003
    18e8:			; <UNDEFINED> instruction: 0xf7ff4479
    18ec:			; <UNDEFINED> instruction: 0xf898e9f2
    18f0:	ldmibmi	r0!, {r1, r2, sp}
    18f4:	vaddl.u8	q9, d2, d1
    18f8:	ldrbtmi	r0, [r9], #-704	; 0xfffffd40
    18fc:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1900:	mulcs	r6, r8, r8
    1904:	andcs	r4, r1, ip, lsr #19
    1908:	addeq	pc, r0, #134217731	; 0x8000003
    190c:			; <UNDEFINED> instruction: 0xf7ff4479
    1910:			; <UNDEFINED> instruction: 0xf898e9e0
    1914:	stmibmi	r9!, {r0, r1, r2, sp}
    1918:	vaddl.u8	q9, d2, d1
    191c:	ldrbtmi	r0, [r9], #-640	; 0xfffffd80
    1920:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1924:	mulcs	r7, r8, r8
    1928:	andcs	r4, r1, r5, lsr #19
    192c:	subeq	pc, r0, #134217731	; 0x8000003
    1930:			; <UNDEFINED> instruction: 0xf7ff4479
    1934:			; <UNDEFINED> instruction: 0xf898e9ce
    1938:	stmibmi	r2!, {r0, r1, r2, sp}
    193c:	andmi	r2, r2, r1
    1940:			; <UNDEFINED> instruction: 0xf7ff4479
    1944:			; <UNDEFINED> instruction: 0xf8d8e9c6
    1948:	ldmibmi	pc, {r3, sp}	; <UNPREDICTABLE>
    194c:	blt	489958 <set_scsi_pt_cdb@plt+0x488b98>
    1950:			; <UNDEFINED> instruction: 0xf7ff4479
    1954:			; <UNDEFINED> instruction: 0xf8d8e9be
    1958:	ldmibmi	ip, {r2, r3, sp}
    195c:	blt	489968 <set_scsi_pt_cdb@plt+0x488ba8>
    1960:			; <UNDEFINED> instruction: 0xf7ff4479
    1964:			; <UNDEFINED> instruction: 0xf7ffe9b6
    1968:	blls	2b0690 <set_scsi_pt_cdb@plt+0x2af8d0>
    196c:	ldrdge	pc, [r0], -r3
    1970:	tsteq	r4, #-2147483606	; 0x8000002a	; <UNPREDICTABLE>
    1974:			; <UNDEFINED> instruction: 0xf63f2b01
    1978:			; <UNDEFINED> instruction: 0xf7ffad94
    197c:	ldmmi	r4, {r0, r2, r5, r8, r9, fp, ip, sp, pc}
    1980:			; <UNDEFINED> instruction: 0xf7ff4478
    1984:	andcs	lr, ip, r0, asr #18
    1988:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    198c:	strt	r4, [ip], #-1666	; 0xfffff97e
    1990:	subsmi	r6, r8, #495616	; 0x79000
    1994:			; <UNDEFINED> instruction: 0xf7ff9107
    1998:	stmdbls	r7, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    199c:	stmmi	sp, {r1, r9, sl, lr}
    19a0:			; <UNDEFINED> instruction: 0xf7ff4478
    19a4:			; <UNDEFINED> instruction: 0xf7ffe930
    19a8:			; <UNDEFINED> instruction: 0x4658ba94
    19ac:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19b0:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19b4:	ldrb	r4, [r4, #-1666]!	; 0xfffff97e
    19b8:	andcs	r4, r1, r7, lsl #19
    19bc:			; <UNDEFINED> instruction: 0xf7ff4479
    19c0:	str	lr, [ip, #-2440]	; 0xfffff678
    19c4:	andcs	r4, r1, r5, lsl #19
    19c8:			; <UNDEFINED> instruction: 0xf7ff4479
    19cc:	ldr	lr, [r1, #-2434]	; 0xfffff67e
    19d0:	smlabteq	r0, sp, r9, lr
    19d4:	stmibmi	r2, {r0, r1, r3, r6, r9, sl, lr}
    19d8:			; <UNDEFINED> instruction: 0xf8cd2001
    19dc:	ldrbtmi	r8, [r9], #-8
    19e0:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19e4:	ldmdami	pc!, {r0, r2, r3, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    19e8:			; <UNDEFINED> instruction: 0xf7ff4478
    19ec:	bvc	ffefbe24 <set_scsi_pt_cdb@plt+0xffefb064>
    19f0:			; <UNDEFINED> instruction: 0xf0002b00
    19f4:	ldmdami	ip!, {r1, r2, r5, r8, pc}^
    19f8:	beq	7fdb3c <set_scsi_pt_cdb@plt+0x7fcd7c>
    19fc:			; <UNDEFINED> instruction: 0xf7ff4478
    1a00:			; <UNDEFINED> instruction: 0xf7ffe902
    1a04:	ldmdami	r9!, {r0, r2, r4, r9, fp, ip, sp, pc}^
    1a08:	beq	7db4c <set_scsi_pt_cdb@plt+0x7cd8c>
    1a0c:			; <UNDEFINED> instruction: 0xf7ff4478
    1a10:			; <UNDEFINED> instruction: 0xf7ffe8fa
    1a14:	ldmdami	r6!, {r0, r2, r3, r9, fp, ip, sp, pc}^
    1a18:			; <UNDEFINED> instruction: 0xf7ff4478
    1a1c:	strdcs	lr, [ip], -r4
    1a20:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a24:			; <UNDEFINED> instruction: 0xf8d94682
    1a28:	blcs	da30 <set_scsi_pt_cdb@plt+0xcc70>
    1a2c:	blge	ff97ec30 <set_scsi_pt_cdb@plt+0xff97de70>
    1a30:	bllt	ffabfa34 <set_scsi_pt_cdb@plt+0xffabec74>
    1a34:	strbmi	r8, [fp], -r5, ror #17
    1a38:	ldrbmi	r4, [r2], -lr, ror #18
    1a3c:	andcs	fp, r1, sp, ror #20
    1a40:	adclt	r4, sp, #2030043136	; 0x79000000
    1a44:			; <UNDEFINED> instruction: 0xf7ff9500
    1a48:	ldrt	lr, [sp], #2372	; 0x944
    1a4c:	strbmi	r8, [fp], -r4, ror #17
    1a50:	ldrbmi	r4, [r2], -r9, ror #18
    1a54:			; <UNDEFINED> instruction: 0xf8cdba64
    1a58:	ldrbtmi	r8, [r9], #-4
    1a5c:	adclt	r2, r4, #1
    1a60:			; <UNDEFINED> instruction: 0xf7ff9400
    1a64:	strb	lr, [ip], #2358	; 0x936
    1a68:	andeq	r4, r1, ip, lsr #2
    1a6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a70:	andeq	r2, r0, r2, ror #23
    1a74:	ldrdeq	r4, [r1], -r8
    1a78:	andeq	r2, r0, r6, lsl ip
    1a7c:	strdeq	r2, [r0], -r8
    1a80:	andeq	r3, r0, r4, lsl #13
    1a84:	andeq	r2, r0, r8, ror r9
    1a88:	andeq	r2, r0, lr, lsr #18
    1a8c:	andeq	r2, r0, sl, rrx
    1a90:	andeq	r2, r0, sl, asr #19
    1a94:	andeq	r2, r0, r4, ror #19
    1a98:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1a9c:	andeq	r2, r0, r4, lsl #21
    1aa0:	andeq	r2, r0, r6, ror #16
    1aa4:	andeq	r1, r0, r2, asr sl
    1aa8:	andeq	r2, r0, r6, lsl #19
    1aac:	andeq	r1, r0, ip, lsr #31
    1ab0:	andeq	r3, r1, r8, asr #29
    1ab4:	andeq	r2, r0, r8, lsl fp
    1ab8:	andeq	r2, r0, ip, lsl #22
    1abc:	andeq	r2, r0, lr, lsl sl
    1ac0:	andeq	r3, r1, ip, asr lr
    1ac4:	andeq	r3, r1, r8, lsr lr
    1ac8:	andeq	r3, r0, r8, lsr r1
    1acc:	andeq	r3, r0, r4, lsl #7
    1ad0:	andeq	r2, r0, sl, lsr #13
    1ad4:	andeq	r3, r1, sl, lsr #27
    1ad8:	andeq	r2, r0, ip, asr r9
    1adc:	muleq	r1, r4, sp
    1ae0:	andeq	r2, r0, r6, asr #19
    1ae4:	andeq	r2, r0, r0, asr #26
    1ae8:	andeq	r2, r0, lr, asr sp
    1aec:	strdeq	r2, [r0], -r0
    1af0:	strdeq	r3, [r1], -r0
    1af4:	andeq	r2, r0, r8, lsr pc
    1af8:	andeq	r2, r0, r2, lsr #30
    1afc:	andeq	r2, r0, r0, lsr #29
    1b00:	andeq	r2, r0, ip, lsr #29
    1b04:	andeq	r2, r0, sl, lsr #29
    1b08:	andeq	r2, r0, r0, ror pc
    1b0c:	ldrdeq	r2, [r0], -r0
    1b10:	andeq	r2, r0, r0, lsl #14
    1b14:	muleq	r0, r0, r8
    1b18:	andeq	r2, r0, lr, asr #28
    1b1c:	andeq	r2, r0, lr, ror #28
    1b20:	muleq	r0, lr, r7
    1b24:	andeq	r2, r0, sl, lsl sp
    1b28:	andeq	r2, r0, r6, asr #26
    1b2c:	andeq	r2, r0, r8, lsl #6
    1b30:	andeq	r2, r0, r4, asr r7
    1b34:	ldrdeq	r2, [r0], -lr
    1b38:	muleq	r0, lr, r9
    1b3c:	andeq	r2, r0, ip, asr sp
    1b40:	andeq	r2, r0, ip, asr sp
    1b44:	andeq	r3, r1, r6, lsl #19
    1b48:	andeq	r2, r0, r8, lsr sp
    1b4c:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1b50:	andeq	r2, r0, r0, lsl #5
    1b54:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1b58:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1b5c:	strdeq	r2, [r0], -r4
    1b60:	andeq	r2, r0, r4, lsl #25
    1b64:	andeq	r2, r0, r4, ror #4
    1b68:	andeq	r2, r0, sl, asr #3
    1b6c:	andeq	r2, r0, r4, ror #26
    1b70:	andeq	r2, r0, r6, ror #26
    1b74:	andeq	r2, r0, lr, ror r1
    1b78:	andeq	r2, r0, sl, lsr #4
    1b7c:	andeq	r2, r0, r8, lsr #26
    1b80:	andeq	r2, r0, sl, lsr #26
    1b84:	andeq	r2, r0, ip, lsl r2
    1b88:	andeq	r2, r0, ip, asr #25
    1b8c:	andeq	r2, r0, lr, ror #25
    1b90:	strdeq	r2, [r0], -r0
    1b94:	andeq	r2, r0, r0, ror #23
    1b98:	andeq	r2, r0, sl, lsr r5
    1b9c:	andeq	r2, r0, sl, lsl r6
    1ba0:	andeq	r2, r0, r6, lsr #12
    1ba4:	andeq	r2, r0, r8, lsr #12
    1ba8:	andeq	r2, r0, r4, lsr #12
    1bac:	andeq	r2, r0, r2, lsr #12
    1bb0:	andeq	r2, r0, r0, lsr #12
    1bb4:	andeq	r2, r0, lr, lsl r6
    1bb8:	andeq	r2, r0, ip, lsl r6
    1bbc:	andeq	r2, r0, sl, lsl r6
    1bc0:	andeq	r2, r0, r8, lsl r6
    1bc4:	andeq	r2, r0, r8, lsl r6
    1bc8:	andeq	r2, r0, r8, lsl r6
    1bcc:	andeq	r2, r0, r4, lsr r6
    1bd0:	andeq	r2, r0, r4, ror #4
    1bd4:	andeq	r2, r0, r0, ror #4
    1bd8:	ldrdeq	r2, [r0], -r4
    1bdc:	ldrdeq	r2, [r0], -ip
    1be0:	andeq	r2, r0, lr, ror #18
    1be4:	muleq	r0, r4, r0
    1be8:	andeq	r1, r0, r0, lsr #13
    1bec:	andeq	r1, r0, r0, lsl #2
    1bf0:	andeq	r2, r0, r8, lsl r3
    1bf4:	andeq	r2, r0, r8, lsr #16
    1bf8:	andeq	r2, r0, sl, ror r8
    1bfc:	vmov.32	r9, d8[0]
    1c00:	ldmib	sp, {r4, r9, fp, ip, sp, pc}^
    1c04:	blcs	2c054 <set_scsi_pt_cdb@plt+0x2b294>
    1c08:	ldmibge	r7!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    1c0c:			; <UNDEFINED> instruction: 0xf7fe4618
    1c10:			; <UNDEFINED> instruction: 0xf7ffefe8
    1c14:			; <UNDEFINED> instruction: 0x9c09b9f2
    1c18:			; <UNDEFINED> instruction: 0xf818e004
    1c1c:	strcc	r0, [r1], #-4
    1c20:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c24:	lfmle	f4, 2, [r8], #664	; 0x298
    1c28:	stmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c2c:	and	r4, r4, ip, lsl r6
    1c30:	andeq	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
    1c34:			; <UNDEFINED> instruction: 0xf7ff3401
    1c38:	adcmi	lr, r5, #4587520	; 0x460000
    1c3c:			; <UNDEFINED> instruction: 0xf7ffdcf8
    1c40:	stmiami	r2!, {r2, r3, r4, r6, r7, r8, fp, ip, sp, pc}^
    1c44:	beq	7fdd88 <set_scsi_pt_cdb@plt+0x7fcfc8>
    1c48:			; <UNDEFINED> instruction: 0xf7fe4478
    1c4c:			; <UNDEFINED> instruction: 0xf7ffefdc
    1c50:	ldmmi	pc, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    1c54:			; <UNDEFINED> instruction: 0xf7fe4478
    1c58:			; <UNDEFINED> instruction: 0xf898efee
    1c5c:	ldrb	r3, [lr, #0]!
    1c60:	ldrbtmi	r4, [r8], #-2268	; 0xfffff724
    1c64:	svc	0x00e6f7fe
    1c68:	mulcc	r0, r8, r8
    1c6c:	ldmmi	sl, {r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    1c70:			; <UNDEFINED> instruction: 0xf7fe4478
    1c74:			; <UNDEFINED> instruction: 0xf898efe0
    1c78:	strb	r3, [sl, #0]!
    1c7c:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    1c80:	svc	0x00d8f7fe
    1c84:	mulcc	r0, r8, r8
    1c88:	ldmmi	r5, {r5, r6, r7, r8, sl, sp, lr, pc}^
    1c8c:			; <UNDEFINED> instruction: 0xf7fe4478
    1c90:			; <UNDEFINED> instruction: 0xf898efd2
    1c94:	ldrb	r3, [r6]
    1c98:	ldrbtmi	r4, [r8], #-2258	; 0xfffff72e
    1c9c:	svc	0x00caf7fe
    1ca0:	mulcc	r0, r8, r8
    1ca4:	ldmmi	r0, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
    1ca8:			; <UNDEFINED> instruction: 0xf7fe4478
    1cac:	strb	lr, [r4, #4036]!	; 0xfc4
    1cb0:	ldrbtmi	r4, [r8], #-2254	; 0xfffff732
    1cb4:	svc	0x00bef7fe
    1cb8:	mulcc	r1, r8, r8
    1cbc:	stmiami	ip, {r1, r3, r4, r6, r7, r8, sl, sp, lr, pc}^
    1cc0:			; <UNDEFINED> instruction: 0xf7fe4478
    1cc4:			; <UNDEFINED> instruction: 0xf898efb8
    1cc8:	ldrb	r3, [r0, #1]
    1ccc:	ldrbtmi	r4, [r8], #-2249	; 0xfffff737
    1cd0:	svc	0x00b0f7fe
    1cd4:	stmiami	r8, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
    1cd8:	beq	18fde1c <set_scsi_pt_cdb@plt+0x18fd05c>
    1cdc:	ldrbtmi	r6, [r8], #-2681	; 0xfffff587
    1ce0:	svc	0x0090f7fe
    1ce4:	ldrdeq	pc, [r0], -r9
    1ce8:			; <UNDEFINED> instruction: 0xf47f2800
    1cec:			; <UNDEFINED> instruction: 0xf7ffa989
    1cf0:	strtmi	fp, [r9], -r9, lsl #19
    1cf4:	andcs	r4, r1, #64, 12	; 0x4000000
    1cf8:	svc	0x0090f7fe
    1cfc:	ldmdblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d00:			; <UNDEFINED> instruction: 0x46404631
    1d04:			; <UNDEFINED> instruction: 0xf8dd2201
    1d08:			; <UNDEFINED> instruction: 0xf7fea024
    1d0c:			; <UNDEFINED> instruction: 0xf7ffef88
    1d10:	ldmmi	sl!, {r2, r4, r5, r6, r8, fp, ip, sp, pc}
    1d14:			; <UNDEFINED> instruction: 0xf7fe4478
    1d18:	andcs	lr, ip, r6, ror pc
    1d1c:	svc	0x00eaf7fe
    1d20:	str	r4, [r0], r2, lsl #13
    1d24:	ldrbtmi	r4, [r8], #-2230	; 0xfffff74a
    1d28:	svc	0x0084f7fe
    1d2c:	blls	23b340 <set_scsi_pt_cdb@plt+0x23a580>
    1d30:	andcs	r4, r1, #64, 12	; 0x4000000
    1d34:			; <UNDEFINED> instruction: 0xf7fe6819
    1d38:			; <UNDEFINED> instruction: 0xf7ffef72
    1d3c:	ldmibmi	r1!, {r1, r2, r3, r4, r6, r8, fp, ip, sp, pc}
    1d40:	ldrbtmi	r2, [r9], #-1
    1d44:	svc	0x00c4f7fe
    1d48:	bllt	ffc3fd4c <set_scsi_pt_cdb@plt+0xffc3ef8c>
    1d4c:			; <UNDEFINED> instruction: 0xf0402b00
    1d50:	ldmdbvc	fp!, {r1, r2, r4, r5, r7, pc}^
    1d54:			; <UNDEFINED> instruction: 0xf0002b00
    1d58:	stmiami	fp!, {r2, r5, r7, pc}
    1d5c:			; <UNDEFINED> instruction: 0xf7fe4478
    1d60:	stmiami	sl!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    1d64:			; <UNDEFINED> instruction: 0xf7fe4478
    1d68:	stmiami	r9!, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    1d6c:			; <UNDEFINED> instruction: 0xf7fe4478
    1d70:			; <UNDEFINED> instruction: 0xf7ffef62
    1d74:	svcne	0x0034bac4
    1d78:	andcs	r4, r1, r6, lsr #19
    1d7c:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    1d80:	svc	0x00a6f7fe
    1d84:	svclt	0x00b82c00
    1d88:			; <UNDEFINED> instruction: 0xf0241cf4
    1d8c:	movwls	r0, #49927	; 0xc307
    1d90:	blt	fe6bfd94 <set_scsi_pt_cdb@plt+0xfe6befd4>
    1d94:			; <UNDEFINED> instruction: 0xf04f48a0
    1d98:	ldrbtmi	r0, [r8], #-2659	; 0xfffff59d
    1d9c:	svc	0x0032f7fe
    1da0:	stmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1da4:	tstcs	r4, ip, lsl #16
    1da8:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    1dac:	stmdacs	r0, {r0, r4, ip, pc}
    1db0:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    1db4:	strtmi	r4, [r2], -r1, lsr #12
    1db8:			; <UNDEFINED> instruction: 0xf1089d11
    1dbc:	stcls	3, cr0, [ip], {4}
    1dc0:			; <UNDEFINED> instruction: 0xf845e00a
    1dc4:	tstcc	r1, r1, lsr #32
    1dc8:			; <UNDEFINED> instruction: 0xf0107958
    1dcc:	svclt	0x00140f02
    1dd0:	andcs	r2, r8, r4, lsl r0
    1dd4:	strmi	r4, [r3], #-1026	; 0xfffffbfe
    1dd8:	lfmle	f4, 2, [r2], #592	; 0x250
    1ddc:	blcs	1fed0 <set_scsi_pt_cdb@plt+0x1f110>
    1de0:	blmi	fe3b63d4 <set_scsi_pt_cdb@plt+0xfe3b5614>
    1de4:	ldmdals	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    1de8:			; <UNDEFINED> instruction: 0xf7fe2204
    1dec:			; <UNDEFINED> instruction: 0xf7ffefa8
    1df0:	stmmi	fp, {r2, r3, r7, r9, fp, ip, sp, pc}
    1df4:			; <UNDEFINED> instruction: 0xf7fe4478
    1df8:			; <UNDEFINED> instruction: 0xf7ffef1e
    1dfc:	stmmi	r9, {r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, pc}
    1e00:			; <UNDEFINED> instruction: 0xf7fe4478
    1e04:	stmmi	r8, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
    1e08:			; <UNDEFINED> instruction: 0xf7fe4478
    1e0c:	stmmi	r7, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    1e10:			; <UNDEFINED> instruction: 0xf7fe4478
    1e14:			; <UNDEFINED> instruction: 0xf7ffef10
    1e18:	stmibmi	r5, {r1, r4, r5, r6, r9, fp, ip, sp, pc}
    1e1c:	stmdavs	sl!, {r0, sp}
    1e20:			; <UNDEFINED> instruction: 0xf7fe4479
    1e24:			; <UNDEFINED> instruction: 0xf7ffef56
    1e28:	strcc	fp, [r4], -r4, ror #16
    1e2c:			; <UNDEFINED> instruction: 0xf88d2300
    1e30:	bl	20e4c4 <set_scsi_pt_cdb@plt+0x20d704>
    1e34:			; <UNDEFINED> instruction: 0xf8380706
    1e38:	blt	1489e58 <set_scsi_pt_cdb@plt+0x1489098>
    1e3c:	bcs	2ae88c <set_scsi_pt_cdb@plt+0x2adacc>
    1e40:	adchi	pc, r2, r0, asr #32
    1e44:	blt	69c038 <set_scsi_pt_cdb@plt+0x69b278>
    1e48:			; <UNDEFINED> instruction: 0xf0402b00
    1e4c:	mrcmi	0, 3, r8, cr9, cr2, {4}
    1e50:	ldrbtmi	r4, [lr], #-1580	; 0xfffff9d4
    1e54:	strgt	ip, [pc], #-3599	; 1e5c <set_scsi_pt_cdb@plt+0x109c>
    1e58:	muleq	r3, r6, r8
    1e5c:	bleq	13ff74 <set_scsi_pt_cdb@plt+0x13f1b4>
    1e60:	strtmi	r7, [r8], -r1, lsr #32
    1e64:	svc	0x0004f7fe
    1e68:	blt	69c15c <set_scsi_pt_cdb@plt+0x69b39c>
    1e6c:	stmdane	r8!, {r0, r9, sl, lr}
    1e70:	cmneq	pc, r1, asr #3	; <UNPREDICTABLE>
    1e74:	cmnle	pc, r0, lsl #22
    1e78:	ldrbtmi	r4, [sl], #-2671	; 0xfffff591
    1e7c:	svc	0x000af7fe
    1e80:	strtmi	r4, [sl], -lr, ror #18
    1e84:	ldrbtmi	r2, [r9], #-1
    1e88:	svc	0x0022f7fe
    1e8c:	bmi	1b3aff8 <set_scsi_pt_cdb@plt+0x1b3a238>
    1e90:	blmi	1b13080 <set_scsi_pt_cdb@plt+0x1b122c0>
    1e94:	str	r4, [r7], #1147	; 0x47b
    1e98:	ldrbtmi	r4, [sl], #-2667	; 0xfffff595
    1e9c:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    1ea0:	stmdami	fp!, {r1, r7, sl, sp, lr, pc}^
    1ea4:			; <UNDEFINED> instruction: 0xf7fe4478
    1ea8:	stmdami	sl!, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}^
    1eac:			; <UNDEFINED> instruction: 0xf7fe4478
    1eb0:	stmdami	r9!, {r1, r6, r7, r9, sl, fp, sp, lr, pc}^
    1eb4:			; <UNDEFINED> instruction: 0xf7fe4478
    1eb8:			; <UNDEFINED> instruction: 0xf7ffeebe
    1ebc:	stmdami	r7!, {r5, r9, fp, ip, sp, pc}^
    1ec0:			; <UNDEFINED> instruction: 0xf7fe4478
    1ec4:	stmdami	r6!, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    1ec8:			; <UNDEFINED> instruction: 0xf7fe4478
    1ecc:	stmdami	r5!, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    1ed0:			; <UNDEFINED> instruction: 0xf7fe4478
    1ed4:			; <UNDEFINED> instruction: 0xf7ffeeb0
    1ed8:	blmi	18f0728 <set_scsi_pt_cdb@plt+0x18ef968>
    1edc:			; <UNDEFINED> instruction: 0xe782447b
    1ee0:	ldrbtmi	r4, [sl], #-2658	; 0xfffff59e
    1ee4:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
    1ee8:	andcs	r4, r1, r2, ror #18
    1eec:			; <UNDEFINED> instruction: 0xf7fe4479
    1ef0:			; <UNDEFINED> instruction: 0xf898eef0
    1ef4:	stmdbmi	r0!, {r0, sp}^
    1ef8:	vaddl.u8	q9, d2, d1
    1efc:	ldrbtmi	r1, [r9], #-576	; 0xfffffdc0
    1f00:	mcr	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    1f04:	bllt	ffebff08 <set_scsi_pt_cdb@plt+0xffebf148>
    1f08:	ldrbtmi	r4, [sl], #-2652	; 0xfffff5a4
    1f0c:	andcs	r4, r1, ip, asr fp
    1f10:	ldrbtmi	r4, [fp], #-2396	; 0xfffff6a4
    1f14:			; <UNDEFINED> instruction: 0xf7fe4479
    1f18:			; <UNDEFINED> instruction: 0xf898eedc
    1f1c:	ldmdbmi	sl, {r0, sp}^
    1f20:	vaddl.u8	q9, d2, d1
    1f24:	ldrbtmi	r1, [r9], #-576	; 0xfffffdc0
    1f28:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    1f2c:	bllt	ff9bff30 <set_scsi_pt_cdb@plt+0xff9bf170>
    1f30:	andcs	r4, r1, r6, asr fp
    1f34:	ldmdbmi	r7, {r1, r2, r4, r6, r9, fp, lr}^
    1f38:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1f3c:			; <UNDEFINED> instruction: 0xf7fe4479
    1f40:			; <UNDEFINED> instruction: 0xf898eec8
    1f44:	ldmdbmi	r4, {r0, sp}^
    1f48:	vaddl.u8	q9, d2, d1
    1f4c:	ldrbtmi	r1, [r9], #-576	; 0xfffffdc0
    1f50:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    1f54:	bllt	ffc3ff58 <set_scsi_pt_cdb@plt+0xffc3f198>
    1f58:			; <UNDEFINED> instruction: 0xf04f4c50
    1f5c:	andls	r3, r1, #-67108861	; 0xfc000003
    1f60:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    1f64:			; <UNDEFINED> instruction: 0xf7fe9400
    1f68:	str	lr, [r9, r6, lsr #30]
    1f6c:	ldrbtmi	r4, [sl], #-2636	; 0xfffff5b4
    1f70:	mcrrmi	7, 11, lr, ip, cr8
    1f74:	andls	r2, r1, #128, 6
    1f78:	ldrbtmi	r2, [ip], #-383	; 0xfffffe81
    1f7c:	strtmi	r2, [r8], -r1, lsl #4
    1f80:			; <UNDEFINED> instruction: 0xf7fe9400
    1f84:			; <UNDEFINED> instruction: 0xe76cef18
    1f88:	orrcs	r4, r0, #18176	; 0x4700
    1f8c:	cmncs	pc, r1, lsl #4
    1f90:	andcs	r4, r1, #124, 8	; 0x7c000000
    1f94:	strls	r4, [r0], #-1576	; 0xfffff9d8
    1f98:	svc	0x000cf7fe
    1f9c:	bmi	10fbd64 <set_scsi_pt_cdb@plt+0x10fafa4>
    1fa0:	blmi	10d3190 <set_scsi_pt_cdb@plt+0x10d23d0>
    1fa4:			; <UNDEFINED> instruction: 0xe79f447b
    1fa8:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    1fac:	bmi	10bbe6c <set_scsi_pt_cdb@plt+0x10bb0ac>
    1fb0:			; <UNDEFINED> instruction: 0xe7f6447a
    1fb4:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1fb8:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    1fbc:	mrc	7, 1, APSR_nzcv, cr10, cr14, {7}
    1fc0:			; <UNDEFINED> instruction: 0xf7fe200c
    1fc4:			; <UNDEFINED> instruction: 0xf7ffee98
    1fc8:	svclt	0x0000b818
    1fcc:	andeq	r0, r0, r4, asr #29
    1fd0:	andeq	r2, r0, r4, lsr #3
    1fd4:	andeq	r2, r0, r6, lsl #3
    1fd8:	andeq	r2, r0, r0, ror #2
    1fdc:	andeq	r2, r0, lr, lsr r1
    1fe0:	andeq	r2, r0, r0, lsr #2
    1fe4:	strdeq	r2, [r0], -lr
    1fe8:			; <UNDEFINED> instruction: 0x000021b8
    1fec:	muleq	r0, sl, r1
    1ff0:	andeq	r2, r0, ip, ror #2
    1ff4:	andeq	r2, r0, r6, asr #2
    1ff8:	andeq	r1, r0, lr, ror #31
    1ffc:	andeq	r1, r0, ip, lsl pc
    2000:	andeq	r2, r0, r2, rrx
    2004:	andeq	r2, r0, sl, asr #12
    2008:	andeq	r2, r0, ip, ror #7
    200c:	andeq	r2, r0, ip, lsl #8
    2010:	andeq	r2, r0, ip, lsr #8
    2014:	andeq	r2, r0, r2, asr #4
    2018:	ldrdeq	r2, [r0], -sl
    201c:	andeq	r0, r0, sp, asr #12
    2020:	andeq	r2, r0, ip, lsl #4
    2024:	andeq	r2, r0, r4, ror r2
    2028:	andeq	r2, r0, r4, lsr #5
    202c:	ldrdeq	r2, [r0], -r0
    2030:	andeq	r1, r0, ip, lsl #29
    2034:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2038:	strdeq	r2, [r0], -lr
    203c:	muleq	r0, r2, r4
    2040:	muleq	r0, r0, sl
    2044:	strdeq	r1, [r0], -r4
    2048:	andeq	r1, r0, r6, lsl #21
    204c:	andeq	r1, r0, lr, lsl #22
    2050:	andeq	r2, r0, r4, lsr #6
    2054:	andeq	r2, r0, r4, asr #6
    2058:	andeq	r2, r0, r4, ror #5
    205c:	andeq	r2, r0, r4, ror #4
    2060:	andeq	r2, r0, r0, ror r2
    2064:	ldrdeq	r2, [r0], -r0
    2068:			; <UNDEFINED> instruction: 0x000005b1
    206c:	andeq	r1, r0, lr, ror sl
    2070:	andeq	r1, r0, r2, lsr #21
    2074:	andeq	r2, r0, r8, ror #11
    2078:	andeq	r2, r0, sl, ror #11
    207c:	andeq	r1, r0, r6, asr sl
    2080:	muleq	r0, lr, r5
    2084:	andeq	r2, r0, r0, asr #11
    2088:	andeq	r2, r0, r2, asr #11
    208c:	andeq	r2, r0, r8, ror r5
    2090:	andeq	r1, r0, r6, ror #19
    2094:	muleq	r0, r8, r5
    2098:	muleq	r0, sl, r5
    209c:	andeq	r2, r0, lr, lsr #10
    20a0:	andeq	r1, r0, sl, asr #19
    20a4:	andeq	r2, r0, r2, ror #9
    20a8:	andeq	r2, r0, r0, lsl #9
    20ac:	andeq	r1, r0, r0, asr #19
    20b0:	andeq	r1, r0, r8, lsl #20
    20b4:	andeq	r1, r0, lr, lsl #19
    20b8:	andeq	r1, r0, r8, lsl #19
    20bc:	andeq	r2, r0, lr, asr r2
    20c0:	bleq	3e204 <set_scsi_pt_cdb@plt+0x3d444>
    20c4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    20c8:	strbtmi	fp, [sl], -r2, lsl #24
    20cc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    20d0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    20d4:	ldrmi	sl, [sl], #776	; 0x308
    20d8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    20dc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    20e0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    20e4:			; <UNDEFINED> instruction: 0xf85a4b06
    20e8:	stmdami	r6, {r0, r1, ip, sp}
    20ec:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    20f0:	stc	7, cr15, [r6, #1016]!	; 0x3f8
    20f4:	mrc	7, 2, APSR_nzcv, cr8, cr14, {7}
    20f8:	andeq	r2, r1, ip, lsl lr
    20fc:	andeq	r0, r0, r4, asr #1
    2100:	ldrdeq	r0, [r0], -ip
    2104:	andeq	r0, r0, r0, ror #1
    2108:	ldr	r3, [pc, #20]	; 2124 <set_scsi_pt_cdb@plt+0x1364>
    210c:	ldr	r2, [pc, #20]	; 2128 <set_scsi_pt_cdb@plt+0x1368>
    2110:	add	r3, pc, r3
    2114:	ldr	r2, [r3, r2]
    2118:	cmp	r2, #0
    211c:	bxeq	lr
    2120:	b	c4c <__gmon_start__@plt>
    2124:	strdeq	r2, [r1], -ip
    2128:	ldrdeq	r0, [r0], -r8
    212c:	blmi	1d414c <set_scsi_pt_cdb@plt+0x1d338c>
    2130:	bmi	1d3318 <set_scsi_pt_cdb@plt+0x1d2558>
    2134:	addmi	r4, r3, #2063597568	; 0x7b000000
    2138:	andle	r4, r3, sl, ror r4
    213c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2140:	ldrmi	fp, [r8, -r3, lsl #2]
    2144:	svclt	0x00004770
    2148:	andeq	r3, r1, r8, lsr r0
    214c:	andeq	r3, r1, r4, lsr r0
    2150:	ldrdeq	r2, [r1], -r8
    2154:	andeq	r0, r0, ip, asr #1
    2158:	stmdbmi	r9, {r3, fp, lr}
    215c:	bmi	253344 <set_scsi_pt_cdb@plt+0x252584>
    2160:	bne	25334c <set_scsi_pt_cdb@plt+0x25258c>
    2164:	svceq	0x00cb447a
    2168:			; <UNDEFINED> instruction: 0x01a1eb03
    216c:	andle	r1, r3, r9, asr #32
    2170:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2174:	ldrmi	fp, [r8, -r3, lsl #2]
    2178:	svclt	0x00004770
    217c:	andeq	r3, r1, ip
    2180:	andeq	r3, r1, r8
    2184:	andeq	r2, r1, ip, lsr #27
    2188:	andeq	r0, r0, r4, ror #1
    218c:	blmi	2af5b4 <set_scsi_pt_cdb@plt+0x2ae7f4>
    2190:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2194:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2198:	blmi	27074c <set_scsi_pt_cdb@plt+0x26f98c>
    219c:	ldrdlt	r5, [r3, -r3]!
    21a0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    21a4:			; <UNDEFINED> instruction: 0xf7fe6818
    21a8:			; <UNDEFINED> instruction: 0xf7ffed10
    21ac:	blmi	1c20b0 <set_scsi_pt_cdb@plt+0x1c12f0>
    21b0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    21b4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    21b8:	ldrdeq	r2, [r1], -r6
    21bc:	andeq	r2, r1, ip, ror sp
    21c0:	andeq	r0, r0, r8, asr #1
    21c4:	andeq	r2, r1, lr, asr lr
    21c8:			; <UNDEFINED> instruction: 0x00012fb6
    21cc:	svclt	0x0000e7c4
    21d0:	svcmi	0x00f0e92d
    21d4:	stmibmi	r4, {r1, r2, r3, r9, sl, lr}
    21d8:	blmi	fe10d9e4 <set_scsi_pt_cdb@plt+0xfe10cc24>
    21dc:	ldrbtmi	fp, [r9], #-133	; 0xffffff7b
    21e0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    21e4:			; <UNDEFINED> instruction: 0xf04f9303
    21e8:	vcgt.u8	d16, d0, d0
    21ec:			; <UNDEFINED> instruction: 0xf8df80b7
    21f0:	strmi	r9, [r5], -r0, lsl #4
    21f4:	ldrsbhi	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    21f8:	blmi	1fd3a50 <set_scsi_pt_cdb@plt+0x1fd2c90>
    21fc:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    2200:	beq	7e344 <set_scsi_pt_cdb@plt+0x7d584>
    2204:	movwls	r4, #5243	; 0x147b
    2208:	bvs	1a7a234 <set_scsi_pt_cdb@plt+0x1a79474>
    220c:			; <UNDEFINED> instruction: 0xf0402900
    2210:	rsbvs	r8, pc, #167	; 0xa7
    2214:	beq	7e644 <set_scsi_pt_cdb@plt+0x7d884>
    2218:			; <UNDEFINED> instruction: 0xf0004556
    221c:			; <UNDEFINED> instruction: 0xf854809f
    2220:	ldrtmi	r7, [r8], -r4, lsl #30
    2224:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2228:	rscsle	r2, r3, r0, lsl #16
    222c:	blcs	b60320 <set_scsi_pt_cdb@plt+0xb5f560>
    2230:	stmdacc	r1, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    2234:	andeq	pc, r1, #-1073741823	; 0xc0000001
    2238:	smlattcs	r1, ip, r0, sp
    223c:	andcc	r4, r1, #154140672	; 0x9300000
    2240:	mulcc	r0, fp, r8
    2244:	blcs	dd0f48 <set_scsi_pt_cdb@plt+0xdd0188>
    2248:	ldm	pc, {r0, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    224c:	ldcne	0, cr15, [r3], #-12
    2250:	ldcne	12, cr1, [ip], {28}
    2254:	ldrmi	r1, [ip], #-3100	; 0xfffff3e4
    2258:	ldcne	12, cr1, [ip], {28}
    225c:	ldcne	8, cr4, [r6], #-344	; 0xfffffea8
    2260:			; <UNDEFINED> instruction: 0x1c1c391c
    2264:	ldcne	13, cr3, [ip], {28}
    2268:	ldcne	12, cr1, [ip], {28}
    226c:	ldcne	12, cr1, [ip], {28}
    2270:	stclne	12, cr1, [r6], #-236	; 0xffffff14
    2274:	tstcc	ip, #100, 24	; 0x6400
    2278:	ldcne	12, cr1, [ip], {28}
    227c:	ldcne	0, cr6, [ip], {98}	; 0x62
    2280:	bpl	719400 <set_scsi_pt_cdb@plt+0x718640>
    2284:			; <UNDEFINED> instruction: 0xf89b3f58
    2288:	blcs	1bce290 <set_scsi_pt_cdb@plt+0x1bcd4d0>
    228c:			; <UNDEFINED> instruction: 0xf89bd147
    2290:	blcs	f4e29c <set_scsi_pt_cdb@plt+0xf4d4dc>
    2294:	ldmdbmi	r9, {r0, r1, r6, r8, ip, lr, pc}^
    2298:	andeq	pc, r2, fp, lsl #2
    229c:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
    22a0:	ldcl	7, cr15, [lr], #1016	; 0x3f8
    22a4:			; <UNDEFINED> instruction: 0xf0402801
    22a8:	blls	a24bc <set_scsi_pt_cdb@plt+0xa16fc>
    22ac:			; <UNDEFINED> instruction: 0xdc7f2bff
    22b0:	str	r6, [pc, fp, lsr #3]!
    22b4:	movwcc	r6, #6443	; 0x192b
    22b8:	stmdacc	r1, {r0, r1, r3, r5, r8, sp, lr}
    22bc:			; <UNDEFINED> instruction: 0xe7a9d1be
    22c0:	ldrb	r7, [sl, r9, ror #3]!
    22c4:	ldrb	r7, [r8, r9, lsr #32]!
    22c8:	ldrb	r7, [r6, r9, ror #6]!
    22cc:			; <UNDEFINED> instruction: 0x73296a2b
    22d0:	eorvs	r3, fp, #67108864	; 0x4000000
    22d4:	stmdbvs	fp!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    22d8:	cmnvs	fp, r1, lsl #6
    22dc:	andcs	lr, r0, sp, ror #15
    22e0:	rscvc	r2, fp, #67108864	; 0x4000000
    22e4:	blmi	1054c04 <set_scsi_pt_cdb@plt+0x1053e44>
    22e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    22ec:	blls	dc35c <set_scsi_pt_cdb@plt+0xdb59c>
    22f0:	cmnle	r7, sl, asr r0
    22f4:	pop	{r0, r2, ip, sp, pc}
    22f8:	strdvc	r8, [r9, #-240]!	; 0xffffff10
    22fc:	rsbvc	lr, r9, #57933824	; 0x3740000
    2300:	adcvc	lr, r9, #57409536	; 0x36c0000
    2304:	ldrdvc	lr, [r9, r9]!
    2308:	eorvc	lr, r9, #56360960	; 0x35c0000
    230c:	ldrdvc	lr, [r9], #117	; 0x75	; <UNPREDICTABLE>
    2310:	ldrdvc	lr, [r9, -r3]!
    2314:	ldrdvc	lr, [r9], r1	; <UNPREDICTABLE>
    2318:	rsbvc	lr, r9, pc, asr #15
    231c:	andcs	lr, r2, #53739520	; 0x3340000
    2320:			; <UNDEFINED> instruction: 0x46484659
    2324:	ldc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2328:	andcs	fp, r2, #40, 6	; 0xa0000000
    232c:			; <UNDEFINED> instruction: 0x46404659
    2330:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2334:	stmdals	r1, {r7, r8, r9, ip, sp, pc}
    2338:	ldrbmi	r2, [r9], -r4, lsl #4
    233c:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2340:			; <UNDEFINED> instruction: 0xf43f2800
    2344:	stmdami	pc!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    2348:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    234c:	mrrc	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    2350:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    2354:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    2358:	strb	r2, [r3, r1]
    235c:	strb	r2, [r1, r0]
    2360:	ldrtmi	r4, [sl], -sl, lsr #16
    2364:			; <UNDEFINED> instruction: 0xf7fe4478
    2368:	stmdami	r9!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    236c:			; <UNDEFINED> instruction: 0xf7fe4478
    2370:	andcs	lr, r1, sl, asr #24
    2374:	stmdbmi	r7!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2378:	andeq	pc, r2, fp, lsl #2
    237c:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
    2380:	stc	7, cr15, [lr], {254}	; 0xfe
    2384:	tstle	sp, r1, lsl #16
    2388:	mrrcne	11, 0, r9, sl, cr2
    238c:	ldmdale	r9, {r5, r9, fp, sp}
    2390:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    2394:			; <UNDEFINED> instruction: 0xe73d6013
    2398:			; <UNDEFINED> instruction: 0xf10b4920
    239c:	bge	823ac <set_scsi_pt_cdb@plt+0x815ec>
    23a0:			; <UNDEFINED> instruction: 0xf7fe4479
    23a4:	stmdacs	r1, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    23a8:	blls	b67f8 <set_scsi_pt_cdb@plt+0xb5a38>
    23ac:	ldr	r6, [r1, -fp, ror #3]!
    23b0:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    23b4:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    23b8:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    23bc:	stc	7, cr15, [r2], #-1016	; 0xfffffc08
    23c0:	str	r2, [pc, r1]
    23c4:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    23c8:	ldc	7, cr15, [ip], {254}	; 0xfe
    23cc:	str	r2, [r9, r1]
    23d0:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    23d4:	ldc	7, cr15, [r6], {254}	; 0xfe
    23d8:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    23dc:	ldc	7, cr15, [r2], {254}	; 0xfe
    23e0:	ldrb	r2, [pc, -r1]!
    23e4:	stc	7, cr15, [r8], {254}	; 0xfe
    23e8:	andeq	r2, r1, r2, lsr sp
    23ec:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    23f0:	andeq	r0, r0, r4, ror sp
    23f4:	andeq	r0, r0, sl, lsr #27
    23f8:	andeq	r0, r0, r8, asr #27
    23fc:	andeq	r0, r0, sl, asr #16
    2400:	andeq	r2, r1, r8, lsr #24
    2404:	andeq	r0, r0, sl, lsl #25
    2408:			; <UNDEFINED> instruction: 0x000007ba
    240c:	andeq	r0, r0, ip, lsl #25
    2410:	andeq	r0, r0, r0, lsr #15
    2414:	strdeq	r0, [r0], -r6
    2418:	andeq	r2, r1, r2, ror ip
    241c:	andeq	r0, r0, r8, asr #14
    2420:	andeq	r0, r0, sl, lsr r7
    2424:	andeq	r0, r0, r2, asr r7
    2428:			; <UNDEFINED> instruction: 0x00000bb2
    242c:	ldrdeq	r0, [r0], -sl
    2430:	andeq	r0, r0, r2, lsr r7
    2434:	stmdavs	r9, {r1, fp, sp, lr}
    2438:	svclt	0x00182900
    243c:	eorle	r2, r4, r0, lsl #20
    2440:	ldmdbvc	r3, {r4, sl, ip, sp, pc}^
    2444:			; <UNDEFINED> instruction: 0xf0137814
    2448:	svclt	0x00080301
    244c:	andle	r4, r2, sl, lsl r6
    2450:	blt	16e45a4 <set_scsi_pt_cdb@plt+0x16e37e4>
    2454:	stmdbvc	fp, {r1, r3, r4, r7, r9, ip, sp, pc}^
    2458:			; <UNDEFINED> instruction: 0xf0137808
    245c:	andle	r0, r2, r1, lsl #6
    2460:	blt	16e4594 <set_scsi_pt_cdb@plt+0x16e37d4>
    2464:	addmi	fp, r4, #-1342177271	; 0xb0000009
    2468:	svclt	0x00c8db0a
    246c:	stcle	0, cr2, [r9], {1}
    2470:	blle	152ee0 <set_scsi_pt_cdb@plt+0x152120>
    2474:	andcs	fp, r1, ip, asr #31
    2478:			; <UNDEFINED> instruction: 0xf85d2000
    247c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2480:	rscscc	pc, pc, pc, asr #32
    2484:	blmi	140600 <set_scsi_pt_cdb@plt+0x13f840>
    2488:			; <UNDEFINED> instruction: 0xf04f4770
    248c:			; <UNDEFINED> instruction: 0x477030ff
    2490:	stmdami	r4!, {r0, r1, fp, sp, lr}
    2494:	ldrblt	r4, [r0, #-2596]!	; 0xfffff5dc
    2498:	stmdavs	ip, {r3, r4, r5, r6, sl, lr}
    249c:	stmpl	r2, {r2, r6, r7, ip, sp, pc}
    24a0:	svclt	0x00182c00
    24a4:	ldmdavs	r2, {r8, r9, fp, sp}
    24a8:			; <UNDEFINED> instruction: 0xf04f9243
    24ac:	eorsle	r0, r4, r0, lsl #4
    24b0:	ldmdavc	r8, {r0, r3, r4, r6, r8, fp, ip, sp, lr}
    24b4:	tsteq	r1, r1, lsl r0	; <UNPREDICTABLE>
    24b8:	ldmdahi	r9, {r1, ip, lr, pc}^
    24bc:	addlt	fp, r9, #299008	; 0x49000
    24c0:	vstrge	d4, [r3, #-104]	; 0xffffff98
    24c4:	strls	r2, [r0, #-1536]	; 0xfffffa00
    24c8:	eorvc	r4, lr, fp, ror r4
    24cc:	orrcs	r6, r0, #1703936	; 0x1a0000
    24d0:	ldc	7, cr15, [sl], #-1016	; 0xfffffc08
    24d4:	stmdavc	r0!, {r0, r5, r6, r8, fp, ip, sp, lr}
    24d8:	tsteq	r1, r1, lsl r0	; <UNPREDICTABLE>
    24dc:	blmi	536948 <set_scsi_pt_cdb@plt+0x535b88>
    24e0:	strls	sl, [r0], #-3107	; 0xfffff3dd
    24e4:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    24e8:	addvs	pc, ip, sp, lsl #17
    24ec:	orrcs	r6, r0, #1703936	; 0x1a0000
    24f0:	stc	7, cr15, [sl], #-1016	; 0xfffffc08
    24f4:	strtmi	r4, [r8], -r1, lsr #12
    24f8:			; <UNDEFINED> instruction: 0xf7fe2280
    24fc:	bmi	37d644 <set_scsi_pt_cdb@plt+0x37c884>
    2500:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    2504:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2508:	subsmi	r9, sl, r3, asr #22
    250c:	sublt	sp, r4, r8, lsl #2
    2510:	stmdahi	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    2514:	addlt	fp, r9, #299008	; 0x49000
    2518:			; <UNDEFINED> instruction: 0xf04fe7e1
    251c:			; <UNDEFINED> instruction: 0xe7ee30ff
    2520:	bl	1ac0520 <set_scsi_pt_cdb@plt+0x1abf760>
    2524:	andeq	r2, r1, r8, ror sl
    2528:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    252c:	andeq	r2, r1, ip, lsr fp
    2530:	andeq	r2, r1, lr, lsl fp
    2534:	andeq	r2, r1, lr, lsl #20
    2538:	svcmi	0x00f0e92d
    253c:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    2540:	strmi	r8, [r4], -r2, lsl #22
    2544:			; <UNDEFINED> instruction: 0x460d4bdb
    2548:	ldrbtmi	r4, [fp], #-2779	; 0xfffff525
    254c:	msrls	SPSR_fs, #14614528	; 0xdf0000
    2550:	ldrbtmi	fp, [sl], #-143	; 0xffffff71
    2554:	msrhi	SPSR_f, #14614528	; 0xdf0000
    2558:	movwls	r4, #9465	; 0x24f9
    255c:	blmi	ff66e174 <set_scsi_pt_cdb@plt+0xff66d3b4>
    2560:			; <UNDEFINED> instruction: 0xf8df44f8
    2564:	ldmpl	r3, {r2, r5, r6, r8, r9, ip, sp, pc}^
    2568:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    256c:			; <UNDEFINED> instruction: 0xf04f930d
    2570:	strbmi	r0, [r2], -r0, lsl #6
    2574:	ldrtmi	r4, [r1], -fp, asr #12
    2578:	strls	r4, [r0, -r8, lsr #12]
    257c:	stceq	0, cr15, [r0], {79}	; 0x4f
    2580:	andsgt	pc, r0, sp, asr #17
    2584:	bl	1a40584 <set_scsi_pt_cdb@plt+0x1a3f7c4>
    2588:			; <UNDEFINED> instruction: 0xf0001c42
    258c:			; <UNDEFINED> instruction: 0xf1a0813a
    2590:	blcs	dc3294 <set_scsi_pt_cdb@plt+0xdc24d4>
    2594:	tsthi	ip, r0, lsl #4	; <UNPREDICTABLE>
    2598:			; <UNDEFINED> instruction: 0xf852a202
    259c:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    25a0:	svclt	0x00004710
    25a4:	andeq	r0, r0, r5, lsr #4
    25a8:	andeq	r0, r0, sp, lsr #4
    25ac:	andeq	r0, r0, sp, lsr #4
    25b0:	andeq	r0, r0, sp, lsr #4
    25b4:	andeq	r0, r0, sp, lsr #4
    25b8:	andeq	r0, r0, sp, lsr #4
    25bc:	andeq	r0, r0, sp, lsr #4
    25c0:	andeq	r0, r0, sp, lsr #4
    25c4:	andeq	r0, r0, sp, lsr #4
    25c8:	andeq	r0, r0, sp, lsl r2
    25cc:	andeq	r0, r0, sp, lsr #4
    25d0:	andeq	r0, r0, sp, lsr #4
    25d4:	andeq	r0, r0, sp, lsr #4
    25d8:	andeq	r0, r0, sp, lsr #4
    25dc:	andeq	r0, r0, r7, lsl r2
    25e0:			; <UNDEFINED> instruction: 0xffffffcf
    25e4:	strdeq	r0, [r0], -r9
    25e8:	andeq	r0, r0, sp, lsr #4
    25ec:	andeq	r0, r0, sp, lsr #4
    25f0:	strdeq	r0, [r0], -r3
    25f4:	andeq	r0, r0, sp, lsr #4
    25f8:	andeq	r0, r0, sp, lsr #4
    25fc:	andeq	r0, r0, sp, lsr #4
    2600:	andeq	r0, r0, sp, ror #3
    2604:	andeq	r0, r0, sp, lsr #4
    2608:	andeq	r0, r0, sp, lsr #4
    260c:	andeq	r0, r0, sp, lsr #4
    2610:	andeq	r0, r0, sp, lsr #4
    2614:	andeq	r0, r0, sp, lsr #4
    2618:	andeq	r0, r0, sp, lsr #4
    261c:	andeq	r0, r0, sp, lsr #4
    2620:	andeq	r0, r0, sp, lsr #4
    2624:	andeq	r0, r0, sp, lsr #4
    2628:	andeq	r0, r0, sp, lsr #4
    262c:	andeq	r0, r0, r7, ror #3
    2630:	andeq	r0, r0, sp, lsr #4
    2634:	andeq	r0, r0, r1, ror #3
    2638:	andeq	r0, r0, sp, lsr #4
    263c:	ldrdeq	r0, [r0], -fp
    2640:	andeq	r0, r0, sp, lsr #4
    2644:	andeq	r0, r0, sp, lsr #4
    2648:	andeq	r0, r0, r5, lsr #4
    264c:	andeq	r0, r0, sp, lsr #4
    2650:	andeq	r0, r0, sp, lsr #4
    2654:	andeq	r0, r0, sp, lsr #4
    2658:	andeq	r0, r0, sp, lsr #4
    265c:	ldrdeq	r0, [r0], -r5
    2660:	andeq	r0, r0, pc, asr #3
    2664:	andeq	r0, r0, r3, asr r1
    2668:	andeq	r0, r0, sp, lsl r1
    266c:	andeq	r0, r0, r7, lsl r1
    2670:	andeq	r0, r0, r1, lsl r1
    2674:	strdeq	r0, [r0], -r9
    2678:	strdeq	r0, [r0], -r3
    267c:	andeq	r0, r0, sp, ror #1
    2680:	andeq	r0, r0, r1, ror #1
    2684:	andcs	r6, r1, #143360	; 0x23000
    2688:	ldrmi	r7, [r3], #-802	; 0xfffffcde
    268c:	ldrb	r6, [r0, -r3, lsr #4]!
    2690:	rsbvc	r2, r3, #67108864	; 0x4000000
    2694:	movwcs	lr, #5997	; 0x176d
    2698:	strb	r7, [sl, -r3, lsr #5]!
    269c:			; <UNDEFINED> instruction: 0xf85b4b8b
    26a0:	ldmdavs	r8, {r0, r1, ip, sp}
    26a4:	bl	17406a4 <set_scsi_pt_cdb@plt+0x173f8e4>
    26a8:	svccc	0x0080f5b0
    26ac:	rschi	pc, r0, r0, lsl #1
    26b0:	ldrb	r6, [lr, -r0, ror #3]
    26b4:			; <UNDEFINED> instruction: 0x71a32301
    26b8:	movwcs	lr, #5979	; 0x175b
    26bc:	ldrb	r7, [r8, -r3, lsr #4]
    26c0:	b	ff4406c0 <set_scsi_pt_cdb@plt+0xff43f900>
    26c4:			; <UNDEFINED> instruction: 0xf85b4b81
    26c8:			; <UNDEFINED> instruction: 0xf8d33003
    26cc:			; <UNDEFINED> instruction: 0xf89aa000
    26d0:	stmdavs	r2, {ip, sp}
    26d4:			; <UNDEFINED> instruction: 0xf8324650
    26d8:	ldreq	r3, [fp, #-19]	; 0xffffffed
    26dc:	addhi	pc, r7, r0, lsl #2
    26e0:	b	ff1c06e0 <set_scsi_pt_cdb@plt+0xff1bf920>
    26e4:			; <UNDEFINED> instruction: 0xf0002802
    26e8:	ldmdami	r9!, {r3, r4, r5, r7, pc}^
    26ec:			; <UNDEFINED> instruction: 0xf7fe4478
    26f0:	andcs	lr, r1, sl, lsl #21
    26f4:	blmi	1d7a84c <set_scsi_pt_cdb@plt+0x1d79a8c>
    26f8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    26fc:	ldrdge	pc, [r0], -r3
    2700:			; <UNDEFINED> instruction: 0xf7fe4650
    2704:	ldmdacs	lr, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
    2708:	adcshi	pc, ip, r0, lsl #4
    270c:	ldrbmi	r2, [r0], -ip, lsr #2
    2710:	b	fed40710 <set_scsi_pt_cdb@plt+0xfed3f950>
    2714:	stmdacs	r0, {r0, r1, ip, pc}
    2718:	addshi	pc, r8, r0
    271c:	ldfeqd	f7, [r4], {13}
    2720:	tstcs	r0, r0, lsr #4
    2724:	cfmadd32	mvax3, mvfx4, mvfx8, mvfx0
    2728:			; <UNDEFINED> instruction: 0xf7feca10
    272c:	bls	fd24c <set_scsi_pt_cdb@plt+0xfc48c>
    2730:	ldrbmi	r2, [r1], -r0, lsr #6
    2734:	andeq	lr, sl, #165888	; 0x28800
    2738:	beq	43dfa0 <set_scsi_pt_cdb@plt+0x43d1e0>
    273c:	b	15c073c <set_scsi_pt_cdb@plt+0x15bf97c>
    2740:	beq	43dfa8 <set_scsi_pt_cdb@plt+0x43d1e8>
    2744:	bl	340744 <set_scsi_pt_cdb@plt+0x33f984>
    2748:	vtst.8	q1, q8, <illegal reg q15.5>
    274c:	lsrvs	r8, r1, #1
    2750:	andcc	r9, r1, r3, lsl #16
    2754:	bl	140754 <set_scsi_pt_cdb@plt+0x13f994>
    2758:	svccc	0x0080f5b0
    275c:	ldmdami	sp, {r3, r5, r7, r8, r9, ip, lr, pc}^
    2760:			; <UNDEFINED> instruction: 0xf7fe4478
    2764:	ldmdami	ip, {r4, r6, r9, fp, sp, lr, pc}^
    2768:			; <UNDEFINED> instruction: 0xf7fe4478
    276c:	andcs	lr, r1, ip, asr #20
    2770:	movwcs	lr, #4118	; 0x1016
    2774:	ldrbt	r7, [ip], r3, ror #1
    2778:			; <UNDEFINED> instruction: 0x71232301
    277c:	movwcs	lr, #5881	; 0x16f9
    2780:	ldrbt	r7, [r6], r3, lsr #1
    2784:	rsbvc	r2, r3, r1, lsl #6
    2788:	movwcs	lr, #5875	; 0x16f3
    278c:	ldrbt	r7, [r0], r3, lsr #32
    2790:	cmnvc	r3, #67108864	; 0x4000000
    2794:	movwcs	lr, #5869	; 0x16ed
    2798:	strbt	r7, [sl], r3, ror #3
    279c:	rscvc	r2, r0, #0
    27a0:	blmi	12150e0 <set_scsi_pt_cdb@plt+0x1214320>
    27a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    27a8:	blls	35c818 <set_scsi_pt_cdb@plt+0x35ba58>
    27ac:	cmnle	pc, sl, asr r0	; <UNPREDICTABLE>
    27b0:	ldc	0, cr11, [sp], #60	; 0x3c
    27b4:	pop	{r1, r8, r9, fp, pc}
    27b8:	movwcs	r8, #8176	; 0x1ff0
    27bc:	ldrb	r7, [r8], r3, ror #2
    27c0:	movwcc	r6, #6499	; 0x1963
    27c4:	ldrb	r6, [r4], r3, ror #2
    27c8:	movwcc	r6, #6435	; 0x1923
    27cc:	ldrb	r6, [r0], r3, lsr #2
    27d0:	strmi	r4, [r1], -r2, lsl #12
    27d4:			; <UNDEFINED> instruction: 0xf7fe9802
    27d8:	stmdbvs	r3!, {r1, r2, r4, r9, fp, sp, lr, pc}
    27dc:			; <UNDEFINED> instruction: 0xf47f2b00
    27e0:	ldmdami	pc!, {r3, r6, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    27e4:			; <UNDEFINED> instruction: 0xf7fe4478
    27e8:	andcs	lr, r1, lr, lsl #20
    27ec:			; <UNDEFINED> instruction: 0xf7fee7d8
    27f0:	mcrrne	10, 11, lr, r3, cr8
    27f4:			; <UNDEFINED> instruction: 0xf63f2b20
    27f8:	blmi	eae5e0 <set_scsi_pt_cdb@plt+0xead820>
    27fc:	andsvs	r4, r8, fp, ror r4
    2800:	blmi	e7c2e4 <set_scsi_pt_cdb@plt+0xe7b524>
    2804:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2808:	adcmi	r6, fp, #3866624	; 0x3b0000
    280c:	bvs	18b9084 <set_scsi_pt_cdb@plt+0x18b82c4>
    2810:	ldfmid	f3, [r6], #-616	; 0xfffffd98
    2814:	and	r4, r7, ip, ror r4
    2818:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    281c:			; <UNDEFINED> instruction: 0xf7fe4620
    2820:	ldmdavs	fp!, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    2824:	eorsvs	r3, fp, r1, lsl #6
    2828:	adcmi	r6, fp, #3866624	; 0x3b0000
    282c:	ldmdami	r0!, {r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    2830:			; <UNDEFINED> instruction: 0xf7fe4478
    2834:	andcs	lr, r1, r8, ror #19
    2838:			; <UNDEFINED> instruction: 0xf856e7b2
    283c:	movwcc	r2, #4131	; 0x1023
    2840:	eorsvs	r4, fp, fp, lsr #5
    2844:	blle	ff91b1d4 <set_scsi_pt_cdb@plt+0xff91a414>
    2848:	str	r2, [r9, r0]!
    284c:			; <UNDEFINED> instruction: 0xf7fe4650
    2850:	ldmcs	pc!, {r3, r7, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    2854:	lsrvs	sp, r2, #16
    2858:	stmdami	r6!, {r0, r1, r3, r7, r9, sl, sp, lr, pc}
    285c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    2860:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2864:			; <UNDEFINED> instruction: 0xf47f2800
    2868:			; <UNDEFINED> instruction: 0xf04faf40
    286c:			; <UNDEFINED> instruction: 0xe7c430ff
    2870:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    2874:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2878:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    287c:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2880:	str	r2, [sp, r1]
    2884:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    2888:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    288c:	str	r2, [r7, r1]
    2890:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    2894:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2898:	str	r2, [r1, r1]
    289c:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    28a0:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28a4:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    28a8:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28ac:	ldrb	r2, [r7, -r1]!
    28b0:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28b4:	andeq	r1, r0, sl, lsl r3
    28b8:			; <UNDEFINED> instruction: 0x000129be
    28bc:			; <UNDEFINED> instruction: 0x00012ab0
    28c0:	andeq	r0, r0, r0, asr #21
    28c4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    28c8:	andeq	r2, r1, r8, lsr #19
    28cc:	andeq	r0, r0, r8, ror #1
    28d0:	andeq	r1, r0, ip, lsr #2
    28d4:	andeq	r0, r0, ip, lsl r9
    28d8:	andeq	r0, r0, r4, lsr r9
    28dc:	andeq	r2, r1, ip, ror #14
    28e0:			; <UNDEFINED> instruction: 0x000008b8
    28e4:	andeq	r2, r1, r8, lsl #16
    28e8:	ldrdeq	r0, [r0], -r4
    28ec:	andeq	r1, r0, r4, ror r0
    28f0:	andeq	r0, r0, ip, ror #16
    28f4:	andeq	r0, r0, sl, ror #31
    28f8:	ldrdeq	r0, [r0], -sl
    28fc:	andeq	r0, r0, r2, lsr #16
    2900:			; <UNDEFINED> instruction: 0x000007b2
    2904:	andeq	r0, r0, sl, asr #15
    2908:	andeq	r0, r0, lr, asr pc
    290c:	strdeq	r0, [r0], -r6
    2910:	svcmi	0x00f0e92d
    2914:	cdpmi	6, 5, cr4, cr7, cr12, {4}
    2918:			; <UNDEFINED> instruction: 0xf8df4604
    291c:			; <UNDEFINED> instruction: 0x4617e15c
    2920:	addslt	r4, sp, lr, ror r4
    2924:	cfstrsge	mvf4, [r8, #-1016]	; 0xfffffc08
    2928:	muleq	r7, r6, r8
    292c:			; <UNDEFINED> instruction: 0xf85e4e53
    2930:	ldmib	sp, {r1, r2, sp, lr}^
    2934:	ldmdavs	r6!, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    2938:			; <UNDEFINED> instruction: 0xf04f961b
    293c:	cfmadda32ls	mvax0, mvax0, mvfx10, mvfx0
    2940:	andeq	lr, r7, r5, lsl #17
    2944:	eorls	lr, r8, #3620864	; 0x374000
    2948:			; <UNDEFINED> instruction: 0xf1bc9205
    294c:	andle	r0, r2, r0, lsl #30
    2950:			; <UNDEFINED> instruction: 0xf88d2280
    2954:	teqlt	r7, r2, lsr #32
    2958:	mlacs	r2, sp, r8, pc	; <UNPREDICTABLE>
    295c:	streq	pc, [r7, -r7]
    2960:			; <UNDEFINED> instruction: 0xf88d4317
    2964:	blcs	1e9f4 <set_scsi_pt_cdb@plt+0x1dc34>
    2968:			; <UNDEFINED> instruction: 0xf88dbfc8
    296c:			; <UNDEFINED> instruction: 0xf1be3023
    2970:	stcle	15, cr0, [r3, #-0]
    2974:			; <UNDEFINED> instruction: 0xf39efa9e
    2978:	eorcc	pc, r4, sp, lsr #17
    297c:	movwcs	r9, #2565	; 0xa05
    2980:	blx	fe65a9d4 <set_scsi_pt_cdb@plt+0xfe659c14>
    2984:			; <UNDEFINED> instruction: 0xf8cdf389
    2988:	cdpcs	0, 0, cr3, cr0, cr6, {1}
    298c:	strtmi	sp, [r0], -r0, asr #2
    2990:			; <UNDEFINED> instruction: 0xf7fe4f3b
    2994:			; <UNDEFINED> instruction: 0x4629e9f8
    2998:	andcs	sl, ip, #704	; 0x2c0
    299c:	ldrbtmi	r4, [pc], #-1568	; 29a4 <set_scsi_pt_cdb@plt+0x1be4>
    29a0:	b	3c09a0 <set_scsi_pt_cdb@plt+0x3bfbe0>
    29a4:	subcs	r4, r0, #42991616	; 0x2900000
    29a8:			; <UNDEFINED> instruction: 0xf7fe4620
    29ac:			; <UNDEFINED> instruction: 0x464ae9b6
    29b0:			; <UNDEFINED> instruction: 0x46204659
    29b4:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29b8:	eorscs	r4, ip, #53477376	; 0x3300000
    29bc:	mvnscc	pc, pc, asr #32
    29c0:			; <UNDEFINED> instruction: 0xf04f4620
    29c4:			; <UNDEFINED> instruction: 0xf7fe0801
    29c8:	strls	lr, [r0, #-2400]	; 0xfffff6a0
    29cc:	ldrtmi	r4, [r9], -fp, asr #12
    29d0:			; <UNDEFINED> instruction: 0xf8cd9602
    29d4:	strmi	r8, [r2], -r4
    29d8:	andls	sl, r3, r7, lsl #16
    29dc:			; <UNDEFINED> instruction: 0xf7fe4620
    29e0:	mcrrne	9, 10, lr, r2, cr8	; <UNPREDICTABLE>
    29e4:	eorsle	r4, r1, r5, lsl #12
    29e8:	eorle	r1, r9, r3, lsl #25
    29ec:	vmlacs.f64	d9, d2, d5
    29f0:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    29f4:	stcle	0, cr6, [pc], #-96	; 299c <set_scsi_pt_cdb@plt+0x1bdc>
    29f8:	bmi	88aa00 <set_scsi_pt_cdb@plt+0x889c40>
    29fc:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    2a00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a04:	subsmi	r9, sl, fp, lsl fp
    2a08:	andslt	sp, sp, r1, lsr r1
    2a0c:	svchi	0x00f0e8bd
    2a10:			; <UNDEFINED> instruction: 0xf10d491d
    2a14:	ldmdami	sp, {r0, r1, r2, r3, r4, r9, fp}
    2a18:	stmdaeq	fp!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2a1c:	svcmi	0x001c4479
    2a20:			; <UNDEFINED> instruction: 0xf7fe4478
    2a24:	ldrbtmi	lr, [pc], #-2288	; 2a2c <set_scsi_pt_cdb@plt+0x1c6c>
    2a28:	svcne	0x0001f81a
    2a2c:			; <UNDEFINED> instruction: 0xf7fe4638
    2a30:	ldrbmi	lr, [r0, #2282]	; 0x8ea
    2a34:	ldmdami	r7, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2a38:			; <UNDEFINED> instruction: 0xf7fe4478
    2a3c:	str	lr, [r6, r4, ror #17]!
    2a40:			; <UNDEFINED> instruction: 0xf1a09807
    2a44:	blcs	4369c <set_scsi_pt_cdb@plt+0x428dc>
    2a48:			; <UNDEFINED> instruction: 0xe7d5d8d7
    2a4c:			; <UNDEFINED> instruction: 0xf7fe4620
    2a50:			; <UNDEFINED> instruction: 0xf7fee8b0
    2a54:			; <UNDEFINED> instruction: 0xe7d0e950
    2a58:	ldrtmi	r4, [r9], -pc, lsl #16
    2a5c:			; <UNDEFINED> instruction: 0xf7fe4478
    2a60:			; <UNDEFINED> instruction: 0x4642e8d2
    2a64:	ldrbmi	r4, [r8], -r9, lsr #12
    2a68:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a6c:			; <UNDEFINED> instruction: 0xf7fee7c4
    2a70:	svclt	0x0000e8c4
    2a74:	andeq	r1, r0, r4, lsl #25
    2a78:	andeq	r2, r1, ip, ror #11
    2a7c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a80:	andeq	r0, r0, sl, lsl #30
    2a84:	andeq	r2, r1, r2, lsl r5
    2a88:	andeq	r0, r0, ip, lsl #29
    2a8c:	andeq	r0, r0, ip, lsr #29
    2a90:			; <UNDEFINED> instruction: 0x00000eb6
    2a94:	andeq	r1, r0, r4, lsl #11
    2a98:	andeq	r0, r0, r8, lsl #29
    2a9c:	mvnsmi	lr, #737280	; 0xb4000
    2aa0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2aa4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2aa8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2aac:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ab0:	blne	1d93cac <set_scsi_pt_cdb@plt+0x1d92eec>
    2ab4:	strhle	r1, [sl], -r6
    2ab8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2abc:	svccc	0x0004f855
    2ac0:	strbmi	r3, [sl], -r1, lsl #8
    2ac4:	ldrtmi	r4, [r8], -r1, asr #12
    2ac8:	adcmi	r4, r6, #152, 14	; 0x2600000
    2acc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2ad0:	svclt	0x000083f8
    2ad4:	andeq	r2, r1, sl, asr r3
    2ad8:	andeq	r2, r1, r0, asr r3
    2adc:	svclt	0x00004770

Disassembly of section .fini:

00002ae0 <.fini>:
    2ae0:	push	{r3, lr}
    2ae4:	pop	{r3, pc}
