// Seed: 3586890795
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
  id_3 :
  assert property (@(posedge -1 or negedge -1) 1)
  else;
endmodule
module module_1 #(
    parameter id_2 = 32'd19
) (
    input wire id_0,
    output wire id_1,
    input wand _id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5
);
  parameter id_7 = 1;
  assign id_1 = {id_2, id_4};
  assign id_1 = -1;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign id_1 = id_5;
  logic [id_2 : -1] id_8;
  ;
endmodule
