
MCU_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004708  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08004814  08004814  00014814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800487c  0800487c  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  0800487c  0800487c  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800487c  0800487c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800487c  0800487c  0001487c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004880  08004880  00014880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08004884  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000084  08004908  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  08004908  0002023c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c512  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002237  00000000  00000000  0002c5bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d38  00000000  00000000  0002e7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c30  00000000  00000000  0002f530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019678  00000000  00000000  00030160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010374  00000000  00000000  000497d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008aeae  00000000  00000000  00059b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e49fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000394c  00000000  00000000  000e4a4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	080047fc 	.word	0x080047fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	080047fc 	.word	0x080047fc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_TIM_PeriodElapsedCallback>:
 */

# include "global.h"

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	if ( htim -> Instance == TIM2 ) {
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800016c:	d103      	bne.n	8000176 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading() ;
 800016e:	f000 f87f 	bl	8000270 <button_reading>
		timerRun();
 8000172:	f001 f817 	bl	80011a4 <timerRun>
	}
}
 8000176:	bf00      	nop
 8000178:	3708      	adds	r7, #8
 800017a:	46bd      	mov	sp, r7
 800017c:	bd80      	pop	{r7, pc}
	...

08000180 <HAL_UART_RxCpltCallback>:
#define MAX_UART_BUFFER_SIZE 30
uint8_t UART_VALUE = 0;
uint8_t uart_buffer[MAX_UART_BUFFER_SIZE];
uint8_t uart_index_buffer = 0;
uint8_t uart_buffer_flag = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	4a10      	ldr	r2, [pc, #64]	; (80001d0 <HAL_UART_RxCpltCallback+0x50>)
 800018e:	4293      	cmp	r3, r2
 8000190:	d119      	bne.n	80001c6 <HAL_UART_RxCpltCallback+0x46>
//    	HAL_UART_Receive_IT(&huart2, &UART_VALUE, 1);
        uart_buffer[uart_index_buffer++] = UART_VALUE;
 8000192:	4b10      	ldr	r3, [pc, #64]	; (80001d4 <HAL_UART_RxCpltCallback+0x54>)
 8000194:	781b      	ldrb	r3, [r3, #0]
 8000196:	1c5a      	adds	r2, r3, #1
 8000198:	b2d1      	uxtb	r1, r2
 800019a:	4a0e      	ldr	r2, [pc, #56]	; (80001d4 <HAL_UART_RxCpltCallback+0x54>)
 800019c:	7011      	strb	r1, [r2, #0]
 800019e:	461a      	mov	r2, r3
 80001a0:	4b0d      	ldr	r3, [pc, #52]	; (80001d8 <HAL_UART_RxCpltCallback+0x58>)
 80001a2:	7819      	ldrb	r1, [r3, #0]
 80001a4:	4b0d      	ldr	r3, [pc, #52]	; (80001dc <HAL_UART_RxCpltCallback+0x5c>)
 80001a6:	5499      	strb	r1, [r3, r2]
        if (uart_index_buffer == MAX_UART_BUFFER_SIZE) {
 80001a8:	4b0a      	ldr	r3, [pc, #40]	; (80001d4 <HAL_UART_RxCpltCallback+0x54>)
 80001aa:	781b      	ldrb	r3, [r3, #0]
 80001ac:	2b1e      	cmp	r3, #30
 80001ae:	d102      	bne.n	80001b6 <HAL_UART_RxCpltCallback+0x36>
            uart_index_buffer = 0;
 80001b0:	4b08      	ldr	r3, [pc, #32]	; (80001d4 <HAL_UART_RxCpltCallback+0x54>)
 80001b2:	2200      	movs	r2, #0
 80001b4:	701a      	strb	r2, [r3, #0]
        }
        uart_buffer_flag = 1;
 80001b6:	4b0a      	ldr	r3, [pc, #40]	; (80001e0 <HAL_UART_RxCpltCallback+0x60>)
 80001b8:	2201      	movs	r2, #1
 80001ba:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_IT(&huart2, &UART_VALUE, 1);
 80001bc:	2201      	movs	r2, #1
 80001be:	4906      	ldr	r1, [pc, #24]	; (80001d8 <HAL_UART_RxCpltCallback+0x58>)
 80001c0:	4808      	ldr	r0, [pc, #32]	; (80001e4 <HAL_UART_RxCpltCallback+0x64>)
 80001c2:	f003 fa16 	bl	80035f2 <HAL_UART_Receive_IT>
    }
}
 80001c6:	bf00      	nop
 80001c8:	3708      	adds	r7, #8
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bd80      	pop	{r7, pc}
 80001ce:	bf00      	nop
 80001d0:	40004400 	.word	0x40004400
 80001d4:	200000c2 	.word	0x200000c2
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	200000a4 	.word	0x200000a4
 80001e0:	200000c3 	.word	0x200000c3
 80001e4:	200001b0 	.word	0x200001b0

080001e8 <initButton>:
static uint8_t flagForButtonPress[N0_OF_BUTTONS];
static uint8_t flagForButtonLongPress[N0_OF_BUTTONS];
// we define counter for automatically decreasing.
static uint16_t counterForButtonLongPress[N0_OF_BUTTONS];

void initButton(){
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
    for (int i = 0; i < N0_OF_BUTTONS; i++) {
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e026      	b.n	8000242 <initButton+0x5a>
        buttonBuffer0[i] = BUTTON_IS_RELEASED;
 80001f4:	4a17      	ldr	r2, [pc, #92]	; (8000254 <initButton+0x6c>)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	4413      	add	r3, r2
 80001fa:	2201      	movs	r2, #1
 80001fc:	701a      	strb	r2, [r3, #0]
        buttonBuffer1[i] = BUTTON_IS_RELEASED;
 80001fe:	4a16      	ldr	r2, [pc, #88]	; (8000258 <initButton+0x70>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	4413      	add	r3, r2
 8000204:	2201      	movs	r2, #1
 8000206:	701a      	strb	r2, [r3, #0]
        buttonBuffer2[i] = BUTTON_IS_RELEASED;
 8000208:	4a14      	ldr	r2, [pc, #80]	; (800025c <initButton+0x74>)
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	4413      	add	r3, r2
 800020e:	2201      	movs	r2, #1
 8000210:	701a      	strb	r2, [r3, #0]
        buttonBuffer3[i] = BUTTON_IS_RELEASED;
 8000212:	4a13      	ldr	r2, [pc, #76]	; (8000260 <initButton+0x78>)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	4413      	add	r3, r2
 8000218:	2201      	movs	r2, #1
 800021a:	701a      	strb	r2, [r3, #0]

        flagForButtonLongPress[i] = 0;
 800021c:	4a11      	ldr	r2, [pc, #68]	; (8000264 <initButton+0x7c>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	4413      	add	r3, r2
 8000222:	2200      	movs	r2, #0
 8000224:	701a      	strb	r2, [r3, #0]
        flagForButtonPress[i] = 0;
 8000226:	4a10      	ldr	r2, [pc, #64]	; (8000268 <initButton+0x80>)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	4413      	add	r3, r2
 800022c:	2200      	movs	r2, #0
 800022e:	701a      	strb	r2, [r3, #0]
        counterForButtonLongPress[i] = DURATION_FOR_LONG_PRESS;
 8000230:	4a0e      	ldr	r2, [pc, #56]	; (800026c <initButton+0x84>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000238:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < N0_OF_BUTTONS; i++) {
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	3301      	adds	r3, #1
 8000240:	607b      	str	r3, [r7, #4]
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	2b03      	cmp	r3, #3
 8000246:	ddd5      	ble.n	80001f4 <initButton+0xc>
    }
}
 8000248:	bf00      	nop
 800024a:	bf00      	nop
 800024c:	370c      	adds	r7, #12
 800024e:	46bd      	mov	sp, r7
 8000250:	bc80      	pop	{r7}
 8000252:	4770      	bx	lr
 8000254:	200000c4 	.word	0x200000c4
 8000258:	200000c8 	.word	0x200000c8
 800025c:	200000cc 	.word	0x200000cc
 8000260:	200000d0 	.word	0x200000d0
 8000264:	200000d8 	.word	0x200000d8
 8000268:	200000d4 	.word	0x200000d4
 800026c:	200000dc 	.word	0x200000dc

08000270 <button_reading>:

void button_reading(void) {
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
    for (int i = 0; i < N0_OF_BUTTONS; i++) {
 8000276:	2300      	movs	r3, #0
 8000278:	607b      	str	r3, [r7, #4]
 800027a:	e0a6      	b.n	80003ca <button_reading+0x15a>
        buttonBuffer2[i] = buttonBuffer1[i];
 800027c:	4a57      	ldr	r2, [pc, #348]	; (80003dc <button_reading+0x16c>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	4413      	add	r3, r2
 8000282:	7819      	ldrb	r1, [r3, #0]
 8000284:	4a56      	ldr	r2, [pc, #344]	; (80003e0 <button_reading+0x170>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	4413      	add	r3, r2
 800028a:	460a      	mov	r2, r1
 800028c:	701a      	strb	r2, [r3, #0]
        buttonBuffer1[i] = buttonBuffer0[i];
 800028e:	4a55      	ldr	r2, [pc, #340]	; (80003e4 <button_reading+0x174>)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	4413      	add	r3, r2
 8000294:	7819      	ldrb	r1, [r3, #0]
 8000296:	4a51      	ldr	r2, [pc, #324]	; (80003dc <button_reading+0x16c>)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	4413      	add	r3, r2
 800029c:	460a      	mov	r2, r1
 800029e:	701a      	strb	r2, [r3, #0]
        switch (i) {
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	2b03      	cmp	r3, #3
 80002a4:	d83a      	bhi.n	800031c <button_reading+0xac>
 80002a6:	a201      	add	r2, pc, #4	; (adr r2, 80002ac <button_reading+0x3c>)
 80002a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ac:	080002bd 	.word	0x080002bd
 80002b0:	080002d5 	.word	0x080002d5
 80002b4:	080002ed 	.word	0x080002ed
 80002b8:	08000305 	.word	0x08000305
            case 0:
                buttonBuffer0[i] = HAL_GPIO_ReadPin(BUTTON0_GPIO_Port, BUTTON0_Pin);
 80002bc:	2101      	movs	r1, #1
 80002be:	484a      	ldr	r0, [pc, #296]	; (80003e8 <button_reading+0x178>)
 80002c0:	f001 fcf8 	bl	8001cb4 <HAL_GPIO_ReadPin>
 80002c4:	4603      	mov	r3, r0
 80002c6:	4619      	mov	r1, r3
 80002c8:	4a46      	ldr	r2, [pc, #280]	; (80003e4 <button_reading+0x174>)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	4413      	add	r3, r2
 80002ce:	460a      	mov	r2, r1
 80002d0:	701a      	strb	r2, [r3, #0]
                break;
 80002d2:	e023      	b.n	800031c <button_reading+0xac>
            case 1:
                buttonBuffer0[i] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80002d4:	2102      	movs	r1, #2
 80002d6:	4844      	ldr	r0, [pc, #272]	; (80003e8 <button_reading+0x178>)
 80002d8:	f001 fcec 	bl	8001cb4 <HAL_GPIO_ReadPin>
 80002dc:	4603      	mov	r3, r0
 80002de:	4619      	mov	r1, r3
 80002e0:	4a40      	ldr	r2, [pc, #256]	; (80003e4 <button_reading+0x174>)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	4413      	add	r3, r2
 80002e6:	460a      	mov	r2, r1
 80002e8:	701a      	strb	r2, [r3, #0]
                break;
 80002ea:	e017      	b.n	800031c <button_reading+0xac>
            case 2:
                buttonBuffer0[i] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 80002ec:	2110      	movs	r1, #16
 80002ee:	483e      	ldr	r0, [pc, #248]	; (80003e8 <button_reading+0x178>)
 80002f0:	f001 fce0 	bl	8001cb4 <HAL_GPIO_ReadPin>
 80002f4:	4603      	mov	r3, r0
 80002f6:	4619      	mov	r1, r3
 80002f8:	4a3a      	ldr	r2, [pc, #232]	; (80003e4 <button_reading+0x174>)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	4413      	add	r3, r2
 80002fe:	460a      	mov	r2, r1
 8000300:	701a      	strb	r2, [r3, #0]
                break;
 8000302:	e00b      	b.n	800031c <button_reading+0xac>
            case 3:
				buttonBuffer0[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 8000304:	2101      	movs	r1, #1
 8000306:	4839      	ldr	r0, [pc, #228]	; (80003ec <button_reading+0x17c>)
 8000308:	f001 fcd4 	bl	8001cb4 <HAL_GPIO_ReadPin>
 800030c:	4603      	mov	r3, r0
 800030e:	4619      	mov	r1, r3
 8000310:	4a34      	ldr	r2, [pc, #208]	; (80003e4 <button_reading+0x174>)
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4413      	add	r3, r2
 8000316:	460a      	mov	r2, r1
 8000318:	701a      	strb	r2, [r3, #0]
				break;
 800031a:	bf00      	nop
        }
        if ((buttonBuffer1[i] == buttonBuffer0[i]) && (buttonBuffer1[i] == buttonBuffer2[i])) {
 800031c:	4a2f      	ldr	r2, [pc, #188]	; (80003dc <button_reading+0x16c>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4413      	add	r3, r2
 8000322:	781a      	ldrb	r2, [r3, #0]
 8000324:	492f      	ldr	r1, [pc, #188]	; (80003e4 <button_reading+0x174>)
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	440b      	add	r3, r1
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	429a      	cmp	r2, r3
 800032e:	d149      	bne.n	80003c4 <button_reading+0x154>
 8000330:	4a2a      	ldr	r2, [pc, #168]	; (80003dc <button_reading+0x16c>)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4413      	add	r3, r2
 8000336:	781a      	ldrb	r2, [r3, #0]
 8000338:	4929      	ldr	r1, [pc, #164]	; (80003e0 <button_reading+0x170>)
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	440b      	add	r3, r1
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	429a      	cmp	r2, r3
 8000342:	d13f      	bne.n	80003c4 <button_reading+0x154>
            if (buttonBuffer2[i] != buttonBuffer3[i]) {
 8000344:	4a26      	ldr	r2, [pc, #152]	; (80003e0 <button_reading+0x170>)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	4413      	add	r3, r2
 800034a:	781a      	ldrb	r2, [r3, #0]
 800034c:	4928      	ldr	r1, [pc, #160]	; (80003f0 <button_reading+0x180>)
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	440b      	add	r3, r1
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	429a      	cmp	r2, r3
 8000356:	d01a      	beq.n	800038e <button_reading+0x11e>
                buttonBuffer3[i] = buttonBuffer2[i];
 8000358:	4a21      	ldr	r2, [pc, #132]	; (80003e0 <button_reading+0x170>)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	4413      	add	r3, r2
 800035e:	7819      	ldrb	r1, [r3, #0]
 8000360:	4a23      	ldr	r2, [pc, #140]	; (80003f0 <button_reading+0x180>)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	4413      	add	r3, r2
 8000366:	460a      	mov	r2, r1
 8000368:	701a      	strb	r2, [r3, #0]
                if (buttonBuffer3[i] == BUTTON_IS_PRESSED) {
 800036a:	4a21      	ldr	r2, [pc, #132]	; (80003f0 <button_reading+0x180>)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	4413      	add	r3, r2
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	2b00      	cmp	r3, #0
 8000374:	d126      	bne.n	80003c4 <button_reading+0x154>
                    counterForButtonLongPress[i] = DURATION_FOR_LONG_PRESS;
 8000376:	4a1f      	ldr	r2, [pc, #124]	; (80003f4 <button_reading+0x184>)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800037e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    flagForButtonPress[i] = 1;
 8000382:	4a1d      	ldr	r2, [pc, #116]	; (80003f8 <button_reading+0x188>)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	4413      	add	r3, r2
 8000388:	2201      	movs	r2, #1
 800038a:	701a      	strb	r2, [r3, #0]
 800038c:	e01a      	b.n	80003c4 <button_reading+0x154>
                }
            } else {
                counterForButtonLongPress[i]--;
 800038e:	4a19      	ldr	r2, [pc, #100]	; (80003f4 <button_reading+0x184>)
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000396:	3b01      	subs	r3, #1
 8000398:	b299      	uxth	r1, r3
 800039a:	4a16      	ldr	r2, [pc, #88]	; (80003f4 <button_reading+0x184>)
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                if (counterForButtonLongPress[i] == 0) {
 80003a2:	4a14      	ldr	r2, [pc, #80]	; (80003f4 <button_reading+0x184>)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d10a      	bne.n	80003c4 <button_reading+0x154>
                    counterForButtonLongPress[i] = DURATION_FOR_LONG_PRESS;
 80003ae:	4a11      	ldr	r2, [pc, #68]	; (80003f4 <button_reading+0x184>)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80003b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    flagForButtonLongPress[i] = 1;
 80003ba:	4a10      	ldr	r2, [pc, #64]	; (80003fc <button_reading+0x18c>)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	4413      	add	r3, r2
 80003c0:	2201      	movs	r2, #1
 80003c2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < N0_OF_BUTTONS; i++) {
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	3301      	adds	r3, #1
 80003c8:	607b      	str	r3, [r7, #4]
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	2b03      	cmp	r3, #3
 80003ce:	f77f af55 	ble.w	800027c <button_reading+0xc>
                }
            }
        }
    }
}
 80003d2:	bf00      	nop
 80003d4:	bf00      	nop
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	200000c8 	.word	0x200000c8
 80003e0:	200000cc 	.word	0x200000cc
 80003e4:	200000c4 	.word	0x200000c4
 80003e8:	40010800 	.word	0x40010800
 80003ec:	40010c00 	.word	0x40010c00
 80003f0:	200000d0 	.word	0x200000d0
 80003f4:	200000dc 	.word	0x200000dc
 80003f8:	200000d4 	.word	0x200000d4
 80003fc:	200000d8 	.word	0x200000d8

08000400 <is_button_pressed>:

//Checking a button is pressed or not
unsigned char is_button_pressed ( uint8_t index ){
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	4603      	mov	r3, r0
 8000408:	71fb      	strb	r3, [r7, #7]
    if( index >= N0_OF_BUTTONS ) return 0;
 800040a:	79fb      	ldrb	r3, [r7, #7]
 800040c:	2b03      	cmp	r3, #3
 800040e:	d901      	bls.n	8000414 <is_button_pressed+0x14>
 8000410:	2300      	movs	r3, #0
 8000412:	e00b      	b.n	800042c <is_button_pressed+0x2c>
    if(flagForButtonPress[index] == 1){
 8000414:	79fb      	ldrb	r3, [r7, #7]
 8000416:	4a08      	ldr	r2, [pc, #32]	; (8000438 <is_button_pressed+0x38>)
 8000418:	5cd3      	ldrb	r3, [r2, r3]
 800041a:	2b01      	cmp	r3, #1
 800041c:	d105      	bne.n	800042a <is_button_pressed+0x2a>
    	flagForButtonPress[index] = 0;
 800041e:	79fb      	ldrb	r3, [r7, #7]
 8000420:	4a05      	ldr	r2, [pc, #20]	; (8000438 <is_button_pressed+0x38>)
 8000422:	2100      	movs	r1, #0
 8000424:	54d1      	strb	r1, [r2, r3]
    	return 1;
 8000426:	2301      	movs	r3, #1
 8000428:	e000      	b.n	800042c <is_button_pressed+0x2c>
    }
    return 0;
 800042a:	2300      	movs	r3, #0
}
 800042c:	4618      	mov	r0, r3
 800042e:	370c      	adds	r7, #12
 8000430:	46bd      	mov	sp, r7
 8000432:	bc80      	pop	{r7}
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop
 8000438:	200000d4 	.word	0x200000d4

0800043c <resetPedestrianFlag>:
 *      Author: tango
 */

#include "fsm_for_pedestrian.h"

void resetPedestrianFlag(){
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
	BuzzerOff();								// Turn off the buzzer
 8000440:	f000 fc5c 	bl	8000cfc <BuzzerOff>
	timer_flag[TIMER_PEDESTRIAN_PERIOD] = 0;	// Reset the timer flag for pedestrian cycle
 8000444:	4b05      	ldr	r3, [pc, #20]	; (800045c <resetPedestrianFlag+0x20>)
 8000446:	2200      	movs	r2, #0
 8000448:	60da      	str	r2, [r3, #12]
	pedestrianDisplay(OFF);						// Turn off the pedestrian light
 800044a:	2000      	movs	r0, #0
 800044c:	f000 fbdc 	bl	8000c08 <pedestrianDisplay>
	flag_pedestrian = 0;						// Reset the pedestrian flag to prevent pedestrian crossing
 8000450:	4b03      	ldr	r3, [pc, #12]	; (8000460 <resetPedestrianFlag+0x24>)
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
}
 8000456:	bf00      	nop
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	2000020c 	.word	0x2000020c
 8000460:	200000e4 	.word	0x200000e4

08000464 <fsm_pedestrian>:

void fsm_pedestrian(){
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
	// If pedestrian flag = 1, begin the pedestrian fsm
	if(flag_pedestrian){
 8000468:	4b19      	ldr	r3, [pc, #100]	; (80004d0 <fsm_pedestrian+0x6c>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	2b00      	cmp	r3, #0
 800046e:	d026      	beq.n	80004be <fsm_pedestrian+0x5a>
		switch(TRAFFIC_STATUS){
 8000470:	4b18      	ldr	r3, [pc, #96]	; (80004d4 <fsm_pedestrian+0x70>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	3b02      	subs	r3, #2
 8000476:	2b03      	cmp	r3, #3
 8000478:	d81e      	bhi.n	80004b8 <fsm_pedestrian+0x54>
 800047a:	a201      	add	r2, pc, #4	; (adr r2, 8000480 <fsm_pedestrian+0x1c>)
 800047c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000480:	08000491 	.word	0x08000491
 8000484:	08000499 	.word	0x08000499
 8000488:	080004a5 	.word	0x080004a5
 800048c:	080004b1 	.word	0x080004b1
			case RED1_GREEN2:
				pedestrianDisplay(GREEN);			// Display green light for pedestrians
 8000490:	2003      	movs	r0, #3
 8000492:	f000 fbb9 	bl	8000c08 <pedestrianDisplay>
				break;
 8000496:	e013      	b.n	80004c0 <fsm_pedestrian+0x5c>
			case RED1_YELLOW2:
				/* Remaining time for pedestrians to cross the road is running out
				 *Turn on the buzzer for alert
				 */
				pedestrianDisplay(GREEN);
 8000498:	2003      	movs	r0, #3
 800049a:	f000 fbb5 	bl	8000c08 <pedestrianDisplay>
				BuzzerOn();
 800049e:	f000 fc05 	bl	8000cac <BuzzerOn>
				break;
 80004a2:	e00d      	b.n	80004c0 <fsm_pedestrian+0x5c>
			case GREEN1_RED2:
				pedestrianDisplay(RED);				// Display red light for pedestrians
 80004a4:	2001      	movs	r0, #1
 80004a6:	f000 fbaf 	bl	8000c08 <pedestrianDisplay>
				BuzzerOff();						// Turn off the buzzer
 80004aa:	f000 fc27 	bl	8000cfc <BuzzerOff>
				break;
 80004ae:	e007      	b.n	80004c0 <fsm_pedestrian+0x5c>
			case YELLOW1_RED2:
				pedestrianDisplay(RED);				// Display red light for pedestrians
 80004b0:	2001      	movs	r0, #1
 80004b2:	f000 fba9 	bl	8000c08 <pedestrianDisplay>
				break;
 80004b6:	e003      	b.n	80004c0 <fsm_pedestrian+0x5c>
			default:
				resetPedestrianFlag();				// By default reset the pedestrian flag
 80004b8:	f7ff ffc0 	bl	800043c <resetPedestrianFlag>
				break;
 80004bc:	e000      	b.n	80004c0 <fsm_pedestrian+0x5c>
		}
	}
 80004be:	bf00      	nop

	// After 2 period running reset the pedestrian flag
	if(timer_flag[TIMER_PEDESTRIAN_PERIOD]){
 80004c0:	4b05      	ldr	r3, [pc, #20]	; (80004d8 <fsm_pedestrian+0x74>)
 80004c2:	68db      	ldr	r3, [r3, #12]
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <fsm_pedestrian+0x68>
		resetPedestrianFlag();
 80004c8:	f7ff ffb8 	bl	800043c <resetPedestrianFlag>
	}
}
 80004cc:	bf00      	nop
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	200000e4 	.word	0x200000e4
 80004d4:	20000000 	.word	0x20000000
 80004d8:	2000020c 	.word	0x2000020c

080004dc <fsm_function>:
int GREEN_TIME_TEMP = 0;            // Temporary storage for green light duration

int TRAFFIC_ONE_PERIOD = 0;             // Total duration of one complete traffic light cycle in seconds

// Function to handle the traffic light state machine
void fsm_function(){
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	switch(TRAFFIC_STATUS){
 80004e0:	4bac      	ldr	r3, [pc, #688]	; (8000794 <fsm_function+0x2b8>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	3b01      	subs	r3, #1
 80004e6:	2b2a      	cmp	r3, #42	; 0x2a
 80004e8:	f200 8289 	bhi.w	80009fe <fsm_function+0x522>
 80004ec:	a201      	add	r2, pc, #4	; (adr r2, 80004f4 <fsm_function+0x18>)
 80004ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f2:	bf00      	nop
 80004f4:	080005a1 	.word	0x080005a1
 80004f8:	080005e5 	.word	0x080005e5
 80004fc:	0800066f 	.word	0x0800066f
 8000500:	08000701 	.word	0x08000701
 8000504:	080007b5 	.word	0x080007b5
 8000508:	080009ff 	.word	0x080009ff
 800050c:	080009ff 	.word	0x080009ff
 8000510:	080009ff 	.word	0x080009ff
 8000514:	080009ff 	.word	0x080009ff
 8000518:	080009ff 	.word	0x080009ff
 800051c:	080009ff 	.word	0x080009ff
 8000520:	080009ff 	.word	0x080009ff
 8000524:	080009ff 	.word	0x080009ff
 8000528:	080009ff 	.word	0x080009ff
 800052c:	080009ff 	.word	0x080009ff
 8000530:	080009ff 	.word	0x080009ff
 8000534:	080009ff 	.word	0x080009ff
 8000538:	080009ff 	.word	0x080009ff
 800053c:	080009ff 	.word	0x080009ff
 8000540:	080009ff 	.word	0x080009ff
 8000544:	080009ff 	.word	0x080009ff
 8000548:	080009ff 	.word	0x080009ff
 800054c:	080009ff 	.word	0x080009ff
 8000550:	080009ff 	.word	0x080009ff
 8000554:	080009ff 	.word	0x080009ff
 8000558:	080009ff 	.word	0x080009ff
 800055c:	080009ff 	.word	0x080009ff
 8000560:	080009ff 	.word	0x080009ff
 8000564:	080009ff 	.word	0x080009ff
 8000568:	080009ff 	.word	0x080009ff
 800056c:	080009ff 	.word	0x080009ff
 8000570:	080009ff 	.word	0x080009ff
 8000574:	080009ff 	.word	0x080009ff
 8000578:	080009ff 	.word	0x080009ff
 800057c:	080009ff 	.word	0x080009ff
 8000580:	080009ff 	.word	0x080009ff
 8000584:	080009ff 	.word	0x080009ff
 8000588:	080009ff 	.word	0x080009ff
 800058c:	080009ff 	.word	0x080009ff
 8000590:	080009ff 	.word	0x080009ff
 8000594:	08000847 	.word	0x08000847
 8000598:	080008c7 	.word	0x080008c7
 800059c:	08000945 	.word	0x08000945
		// CASE INIT
		case INIT:
			TRAFFIC_STATUS = RED1_GREEN2;
 80005a0:	4b7c      	ldr	r3, [pc, #496]	; (8000794 <fsm_function+0x2b8>)
 80005a2:	2202      	movs	r2, #2
 80005a4:	601a      	str	r2, [r3, #0]
			// INITIALIZE
			setTimer(GREEN_TIME*1000, TIMER_FSM_STATE);
 80005a6:	4b7c      	ldr	r3, [pc, #496]	; (8000798 <fsm_function+0x2bc>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005ae:	fb02 f303 	mul.w	r3, r2, r3
 80005b2:	2101      	movs	r1, #1
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 fddd 	bl	8001174 <setTimer>
			TRAFFIC_COUNTER = RED_TIME;
 80005ba:	4b78      	ldr	r3, [pc, #480]	; (800079c <fsm_function+0x2c0>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a78      	ldr	r2, [pc, #480]	; (80007a0 <fsm_function+0x2c4>)
 80005c0:	6013      	str	r3, [r2, #0]
			trafficDisplay1(OFF);
 80005c2:	2000      	movs	r0, #0
 80005c4:	f000 fa42 	bl	8000a4c <trafficDisplay1>
			trafficDisplay2(OFF);
 80005c8:	2000      	movs	r0, #0
 80005ca:	f000 fa8d 	bl	8000ae8 <trafficDisplay2>
			TRAFFIC_ONE_PERIOD = RED_TIME + GREEN_TIME + YELLOW_TIME;
 80005ce:	4b73      	ldr	r3, [pc, #460]	; (800079c <fsm_function+0x2c0>)
 80005d0:	681a      	ldr	r2, [r3, #0]
 80005d2:	4b71      	ldr	r3, [pc, #452]	; (8000798 <fsm_function+0x2bc>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	441a      	add	r2, r3
 80005d8:	4b72      	ldr	r3, [pc, #456]	; (80007a4 <fsm_function+0x2c8>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4413      	add	r3, r2
 80005de:	4a72      	ldr	r2, [pc, #456]	; (80007a8 <fsm_function+0x2cc>)
 80005e0:	6013      	str	r3, [r2, #0]
			break;
 80005e2:	e21b      	b.n	8000a1c <fsm_function+0x540>

		// CASE RED - GREEN
		case RED1_GREEN2:
			trafficDisplay1(RED);
 80005e4:	2001      	movs	r0, #1
 80005e6:	f000 fa31 	bl	8000a4c <trafficDisplay1>
			trafficDisplay2(GREEN);
 80005ea:	2003      	movs	r0, #3
 80005ec:	f000 fa7c 	bl	8000ae8 <trafficDisplay2>
			// DECREMENT EACH SECOND
			if(timer_flag[TIMER_FOR_UART] == 1){
 80005f0:	4b6e      	ldr	r3, [pc, #440]	; (80007ac <fsm_function+0x2d0>)
 80005f2:	689b      	ldr	r3, [r3, #8]
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	d10b      	bne.n	8000610 <fsm_function+0x134>
				TRAFFIC_COUNTER--;
 80005f8:	4b69      	ldr	r3, [pc, #420]	; (80007a0 <fsm_function+0x2c4>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	3b01      	subs	r3, #1
 80005fe:	4a68      	ldr	r2, [pc, #416]	; (80007a0 <fsm_function+0x2c4>)
 8000600:	6013      	str	r3, [r2, #0]
				setTimer(1000, TIMER_FOR_UART);
 8000602:	2102      	movs	r1, #2
 8000604:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000608:	f000 fdb4 	bl	8001174 <setTimer>
				UART_transmit_counter();
 800060c:	f000 fb8e 	bl	8000d2c <UART_transmit_counter>
			}
			// NEXT STATUS SETTING
			if(timer_flag[TIMER_FSM_STATE] == 1){
 8000610:	4b66      	ldr	r3, [pc, #408]	; (80007ac <fsm_function+0x2d0>)
 8000612:	685b      	ldr	r3, [r3, #4]
 8000614:	2b01      	cmp	r3, #1
 8000616:	d10c      	bne.n	8000632 <fsm_function+0x156>
				setTimer(YELLOW_TIME*1000, TIMER_FSM_STATE);
 8000618:	4b62      	ldr	r3, [pc, #392]	; (80007a4 <fsm_function+0x2c8>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000620:	fb02 f303 	mul.w	r3, r2, r3
 8000624:	2101      	movs	r1, #1
 8000626:	4618      	mov	r0, r3
 8000628:	f000 fda4 	bl	8001174 <setTimer>
				TRAFFIC_STATUS = RED1_YELLOW2;
 800062c:	4b59      	ldr	r3, [pc, #356]	; (8000794 <fsm_function+0x2b8>)
 800062e:	2203      	movs	r2, #3
 8000630:	601a      	str	r2, [r3, #0]
			}
			// BUTTON CHANGE MODE PROCESSING
			if(is_button_pressed(BUTTON_MODE) == 1){
 8000632:	2000      	movs	r0, #0
 8000634:	f7ff fee4 	bl	8000400 <is_button_pressed>
 8000638:	4603      	mov	r3, r0
 800063a:	2b01      	cmp	r3, #1
 800063c:	d102      	bne.n	8000644 <fsm_function+0x168>
				TRAFFIC_STATUS = MODE_MODIFY_RED;
 800063e:	4b55      	ldr	r3, [pc, #340]	; (8000794 <fsm_function+0x2b8>)
 8000640:	2229      	movs	r2, #41	; 0x29
 8000642:	601a      	str	r2, [r3, #0]
			}
			// BUTTON FOR PEDESTRIAN PROCESSING
			if(is_button_pressed(BUTTON_PED) == 1){
 8000644:	2003      	movs	r0, #3
 8000646:	f7ff fedb 	bl	8000400 <is_button_pressed>
 800064a:	4603      	mov	r3, r0
 800064c:	2b01      	cmp	r3, #1
 800064e:	f040 81d8 	bne.w	8000a02 <fsm_function+0x526>
				setTimer(2000*TRAFFIC_ONE_PERIOD, TIMER_PEDESTRIAN_PERIOD);
 8000652:	4b55      	ldr	r3, [pc, #340]	; (80007a8 <fsm_function+0x2cc>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800065a:	fb02 f303 	mul.w	r3, r2, r3
 800065e:	2103      	movs	r1, #3
 8000660:	4618      	mov	r0, r3
 8000662:	f000 fd87 	bl	8001174 <setTimer>
				flag_pedestrian = 1;
 8000666:	4b52      	ldr	r3, [pc, #328]	; (80007b0 <fsm_function+0x2d4>)
 8000668:	2201      	movs	r2, #1
 800066a:	601a      	str	r2, [r3, #0]
			}
			break;
 800066c:	e1c9      	b.n	8000a02 <fsm_function+0x526>

		// CASE RED - YELLOW
		case RED1_YELLOW2:
			trafficDisplay1(RED);
 800066e:	2001      	movs	r0, #1
 8000670:	f000 f9ec 	bl	8000a4c <trafficDisplay1>
			trafficDisplay2(YELLOW);
 8000674:	2002      	movs	r0, #2
 8000676:	f000 fa37 	bl	8000ae8 <trafficDisplay2>
			// DECREMENT EACH SECOND
			if(timer_flag[TIMER_FOR_UART] == 1){
 800067a:	4b4c      	ldr	r3, [pc, #304]	; (80007ac <fsm_function+0x2d0>)
 800067c:	689b      	ldr	r3, [r3, #8]
 800067e:	2b01      	cmp	r3, #1
 8000680:	d10b      	bne.n	800069a <fsm_function+0x1be>
				TRAFFIC_COUNTER--;
 8000682:	4b47      	ldr	r3, [pc, #284]	; (80007a0 <fsm_function+0x2c4>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	3b01      	subs	r3, #1
 8000688:	4a45      	ldr	r2, [pc, #276]	; (80007a0 <fsm_function+0x2c4>)
 800068a:	6013      	str	r3, [r2, #0]
				setTimer(1000, TIMER_FOR_UART);
 800068c:	2102      	movs	r1, #2
 800068e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000692:	f000 fd6f 	bl	8001174 <setTimer>
				UART_transmit_counter();
 8000696:	f000 fb49 	bl	8000d2c <UART_transmit_counter>
			}
			// NEXT STATUS SETTING
			if(timer_flag[TIMER_FSM_STATE] == 1){
 800069a:	4b44      	ldr	r3, [pc, #272]	; (80007ac <fsm_function+0x2d0>)
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	2b01      	cmp	r3, #1
 80006a0:	d110      	bne.n	80006c4 <fsm_function+0x1e8>
				setTimer(GREEN_TIME*1000, TIMER_FSM_STATE);
 80006a2:	4b3d      	ldr	r3, [pc, #244]	; (8000798 <fsm_function+0x2bc>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006aa:	fb02 f303 	mul.w	r3, r2, r3
 80006ae:	2101      	movs	r1, #1
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 fd5f 	bl	8001174 <setTimer>
				TRAFFIC_STATUS = GREEN1_RED2;
 80006b6:	4b37      	ldr	r3, [pc, #220]	; (8000794 <fsm_function+0x2b8>)
 80006b8:	2204      	movs	r2, #4
 80006ba:	601a      	str	r2, [r3, #0]
				TRAFFIC_COUNTER = GREEN_TIME;
 80006bc:	4b36      	ldr	r3, [pc, #216]	; (8000798 <fsm_function+0x2bc>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a37      	ldr	r2, [pc, #220]	; (80007a0 <fsm_function+0x2c4>)
 80006c2:	6013      	str	r3, [r2, #0]
			}
			// BUTTON CHANGE MODE PROCESSING
			if(is_button_pressed(BUTTON_MODE) == 1){
 80006c4:	2000      	movs	r0, #0
 80006c6:	f7ff fe9b 	bl	8000400 <is_button_pressed>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d102      	bne.n	80006d6 <fsm_function+0x1fa>
				TRAFFIC_STATUS = MODE_MODIFY_RED;
 80006d0:	4b30      	ldr	r3, [pc, #192]	; (8000794 <fsm_function+0x2b8>)
 80006d2:	2229      	movs	r2, #41	; 0x29
 80006d4:	601a      	str	r2, [r3, #0]
			}
			// BUTTON FOR PEDESTRIAN PROCESSING
			if(is_button_pressed(BUTTON_PED) == 1){
 80006d6:	2003      	movs	r0, #3
 80006d8:	f7ff fe92 	bl	8000400 <is_button_pressed>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b01      	cmp	r3, #1
 80006e0:	f040 8191 	bne.w	8000a06 <fsm_function+0x52a>
				setTimer(2000*TRAFFIC_ONE_PERIOD, TIMER_PEDESTRIAN_PERIOD);
 80006e4:	4b30      	ldr	r3, [pc, #192]	; (80007a8 <fsm_function+0x2cc>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80006ec:	fb02 f303 	mul.w	r3, r2, r3
 80006f0:	2103      	movs	r1, #3
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 fd3e 	bl	8001174 <setTimer>
				flag_pedestrian = 1;
 80006f8:	4b2d      	ldr	r3, [pc, #180]	; (80007b0 <fsm_function+0x2d4>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	601a      	str	r2, [r3, #0]
			}
			break;
 80006fe:	e182      	b.n	8000a06 <fsm_function+0x52a>

		// CASE GREEN - RED
		case GREEN1_RED2:
			trafficDisplay1(GREEN);
 8000700:	2003      	movs	r0, #3
 8000702:	f000 f9a3 	bl	8000a4c <trafficDisplay1>
			trafficDisplay2(RED);
 8000706:	2001      	movs	r0, #1
 8000708:	f000 f9ee 	bl	8000ae8 <trafficDisplay2>
			// DECREMENT EACH SECOND
			if(timer_flag[TIMER_FOR_UART] == 1){
 800070c:	4b27      	ldr	r3, [pc, #156]	; (80007ac <fsm_function+0x2d0>)
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	2b01      	cmp	r3, #1
 8000712:	d10b      	bne.n	800072c <fsm_function+0x250>
				TRAFFIC_COUNTER--;
 8000714:	4b22      	ldr	r3, [pc, #136]	; (80007a0 <fsm_function+0x2c4>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	3b01      	subs	r3, #1
 800071a:	4a21      	ldr	r2, [pc, #132]	; (80007a0 <fsm_function+0x2c4>)
 800071c:	6013      	str	r3, [r2, #0]
				setTimer(1000, TIMER_FOR_UART);
 800071e:	2102      	movs	r1, #2
 8000720:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000724:	f000 fd26 	bl	8001174 <setTimer>
				UART_transmit_counter();
 8000728:	f000 fb00 	bl	8000d2c <UART_transmit_counter>
			}
			// NEXT STATUS SETTING
			if(timer_flag[TIMER_FSM_STATE] == 1){
 800072c:	4b1f      	ldr	r3, [pc, #124]	; (80007ac <fsm_function+0x2d0>)
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	2b01      	cmp	r3, #1
 8000732:	d110      	bne.n	8000756 <fsm_function+0x27a>
				setTimer(YELLOW_TIME*1000, TIMER_FSM_STATE);
 8000734:	4b1b      	ldr	r3, [pc, #108]	; (80007a4 <fsm_function+0x2c8>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800073c:	fb02 f303 	mul.w	r3, r2, r3
 8000740:	2101      	movs	r1, #1
 8000742:	4618      	mov	r0, r3
 8000744:	f000 fd16 	bl	8001174 <setTimer>
				TRAFFIC_STATUS = YELLOW1_RED2;
 8000748:	4b12      	ldr	r3, [pc, #72]	; (8000794 <fsm_function+0x2b8>)
 800074a:	2205      	movs	r2, #5
 800074c:	601a      	str	r2, [r3, #0]
				TRAFFIC_COUNTER = YELLOW_TIME;
 800074e:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <fsm_function+0x2c8>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a13      	ldr	r2, [pc, #76]	; (80007a0 <fsm_function+0x2c4>)
 8000754:	6013      	str	r3, [r2, #0]
			}
			// BUTTON CHANGE MODE PROCESSING
			if(is_button_pressed(BUTTON_MODE) == 1){
 8000756:	2000      	movs	r0, #0
 8000758:	f7ff fe52 	bl	8000400 <is_button_pressed>
 800075c:	4603      	mov	r3, r0
 800075e:	2b01      	cmp	r3, #1
 8000760:	d102      	bne.n	8000768 <fsm_function+0x28c>
				TRAFFIC_STATUS = MODE_MODIFY_RED;
 8000762:	4b0c      	ldr	r3, [pc, #48]	; (8000794 <fsm_function+0x2b8>)
 8000764:	2229      	movs	r2, #41	; 0x29
 8000766:	601a      	str	r2, [r3, #0]
			}
			// BUTTON FOR PEDESTRIAN PROCESSING
			if(is_button_pressed(BUTTON_PED) == 1){
 8000768:	2003      	movs	r0, #3
 800076a:	f7ff fe49 	bl	8000400 <is_button_pressed>
 800076e:	4603      	mov	r3, r0
 8000770:	2b01      	cmp	r3, #1
 8000772:	f040 814a 	bne.w	8000a0a <fsm_function+0x52e>
				setTimer(2000*TRAFFIC_ONE_PERIOD, TIMER_PEDESTRIAN_PERIOD);
 8000776:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <fsm_function+0x2cc>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800077e:	fb02 f303 	mul.w	r3, r2, r3
 8000782:	2103      	movs	r1, #3
 8000784:	4618      	mov	r0, r3
 8000786:	f000 fcf5 	bl	8001174 <setTimer>
				flag_pedestrian = 1;
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <fsm_function+0x2d4>)
 800078c:	2201      	movs	r2, #1
 800078e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000790:	e13b      	b.n	8000a0a <fsm_function+0x52e>
 8000792:	bf00      	nop
 8000794:	20000000 	.word	0x20000000
 8000798:	20000008 	.word	0x20000008
 800079c:	2000000c 	.word	0x2000000c
 80007a0:	200000e8 	.word	0x200000e8
 80007a4:	20000004 	.word	0x20000004
 80007a8:	200000f8 	.word	0x200000f8
 80007ac:	2000020c 	.word	0x2000020c
 80007b0:	200000e4 	.word	0x200000e4

		// CASE YELLOW - RED
		case YELLOW1_RED2:
			trafficDisplay1(YELLOW);
 80007b4:	2002      	movs	r0, #2
 80007b6:	f000 f949 	bl	8000a4c <trafficDisplay1>
			trafficDisplay2(RED);
 80007ba:	2001      	movs	r0, #1
 80007bc:	f000 f994 	bl	8000ae8 <trafficDisplay2>
			// DECREMENT EACH SECOND
			if(timer_flag[TIMER_FOR_UART] == 1){
 80007c0:	4b97      	ldr	r3, [pc, #604]	; (8000a20 <fsm_function+0x544>)
 80007c2:	689b      	ldr	r3, [r3, #8]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d10b      	bne.n	80007e0 <fsm_function+0x304>
				TRAFFIC_COUNTER--;
 80007c8:	4b96      	ldr	r3, [pc, #600]	; (8000a24 <fsm_function+0x548>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	3b01      	subs	r3, #1
 80007ce:	4a95      	ldr	r2, [pc, #596]	; (8000a24 <fsm_function+0x548>)
 80007d0:	6013      	str	r3, [r2, #0]
				setTimer(1000, TIMER_FOR_UART);
 80007d2:	2102      	movs	r1, #2
 80007d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007d8:	f000 fccc 	bl	8001174 <setTimer>
				UART_transmit_counter();
 80007dc:	f000 faa6 	bl	8000d2c <UART_transmit_counter>
			}
			// NEXT STATUS SETTING
			if(timer_flag[TIMER_FSM_STATE] == 1){
 80007e0:	4b8f      	ldr	r3, [pc, #572]	; (8000a20 <fsm_function+0x544>)
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d110      	bne.n	800080a <fsm_function+0x32e>
				setTimer(GREEN_TIME*1000, TIMER_FSM_STATE);
 80007e8:	4b8f      	ldr	r3, [pc, #572]	; (8000a28 <fsm_function+0x54c>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007f0:	fb02 f303 	mul.w	r3, r2, r3
 80007f4:	2101      	movs	r1, #1
 80007f6:	4618      	mov	r0, r3
 80007f8:	f000 fcbc 	bl	8001174 <setTimer>
				TRAFFIC_STATUS = RED1_GREEN2;
 80007fc:	4b8b      	ldr	r3, [pc, #556]	; (8000a2c <fsm_function+0x550>)
 80007fe:	2202      	movs	r2, #2
 8000800:	601a      	str	r2, [r3, #0]
				TRAFFIC_COUNTER = RED_TIME;
 8000802:	4b8b      	ldr	r3, [pc, #556]	; (8000a30 <fsm_function+0x554>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a87      	ldr	r2, [pc, #540]	; (8000a24 <fsm_function+0x548>)
 8000808:	6013      	str	r3, [r2, #0]
			}
			// BUTTON CHANGE MODE PROCESSING
			if(is_button_pressed(BUTTON_MODE) == 1){
 800080a:	2000      	movs	r0, #0
 800080c:	f7ff fdf8 	bl	8000400 <is_button_pressed>
 8000810:	4603      	mov	r3, r0
 8000812:	2b01      	cmp	r3, #1
 8000814:	d102      	bne.n	800081c <fsm_function+0x340>
				TRAFFIC_STATUS = MODE_MODIFY_RED;
 8000816:	4b85      	ldr	r3, [pc, #532]	; (8000a2c <fsm_function+0x550>)
 8000818:	2229      	movs	r2, #41	; 0x29
 800081a:	601a      	str	r2, [r3, #0]
			}
			// BUTTON FOR PEDESTRIAN PROCESSING
			if(is_button_pressed(BUTTON_PED) == 1){
 800081c:	2003      	movs	r0, #3
 800081e:	f7ff fdef 	bl	8000400 <is_button_pressed>
 8000822:	4603      	mov	r3, r0
 8000824:	2b01      	cmp	r3, #1
 8000826:	f040 80f2 	bne.w	8000a0e <fsm_function+0x532>
				setTimer(2000*TRAFFIC_ONE_PERIOD, TIMER_PEDESTRIAN_PERIOD);
 800082a:	4b82      	ldr	r3, [pc, #520]	; (8000a34 <fsm_function+0x558>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000832:	fb02 f303 	mul.w	r3, r2, r3
 8000836:	2103      	movs	r1, #3
 8000838:	4618      	mov	r0, r3
 800083a:	f000 fc9b 	bl	8001174 <setTimer>
				flag_pedestrian = 1;
 800083e:	4b7e      	ldr	r3, [pc, #504]	; (8000a38 <fsm_function+0x55c>)
 8000840:	2201      	movs	r2, #1
 8000842:	601a      	str	r2, [r3, #0]
			}
			break;
 8000844:	e0e3      	b.n	8000a0e <fsm_function+0x532>

		case MODE_MODIFY_RED:
			// TOGGLE RED
			trafficToggle(RED);
 8000846:	2001      	movs	r0, #1
 8000848:	f000 f996 	bl	8000b78 <trafficToggle>
			// BUTTON 0 PRESSED
			if(is_button_pressed(BUTTON_MODE) == 1){
 800084c:	2000      	movs	r0, #0
 800084e:	f7ff fdd7 	bl	8000400 <is_button_pressed>
 8000852:	4603      	mov	r3, r0
 8000854:	2b01      	cmp	r3, #1
 8000856:	d102      	bne.n	800085e <fsm_function+0x382>
				TRAFFIC_STATUS = MODE_MODIFY_YELLOW;
 8000858:	4b74      	ldr	r3, [pc, #464]	; (8000a2c <fsm_function+0x550>)
 800085a:	222a      	movs	r2, #42	; 0x2a
 800085c:	601a      	str	r2, [r3, #0]
			}
			// BUTTON 1 PRESSED
			if(is_button_pressed(BUTTON_UP) == 1){
 800085e:	2001      	movs	r0, #1
 8000860:	f7ff fdce 	bl	8000400 <is_button_pressed>
 8000864:	4603      	mov	r3, r0
 8000866:	2b01      	cmp	r3, #1
 8000868:	d110      	bne.n	800088c <fsm_function+0x3b0>
				RED_TIME_TEMP = RED_TIME;
 800086a:	4b71      	ldr	r3, [pc, #452]	; (8000a30 <fsm_function+0x554>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a73      	ldr	r2, [pc, #460]	; (8000a3c <fsm_function+0x560>)
 8000870:	6013      	str	r3, [r2, #0]
				// ADD UP RED
				if(RED_TIME_TEMP >= 99){
 8000872:	4b72      	ldr	r3, [pc, #456]	; (8000a3c <fsm_function+0x560>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	2b62      	cmp	r3, #98	; 0x62
 8000878:	dd03      	ble.n	8000882 <fsm_function+0x3a6>
					RED_TIME_TEMP = 0;
 800087a:	4b70      	ldr	r3, [pc, #448]	; (8000a3c <fsm_function+0x560>)
 800087c:	2200      	movs	r2, #0
 800087e:	601a      	str	r2, [r3, #0]
 8000880:	e004      	b.n	800088c <fsm_function+0x3b0>
				}
				else{
					RED_TIME_TEMP++;
 8000882:	4b6e      	ldr	r3, [pc, #440]	; (8000a3c <fsm_function+0x560>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	3301      	adds	r3, #1
 8000888:	4a6c      	ldr	r2, [pc, #432]	; (8000a3c <fsm_function+0x560>)
 800088a:	6013      	str	r3, [r2, #0]
				}
			}
			// BUTTON 2 PRESSED
			if(is_button_pressed(BUTTON_SAVE) == 1){
 800088c:	2002      	movs	r0, #2
 800088e:	f7ff fdb7 	bl	8000400 <is_button_pressed>
 8000892:	4603      	mov	r3, r0
 8000894:	2b01      	cmp	r3, #1
 8000896:	f040 80bc 	bne.w	8000a12 <fsm_function+0x536>
				// SAVE
				RED_TIME = RED_TIME_TEMP;
 800089a:	4b68      	ldr	r3, [pc, #416]	; (8000a3c <fsm_function+0x560>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a64      	ldr	r2, [pc, #400]	; (8000a30 <fsm_function+0x554>)
 80008a0:	6013      	str	r3, [r2, #0]
				// RESET CONDITION
				YELLOW_TIME = RED_TIME - GREEN_TIME;
 80008a2:	4b63      	ldr	r3, [pc, #396]	; (8000a30 <fsm_function+0x554>)
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	4b60      	ldr	r3, [pc, #384]	; (8000a28 <fsm_function+0x54c>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	1ad3      	subs	r3, r2, r3
 80008ac:	4a64      	ldr	r2, [pc, #400]	; (8000a40 <fsm_function+0x564>)
 80008ae:	6013      	str	r3, [r2, #0]
				GREEN_TIME = RED_TIME - YELLOW_TIME;
 80008b0:	4b5f      	ldr	r3, [pc, #380]	; (8000a30 <fsm_function+0x554>)
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	4b62      	ldr	r3, [pc, #392]	; (8000a40 <fsm_function+0x564>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	1ad3      	subs	r3, r2, r3
 80008ba:	4a5b      	ldr	r2, [pc, #364]	; (8000a28 <fsm_function+0x54c>)
 80008bc:	6013      	str	r3, [r2, #0]

				TRAFFIC_STATUS = MODE_MODIFY_YELLOW;
 80008be:	4b5b      	ldr	r3, [pc, #364]	; (8000a2c <fsm_function+0x550>)
 80008c0:	222a      	movs	r2, #42	; 0x2a
 80008c2:	601a      	str	r2, [r3, #0]
			}
			break;
 80008c4:	e0a5      	b.n	8000a12 <fsm_function+0x536>

		case MODE_MODIFY_YELLOW:
			// TOGGLE RED
			trafficToggle(YELLOW);
 80008c6:	2002      	movs	r0, #2
 80008c8:	f000 f956 	bl	8000b78 <trafficToggle>
			// BUTTON 0 PRESSED
			if(is_button_pressed(BUTTON_MODE) == 1){
 80008cc:	2000      	movs	r0, #0
 80008ce:	f7ff fd97 	bl	8000400 <is_button_pressed>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d102      	bne.n	80008de <fsm_function+0x402>
				TRAFFIC_STATUS = MODE_MODIFY_GREEN;
 80008d8:	4b54      	ldr	r3, [pc, #336]	; (8000a2c <fsm_function+0x550>)
 80008da:	222b      	movs	r2, #43	; 0x2b
 80008dc:	601a      	str	r2, [r3, #0]
			}
			// BUTTON 1 PRESSED
			if(is_button_pressed(BUTTON_UP) == 1){
 80008de:	2001      	movs	r0, #1
 80008e0:	f7ff fd8e 	bl	8000400 <is_button_pressed>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b01      	cmp	r3, #1
 80008e8:	d110      	bne.n	800090c <fsm_function+0x430>
				YELLOW_TIME_TEMP = YELLOW_TIME;
 80008ea:	4b55      	ldr	r3, [pc, #340]	; (8000a40 <fsm_function+0x564>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a55      	ldr	r2, [pc, #340]	; (8000a44 <fsm_function+0x568>)
 80008f0:	6013      	str	r3, [r2, #0]
				// ADD UP YELLOW
				if(YELLOW_TIME_TEMP >= 99){
 80008f2:	4b54      	ldr	r3, [pc, #336]	; (8000a44 <fsm_function+0x568>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	2b62      	cmp	r3, #98	; 0x62
 80008f8:	dd03      	ble.n	8000902 <fsm_function+0x426>
					YELLOW_TIME_TEMP = 0;
 80008fa:	4b52      	ldr	r3, [pc, #328]	; (8000a44 <fsm_function+0x568>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	e004      	b.n	800090c <fsm_function+0x430>
				}
				else{
					YELLOW_TIME_TEMP++;
 8000902:	4b50      	ldr	r3, [pc, #320]	; (8000a44 <fsm_function+0x568>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	3301      	adds	r3, #1
 8000908:	4a4e      	ldr	r2, [pc, #312]	; (8000a44 <fsm_function+0x568>)
 800090a:	6013      	str	r3, [r2, #0]
				}
			}
			// BUTTON 2 PRESSED
			if(is_button_pressed(BUTTON_SAVE) == 1){
 800090c:	2002      	movs	r0, #2
 800090e:	f7ff fd77 	bl	8000400 <is_button_pressed>
 8000912:	4603      	mov	r3, r0
 8000914:	2b01      	cmp	r3, #1
 8000916:	d17e      	bne.n	8000a16 <fsm_function+0x53a>
				// SAVE
				YELLOW_TIME = YELLOW_TIME_TEMP;
 8000918:	4b4a      	ldr	r3, [pc, #296]	; (8000a44 <fsm_function+0x568>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a48      	ldr	r2, [pc, #288]	; (8000a40 <fsm_function+0x564>)
 800091e:	6013      	str	r3, [r2, #0]
				// RESET CONDITION
				GREEN_TIME = RED_TIME - YELLOW_TIME;
 8000920:	4b43      	ldr	r3, [pc, #268]	; (8000a30 <fsm_function+0x554>)
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	4b46      	ldr	r3, [pc, #280]	; (8000a40 <fsm_function+0x564>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	1ad3      	subs	r3, r2, r3
 800092a:	4a3f      	ldr	r2, [pc, #252]	; (8000a28 <fsm_function+0x54c>)
 800092c:	6013      	str	r3, [r2, #0]
				RED_TIME = YELLOW_TIME + GREEN_TIME;
 800092e:	4b44      	ldr	r3, [pc, #272]	; (8000a40 <fsm_function+0x564>)
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	4b3d      	ldr	r3, [pc, #244]	; (8000a28 <fsm_function+0x54c>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4413      	add	r3, r2
 8000938:	4a3d      	ldr	r2, [pc, #244]	; (8000a30 <fsm_function+0x554>)
 800093a:	6013      	str	r3, [r2, #0]

				TRAFFIC_STATUS = MODE_MODIFY_GREEN;
 800093c:	4b3b      	ldr	r3, [pc, #236]	; (8000a2c <fsm_function+0x550>)
 800093e:	222b      	movs	r2, #43	; 0x2b
 8000940:	601a      	str	r2, [r3, #0]
			}
			break;
 8000942:	e068      	b.n	8000a16 <fsm_function+0x53a>

		case MODE_MODIFY_GREEN:
			// TOGGLE RED
			trafficToggle(GREEN);
 8000944:	2003      	movs	r0, #3
 8000946:	f000 f917 	bl	8000b78 <trafficToggle>
			// BUTTON 0 PRESSED
			if(is_button_pressed(BUTTON_MODE) == 1){
 800094a:	2000      	movs	r0, #0
 800094c:	f7ff fd58 	bl	8000400 <is_button_pressed>
 8000950:	4603      	mov	r3, r0
 8000952:	2b01      	cmp	r3, #1
 8000954:	d10c      	bne.n	8000970 <fsm_function+0x494>
				TRAFFIC_STATUS = RED1_GREEN2;
 8000956:	4b35      	ldr	r3, [pc, #212]	; (8000a2c <fsm_function+0x550>)
 8000958:	2202      	movs	r2, #2
 800095a:	601a      	str	r2, [r3, #0]
				setTimer(GREEN_TIME*1000, TIMER_FSM_STATE);
 800095c:	4b32      	ldr	r3, [pc, #200]	; (8000a28 <fsm_function+0x54c>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000964:	fb02 f303 	mul.w	r3, r2, r3
 8000968:	2101      	movs	r1, #1
 800096a:	4618      	mov	r0, r3
 800096c:	f000 fc02 	bl	8001174 <setTimer>
			}
			// BUTTON 1 PRESSED
			if(is_button_pressed(BUTTON_UP) == 1){
 8000970:	2001      	movs	r0, #1
 8000972:	f7ff fd45 	bl	8000400 <is_button_pressed>
 8000976:	4603      	mov	r3, r0
 8000978:	2b01      	cmp	r3, #1
 800097a:	d110      	bne.n	800099e <fsm_function+0x4c2>
				GREEN_TIME_TEMP = GREEN_TIME;
 800097c:	4b2a      	ldr	r3, [pc, #168]	; (8000a28 <fsm_function+0x54c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a31      	ldr	r2, [pc, #196]	; (8000a48 <fsm_function+0x56c>)
 8000982:	6013      	str	r3, [r2, #0]
				// ADD UP GREEN
				if(GREEN_TIME_TEMP >= 99){
 8000984:	4b30      	ldr	r3, [pc, #192]	; (8000a48 <fsm_function+0x56c>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	2b62      	cmp	r3, #98	; 0x62
 800098a:	dd03      	ble.n	8000994 <fsm_function+0x4b8>
					GREEN_TIME_TEMP = 0;
 800098c:	4b2e      	ldr	r3, [pc, #184]	; (8000a48 <fsm_function+0x56c>)
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	e004      	b.n	800099e <fsm_function+0x4c2>
				}
				else{
					GREEN_TIME_TEMP++;
 8000994:	4b2c      	ldr	r3, [pc, #176]	; (8000a48 <fsm_function+0x56c>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	3301      	adds	r3, #1
 800099a:	4a2b      	ldr	r2, [pc, #172]	; (8000a48 <fsm_function+0x56c>)
 800099c:	6013      	str	r3, [r2, #0]
				}
			}
			// BUTTON 2 PRESSED
			if(is_button_pressed(BUTTON_SAVE) == 1){
 800099e:	2002      	movs	r0, #2
 80009a0:	f7ff fd2e 	bl	8000400 <is_button_pressed>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d137      	bne.n	8000a1a <fsm_function+0x53e>
				// SAVE
				GREEN_TIME = GREEN_TIME_TEMP;;
 80009aa:	4b27      	ldr	r3, [pc, #156]	; (8000a48 <fsm_function+0x56c>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a1e      	ldr	r2, [pc, #120]	; (8000a28 <fsm_function+0x54c>)
 80009b0:	6013      	str	r3, [r2, #0]
				// RESET CONDITION
				YELLOW_TIME = RED_TIME - GREEN_TIME;
 80009b2:	4b1f      	ldr	r3, [pc, #124]	; (8000a30 <fsm_function+0x554>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	4b1c      	ldr	r3, [pc, #112]	; (8000a28 <fsm_function+0x54c>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	1ad3      	subs	r3, r2, r3
 80009bc:	4a20      	ldr	r2, [pc, #128]	; (8000a40 <fsm_function+0x564>)
 80009be:	6013      	str	r3, [r2, #0]
				RED_TIME = YELLOW_TIME + GREEN_TIME;
 80009c0:	4b1f      	ldr	r3, [pc, #124]	; (8000a40 <fsm_function+0x564>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	4b18      	ldr	r3, [pc, #96]	; (8000a28 <fsm_function+0x54c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4413      	add	r3, r2
 80009ca:	4a19      	ldr	r2, [pc, #100]	; (8000a30 <fsm_function+0x554>)
 80009cc:	6013      	str	r3, [r2, #0]

				setTimer(GREEN_TIME*1000, TIMER_FSM_STATE);
 80009ce:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <fsm_function+0x54c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009d6:	fb02 f303 	mul.w	r3, r2, r3
 80009da:	2101      	movs	r1, #1
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 fbc9 	bl	8001174 <setTimer>
				TRAFFIC_ONE_PERIOD = RED_TIME + GREEN_TIME + YELLOW_TIME;
 80009e2:	4b13      	ldr	r3, [pc, #76]	; (8000a30 <fsm_function+0x554>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	4b10      	ldr	r3, [pc, #64]	; (8000a28 <fsm_function+0x54c>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	441a      	add	r2, r3
 80009ec:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <fsm_function+0x564>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4413      	add	r3, r2
 80009f2:	4a10      	ldr	r2, [pc, #64]	; (8000a34 <fsm_function+0x558>)
 80009f4:	6013      	str	r3, [r2, #0]
				TRAFFIC_STATUS = RED1_GREEN2;
 80009f6:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <fsm_function+0x550>)
 80009f8:	2202      	movs	r2, #2
 80009fa:	601a      	str	r2, [r3, #0]
			}
			break;
 80009fc:	e00d      	b.n	8000a1a <fsm_function+0x53e>
		default:
			break;
 80009fe:	bf00      	nop
 8000a00:	e00c      	b.n	8000a1c <fsm_function+0x540>
			break;
 8000a02:	bf00      	nop
 8000a04:	e00a      	b.n	8000a1c <fsm_function+0x540>
			break;
 8000a06:	bf00      	nop
 8000a08:	e008      	b.n	8000a1c <fsm_function+0x540>
			break;
 8000a0a:	bf00      	nop
 8000a0c:	e006      	b.n	8000a1c <fsm_function+0x540>
			break;
 8000a0e:	bf00      	nop
 8000a10:	e004      	b.n	8000a1c <fsm_function+0x540>
			break;
 8000a12:	bf00      	nop
 8000a14:	e002      	b.n	8000a1c <fsm_function+0x540>
			break;
 8000a16:	bf00      	nop
 8000a18:	e000      	b.n	8000a1c <fsm_function+0x540>
			break;
 8000a1a:	bf00      	nop
	}
}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	2000020c 	.word	0x2000020c
 8000a24:	200000e8 	.word	0x200000e8
 8000a28:	20000008 	.word	0x20000008
 8000a2c:	20000000 	.word	0x20000000
 8000a30:	2000000c 	.word	0x2000000c
 8000a34:	200000f8 	.word	0x200000f8
 8000a38:	200000e4 	.word	0x200000e4
 8000a3c:	200000ec 	.word	0x200000ec
 8000a40:	20000004 	.word	0x20000004
 8000a44:	200000f0 	.word	0x200000f0
 8000a48:	200000f4 	.word	0x200000f4

08000a4c <trafficDisplay1>:



#include <hardware.h>

void trafficDisplay1(uint8_t input){
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	4603      	mov	r3, r0
 8000a54:	71fb      	strb	r3, [r7, #7]
	switch (input) {
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	2b03      	cmp	r3, #3
 8000a5a:	d83b      	bhi.n	8000ad4 <trafficDisplay1+0x88>
 8000a5c:	a201      	add	r2, pc, #4	; (adr r2, 8000a64 <trafficDisplay1+0x18>)
 8000a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a62:	bf00      	nop
 8000a64:	08000a75 	.word	0x08000a75
 8000a68:	08000a8d 	.word	0x08000a8d
 8000a6c:	08000abd 	.word	0x08000abd
 8000a70:	08000aa5 	.word	0x08000aa5
		case OFF:
		  HAL_GPIO_WritePin(TRAFFIC1_BIT1_GPIO_Port, TRAFFIC1_BIT1_Pin, 0);
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a7a:	4819      	ldr	r0, [pc, #100]	; (8000ae0 <trafficDisplay1+0x94>)
 8000a7c:	f001 f931 	bl	8001ce2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(TRAFFIC1_BIT2_GPIO_Port, TRAFFIC1_BIT2_Pin, 0);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2108      	movs	r1, #8
 8000a84:	4817      	ldr	r0, [pc, #92]	; (8000ae4 <trafficDisplay1+0x98>)
 8000a86:	f001 f92c 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000a8a:	e024      	b.n	8000ad6 <trafficDisplay1+0x8a>
		case RED:
		  HAL_GPIO_WritePin(TRAFFIC1_BIT1_GPIO_Port, TRAFFIC1_BIT1_Pin, 1);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a92:	4813      	ldr	r0, [pc, #76]	; (8000ae0 <trafficDisplay1+0x94>)
 8000a94:	f001 f925 	bl	8001ce2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(TRAFFIC1_BIT2_GPIO_Port, TRAFFIC1_BIT2_Pin, 0);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2108      	movs	r1, #8
 8000a9c:	4811      	ldr	r0, [pc, #68]	; (8000ae4 <trafficDisplay1+0x98>)
 8000a9e:	f001 f920 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000aa2:	e018      	b.n	8000ad6 <trafficDisplay1+0x8a>
		case GREEN:
		  HAL_GPIO_WritePin(TRAFFIC1_BIT1_GPIO_Port, TRAFFIC1_BIT1_Pin, 0);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aaa:	480d      	ldr	r0, [pc, #52]	; (8000ae0 <trafficDisplay1+0x94>)
 8000aac:	f001 f919 	bl	8001ce2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(TRAFFIC1_BIT2_GPIO_Port, TRAFFIC1_BIT2_Pin, 1);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	2108      	movs	r1, #8
 8000ab4:	480b      	ldr	r0, [pc, #44]	; (8000ae4 <trafficDisplay1+0x98>)
 8000ab6:	f001 f914 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000aba:	e00c      	b.n	8000ad6 <trafficDisplay1+0x8a>
		case YELLOW:
		  HAL_GPIO_WritePin(TRAFFIC1_BIT1_GPIO_Port, TRAFFIC1_BIT1_Pin, 1);
 8000abc:	2201      	movs	r2, #1
 8000abe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ac2:	4807      	ldr	r0, [pc, #28]	; (8000ae0 <trafficDisplay1+0x94>)
 8000ac4:	f001 f90d 	bl	8001ce2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(TRAFFIC1_BIT2_GPIO_Port, TRAFFIC1_BIT2_Pin, 1);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	2108      	movs	r1, #8
 8000acc:	4805      	ldr	r0, [pc, #20]	; (8000ae4 <trafficDisplay1+0x98>)
 8000ace:	f001 f908 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000ad2:	e000      	b.n	8000ad6 <trafficDisplay1+0x8a>
		default:
			break;
 8000ad4:	bf00      	nop
	}
}
 8000ad6:	bf00      	nop
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40010800 	.word	0x40010800
 8000ae4:	40010c00 	.word	0x40010c00

08000ae8 <trafficDisplay2>:

void trafficDisplay2(uint8_t input){
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	4603      	mov	r3, r0
 8000af0:	71fb      	strb	r3, [r7, #7]
	switch (input) {
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	2b03      	cmp	r3, #3
 8000af6:	d837      	bhi.n	8000b68 <trafficDisplay2+0x80>
 8000af8:	a201      	add	r2, pc, #4	; (adr r2, 8000b00 <trafficDisplay2+0x18>)
 8000afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000afe:	bf00      	nop
 8000b00:	08000b11 	.word	0x08000b11
 8000b04:	08000b27 	.word	0x08000b27
 8000b08:	08000b53 	.word	0x08000b53
 8000b0c:	08000b3d 	.word	0x08000b3d
		case OFF:
		  HAL_GPIO_WritePin(TRAFFIC2_BIT1_GPIO_Port, TRAFFIC2_BIT1_Pin, 0);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2120      	movs	r1, #32
 8000b14:	4817      	ldr	r0, [pc, #92]	; (8000b74 <trafficDisplay2+0x8c>)
 8000b16:	f001 f8e4 	bl	8001ce2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(TRAFFIC2_BIT2_GPIO_Port, TRAFFIC2_BIT2_Pin, 0);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2110      	movs	r1, #16
 8000b1e:	4815      	ldr	r0, [pc, #84]	; (8000b74 <trafficDisplay2+0x8c>)
 8000b20:	f001 f8df 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000b24:	e021      	b.n	8000b6a <trafficDisplay2+0x82>
		case RED:
		  HAL_GPIO_WritePin(TRAFFIC2_BIT1_GPIO_Port, TRAFFIC2_BIT1_Pin, 1);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2120      	movs	r1, #32
 8000b2a:	4812      	ldr	r0, [pc, #72]	; (8000b74 <trafficDisplay2+0x8c>)
 8000b2c:	f001 f8d9 	bl	8001ce2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(TRAFFIC2_BIT2_GPIO_Port, TRAFFIC2_BIT2_Pin, 0);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2110      	movs	r1, #16
 8000b34:	480f      	ldr	r0, [pc, #60]	; (8000b74 <trafficDisplay2+0x8c>)
 8000b36:	f001 f8d4 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000b3a:	e016      	b.n	8000b6a <trafficDisplay2+0x82>
		case GREEN:
		  HAL_GPIO_WritePin(TRAFFIC2_BIT1_GPIO_Port, TRAFFIC2_BIT1_Pin, 0);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2120      	movs	r1, #32
 8000b40:	480c      	ldr	r0, [pc, #48]	; (8000b74 <trafficDisplay2+0x8c>)
 8000b42:	f001 f8ce 	bl	8001ce2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(TRAFFIC2_BIT2_GPIO_Port, TRAFFIC2_BIT2_Pin, 1);
 8000b46:	2201      	movs	r2, #1
 8000b48:	2110      	movs	r1, #16
 8000b4a:	480a      	ldr	r0, [pc, #40]	; (8000b74 <trafficDisplay2+0x8c>)
 8000b4c:	f001 f8c9 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000b50:	e00b      	b.n	8000b6a <trafficDisplay2+0x82>
		case YELLOW:
		  HAL_GPIO_WritePin(TRAFFIC2_BIT1_GPIO_Port, TRAFFIC2_BIT1_Pin, 1);
 8000b52:	2201      	movs	r2, #1
 8000b54:	2120      	movs	r1, #32
 8000b56:	4807      	ldr	r0, [pc, #28]	; (8000b74 <trafficDisplay2+0x8c>)
 8000b58:	f001 f8c3 	bl	8001ce2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(TRAFFIC2_BIT2_GPIO_Port, TRAFFIC2_BIT2_Pin, 1);
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	2110      	movs	r1, #16
 8000b60:	4804      	ldr	r0, [pc, #16]	; (8000b74 <trafficDisplay2+0x8c>)
 8000b62:	f001 f8be 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000b66:	e000      	b.n	8000b6a <trafficDisplay2+0x82>
		default:
			break;
 8000b68:	bf00      	nop
	}
}
 8000b6a:	bf00      	nop
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40010c00 	.word	0x40010c00

08000b78 <trafficToggle>:

uint8_t toggle_state = 0;
void trafficToggle(uint8_t input){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	71fb      	strb	r3, [r7, #7]
	if(timer_flag[4]){
 8000b82:	4b1f      	ldr	r3, [pc, #124]	; (8000c00 <trafficToggle+0x88>)
 8000b84:	691b      	ldr	r3, [r3, #16]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d00b      	beq.n	8000ba2 <trafficToggle+0x2a>
		setTimer(1000, 4);
 8000b8a:	2104      	movs	r1, #4
 8000b8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b90:	f000 faf0 	bl	8001174 <setTimer>
		toggle_state = 1 - toggle_state;
 8000b94:	4b1b      	ldr	r3, [pc, #108]	; (8000c04 <trafficToggle+0x8c>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	f1c3 0301 	rsb	r3, r3, #1
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	4b19      	ldr	r3, [pc, #100]	; (8000c04 <trafficToggle+0x8c>)
 8000ba0:	701a      	strb	r2, [r3, #0]
	}
	if(toggle_state){
 8000ba2:	4b18      	ldr	r3, [pc, #96]	; (8000c04 <trafficToggle+0x8c>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d01e      	beq.n	8000be8 <trafficToggle+0x70>
		switch(input){
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	2b03      	cmp	r3, #3
 8000bae:	d014      	beq.n	8000bda <trafficToggle+0x62>
 8000bb0:	2b03      	cmp	r3, #3
 8000bb2:	dc20      	bgt.n	8000bf6 <trafficToggle+0x7e>
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d002      	beq.n	8000bbe <trafficToggle+0x46>
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d007      	beq.n	8000bcc <trafficToggle+0x54>
	}
	else {
		trafficDisplay1(OFF);
		trafficDisplay2(OFF);
	}
}
 8000bbc:	e01b      	b.n	8000bf6 <trafficToggle+0x7e>
				trafficDisplay1(RED);
 8000bbe:	2001      	movs	r0, #1
 8000bc0:	f7ff ff44 	bl	8000a4c <trafficDisplay1>
				trafficDisplay2(RED);
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	f7ff ff8f 	bl	8000ae8 <trafficDisplay2>
				break;
 8000bca:	e014      	b.n	8000bf6 <trafficToggle+0x7e>
				trafficDisplay1(YELLOW);
 8000bcc:	2002      	movs	r0, #2
 8000bce:	f7ff ff3d 	bl	8000a4c <trafficDisplay1>
				trafficDisplay2(YELLOW);
 8000bd2:	2002      	movs	r0, #2
 8000bd4:	f7ff ff88 	bl	8000ae8 <trafficDisplay2>
				break;
 8000bd8:	e00d      	b.n	8000bf6 <trafficToggle+0x7e>
				trafficDisplay1(GREEN);
 8000bda:	2003      	movs	r0, #3
 8000bdc:	f7ff ff36 	bl	8000a4c <trafficDisplay1>
				trafficDisplay2(GREEN);
 8000be0:	2003      	movs	r0, #3
 8000be2:	f7ff ff81 	bl	8000ae8 <trafficDisplay2>
				break;
 8000be6:	e006      	b.n	8000bf6 <trafficToggle+0x7e>
		trafficDisplay1(OFF);
 8000be8:	2000      	movs	r0, #0
 8000bea:	f7ff ff2f 	bl	8000a4c <trafficDisplay1>
		trafficDisplay2(OFF);
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f7ff ff7a 	bl	8000ae8 <trafficDisplay2>
}
 8000bf4:	e7ff      	b.n	8000bf6 <trafficToggle+0x7e>
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	2000020c 	.word	0x2000020c
 8000c04:	200000fc 	.word	0x200000fc

08000c08 <pedestrianDisplay>:


void pedestrianDisplay(uint8_t input){
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71fb      	strb	r3, [r7, #7]
	switch (input) {
 8000c12:	79fb      	ldrb	r3, [r7, #7]
 8000c14:	2b03      	cmp	r3, #3
 8000c16:	d83f      	bhi.n	8000c98 <pedestrianDisplay+0x90>
 8000c18:	a201      	add	r2, pc, #4	; (adr r2, 8000c20 <pedestrianDisplay+0x18>)
 8000c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c1e:	bf00      	nop
 8000c20:	08000c31 	.word	0x08000c31
 8000c24:	08000c4b 	.word	0x08000c4b
 8000c28:	08000c7f 	.word	0x08000c7f
 8000c2c:	08000c65 	.word	0x08000c65
		case OFF:
		  HAL_GPIO_WritePin(PEDLED_BIT1_GPIO_Port, PEDLED_BIT1_Pin, 0);
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c36:	481b      	ldr	r0, [pc, #108]	; (8000ca4 <pedestrianDisplay+0x9c>)
 8000c38:	f001 f853 	bl	8001ce2 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(PEDLED_BIT2_GPIO_Port, PEDLED_BIT2_Pin, 0);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c42:	4819      	ldr	r0, [pc, #100]	; (8000ca8 <pedestrianDisplay+0xa0>)
 8000c44:	f001 f84d 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000c48:	e027      	b.n	8000c9a <pedestrianDisplay+0x92>
		case RED:
			  HAL_GPIO_WritePin(PEDLED_BIT1_GPIO_Port, PEDLED_BIT1_Pin, 1);
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c50:	4814      	ldr	r0, [pc, #80]	; (8000ca4 <pedestrianDisplay+0x9c>)
 8000c52:	f001 f846 	bl	8001ce2 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(PEDLED_BIT2_GPIO_Port, PEDLED_BIT2_Pin, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5c:	4812      	ldr	r0, [pc, #72]	; (8000ca8 <pedestrianDisplay+0xa0>)
 8000c5e:	f001 f840 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000c62:	e01a      	b.n	8000c9a <pedestrianDisplay+0x92>
		case GREEN:
			  HAL_GPIO_WritePin(PEDLED_BIT1_GPIO_Port, PEDLED_BIT1_Pin, 0);
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c6a:	480e      	ldr	r0, [pc, #56]	; (8000ca4 <pedestrianDisplay+0x9c>)
 8000c6c:	f001 f839 	bl	8001ce2 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(PEDLED_BIT2_GPIO_Port, PEDLED_BIT2_Pin, 1);
 8000c70:	2201      	movs	r2, #1
 8000c72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c76:	480c      	ldr	r0, [pc, #48]	; (8000ca8 <pedestrianDisplay+0xa0>)
 8000c78:	f001 f833 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000c7c:	e00d      	b.n	8000c9a <pedestrianDisplay+0x92>
		case YELLOW:
			  HAL_GPIO_WritePin(PEDLED_BIT1_GPIO_Port, PEDLED_BIT1_Pin, 1);
 8000c7e:	2201      	movs	r2, #1
 8000c80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c84:	4807      	ldr	r0, [pc, #28]	; (8000ca4 <pedestrianDisplay+0x9c>)
 8000c86:	f001 f82c 	bl	8001ce2 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(PEDLED_BIT2_GPIO_Port, PEDLED_BIT2_Pin, 1);
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c90:	4805      	ldr	r0, [pc, #20]	; (8000ca8 <pedestrianDisplay+0xa0>)
 8000c92:	f001 f826 	bl	8001ce2 <HAL_GPIO_WritePin>
		  break;
 8000c96:	e000      	b.n	8000c9a <pedestrianDisplay+0x92>
		default:
			break;
 8000c98:	bf00      	nop
	}
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40010c00 	.word	0x40010c00
 8000ca8:	40010800 	.word	0x40010800

08000cac <BuzzerOn>:
	}
}

uint16_t BuzzerPeriod = 500;
uint16_t BuzzerDutyCycle = 100;
void BuzzerOn(){
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
	if(timer_flag[TIMER_DEBUG]){
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <BuzzerOn+0x40>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d016      	beq.n	8000ce6 <BuzzerOn+0x3a>
		setTimer(BuzzerPeriod, TIMER_BUZZER);
 8000cb8:	4b0d      	ldr	r3, [pc, #52]	; (8000cf0 <BuzzerOn+0x44>)
 8000cba:	881b      	ldrh	r3, [r3, #0]
 8000cbc:	2105      	movs	r1, #5
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 fa58 	bl	8001174 <setTimer>
		 __HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_1,BuzzerDutyCycle);
 8000cc4:	4b0b      	ldr	r3, [pc, #44]	; (8000cf4 <BuzzerOn+0x48>)
 8000cc6:	881a      	ldrh	r2, [r3, #0]
 8000cc8:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <BuzzerOn+0x4c>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	635a      	str	r2, [r3, #52]	; 0x34
		 BuzzerDutyCycle*=2;
 8000cce:	4b09      	ldr	r3, [pc, #36]	; (8000cf4 <BuzzerOn+0x48>)
 8000cd0:	881b      	ldrh	r3, [r3, #0]
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	b29a      	uxth	r2, r3
 8000cd6:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <BuzzerOn+0x48>)
 8000cd8:	801a      	strh	r2, [r3, #0]
		 BuzzerPeriod/=2;
 8000cda:	4b05      	ldr	r3, [pc, #20]	; (8000cf0 <BuzzerOn+0x44>)
 8000cdc:	881b      	ldrh	r3, [r3, #0]
 8000cde:	085b      	lsrs	r3, r3, #1
 8000ce0:	b29a      	uxth	r2, r3
 8000ce2:	4b03      	ldr	r3, [pc, #12]	; (8000cf0 <BuzzerOn+0x44>)
 8000ce4:	801a      	strh	r2, [r3, #0]
	}
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	2000020c 	.word	0x2000020c
 8000cf0:	20000010 	.word	0x20000010
 8000cf4:	20000012 	.word	0x20000012
 8000cf8:	20000168 	.word	0x20000168

08000cfc <BuzzerOff>:


void BuzzerOff(){
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
	  __HAL_TIM_SetCompare(&htim3,TIM_CHANNEL_1,0);
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <BuzzerOff+0x24>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2200      	movs	r2, #0
 8000d06:	635a      	str	r2, [r3, #52]	; 0x34
	  BuzzerPeriod = 500;
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <BuzzerOff+0x28>)
 8000d0a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000d0e:	801a      	strh	r2, [r3, #0]
	  BuzzerDutyCycle = 100;
 8000d10:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <BuzzerOff+0x2c>)
 8000d12:	2264      	movs	r2, #100	; 0x64
 8000d14:	801a      	strh	r2, [r3, #0]
}
 8000d16:	bf00      	nop
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	20000168 	.word	0x20000168
 8000d24:	20000010 	.word	0x20000010
 8000d28:	20000012 	.word	0x20000012

08000d2c <UART_transmit_counter>:

char packet[30];
void UART_transmit_counter(){
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
    sprintf(packet, "!7SEG:%d#\r\n", TRAFFIC_COUNTER);
 8000d30:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <UART_transmit_counter+0x2c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	461a      	mov	r2, r3
 8000d36:	4909      	ldr	r1, [pc, #36]	; (8000d5c <UART_transmit_counter+0x30>)
 8000d38:	4809      	ldr	r0, [pc, #36]	; (8000d60 <UART_transmit_counter+0x34>)
 8000d3a:	f003 f8e5 	bl	8003f08 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)packet, strlen(packet), 1000);
 8000d3e:	4808      	ldr	r0, [pc, #32]	; (8000d60 <UART_transmit_counter+0x34>)
 8000d40:	f7ff fa04 	bl	800014c <strlen>
 8000d44:	4603      	mov	r3, r0
 8000d46:	b29a      	uxth	r2, r3
 8000d48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d4c:	4904      	ldr	r1, [pc, #16]	; (8000d60 <UART_transmit_counter+0x34>)
 8000d4e:	4805      	ldr	r0, [pc, #20]	; (8000d64 <UART_transmit_counter+0x38>)
 8000d50:	f002 fbbd 	bl	80034ce <HAL_UART_Transmit>
}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	200000e8 	.word	0x200000e8
 8000d5c:	08004814 	.word	0x08004814
 8000d60:	20000100 	.word	0x20000100
 8000d64:	200001b0 	.word	0x200001b0

08000d68 <runAutoDebug>:

void runAutoDebug() {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
	if(timer_flag[0]){
 8000d6c:	4b07      	ldr	r3, [pc, #28]	; (8000d8c <runAutoDebug+0x24>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d008      	beq.n	8000d86 <runAutoDebug+0x1e>
		setTimer(1000,0);
 8000d74:	2100      	movs	r1, #0
 8000d76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d7a:	f000 f9fb 	bl	8001174 <setTimer>
		HAL_GPIO_TogglePin(DEBUG_LED1_GPIO_Port, DEBUG_LED1_Pin);
 8000d7e:	2120      	movs	r1, #32
 8000d80:	4803      	ldr	r0, [pc, #12]	; (8000d90 <runAutoDebug+0x28>)
 8000d82:	f000 ffc6 	bl	8001d12 <HAL_GPIO_TogglePin>
        if(is_button_pressed(0)) HAL_GPIO_TogglePin(DEBUG_LED2_GPIO_Port, DEBUG_LED2_Pin);
        if(is_button_pressed(1)) HAL_GPIO_TogglePin(DEBUG_LED2_GPIO_Port, DEBUG_LED2_Pin);
        if(is_button_pressed(2)) HAL_GPIO_TogglePin(DEBUG_LED2_GPIO_Port, DEBUG_LED2_Pin);
        if(is_button_pressed(3)) HAL_GPIO_TogglePin(DEBUG_LED2_GPIO_Port, DEBUG_LED2_Pin);
#endif //__TEST_BUTTON
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	2000020c 	.word	0x2000020c
 8000d90:	40010800 	.word	0x40010800

08000d94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d98:	f000 fbe8 	bl	800156c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d9c:	f000 f82a 	bl	8000df4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000da0:	f000 f950 	bl	8001044 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000da4:	f000 f862 	bl	8000e6c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000da8:	f000 f8ac 	bl	8000f04 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000dac:	f000 f920 	bl	8000ff0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2 );
 8000db0:	480c      	ldr	r0, [pc, #48]	; (8000de4 <main+0x50>)
 8000db2:	f001 fc31 	bl	8002618 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8000db6:	2100      	movs	r1, #0
 8000db8:	480b      	ldr	r0, [pc, #44]	; (8000de8 <main+0x54>)
 8000dba:	f001 fcd7 	bl	800276c <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart2 , &UART_VALUE , 1) ;
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	490a      	ldr	r1, [pc, #40]	; (8000dec <main+0x58>)
 8000dc2:	480b      	ldr	r0, [pc, #44]	; (8000df0 <main+0x5c>)
 8000dc4:	f002 fc15 	bl	80035f2 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  initButton();
 8000dc8:	f7ff fa0e 	bl	80001e8 <initButton>
  initTimer(1000);
 8000dcc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dd0:	f000 fa18 	bl	8001204 <initTimer>
  while (1)
  {
	  runAutoDebug();
 8000dd4:	f7ff ffc8 	bl	8000d68 <runAutoDebug>
	  fsm_function();
 8000dd8:	f7ff fb80 	bl	80004dc <fsm_function>
	  fsm_pedestrian();
 8000ddc:	f7ff fb42 	bl	8000464 <fsm_pedestrian>
	  runAutoDebug();
 8000de0:	e7f8      	b.n	8000dd4 <main+0x40>
 8000de2:	bf00      	nop
 8000de4:	20000120 	.word	0x20000120
 8000de8:	20000168 	.word	0x20000168
 8000dec:	200000a0 	.word	0x200000a0
 8000df0:	200001b0 	.word	0x200001b0

08000df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b090      	sub	sp, #64	; 0x40
 8000df8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dfa:	f107 0318 	add.w	r3, r7, #24
 8000dfe:	2228      	movs	r2, #40	; 0x28
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f003 f878 	bl	8003ef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]
 8000e0e:	605a      	str	r2, [r3, #4]
 8000e10:	609a      	str	r2, [r3, #8]
 8000e12:	60da      	str	r2, [r3, #12]
 8000e14:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e16:	2302      	movs	r3, #2
 8000e18:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e1e:	2310      	movs	r3, #16
 8000e20:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e26:	f107 0318 	add.w	r3, r7, #24
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f000 ff8a 	bl	8001d44 <HAL_RCC_OscConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000e36:	f000 f997 	bl	8001168 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e3a:	230f      	movs	r3, #15
 8000e3c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e50:	1d3b      	adds	r3, r7, #4
 8000e52:	2100      	movs	r1, #0
 8000e54:	4618      	mov	r0, r3
 8000e56:	f001 f9f7 	bl	8002248 <HAL_RCC_ClockConfig>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000e60:	f000 f982 	bl	8001168 <Error_Handler>
  }
}
 8000e64:	bf00      	nop
 8000e66:	3740      	adds	r7, #64	; 0x40
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e72:	f107 0308 	add.w	r3, r7, #8
 8000e76:	2200      	movs	r2, #0
 8000e78:	601a      	str	r2, [r3, #0]
 8000e7a:	605a      	str	r2, [r3, #4]
 8000e7c:	609a      	str	r2, [r3, #8]
 8000e7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e80:	463b      	mov	r3, r7
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e88:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <MX_TIM2_Init+0x94>)
 8000e8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8000e90:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <MX_TIM2_Init+0x94>)
 8000e92:	f240 321f 	movw	r2, #799	; 0x31f
 8000e96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e98:	4b19      	ldr	r3, [pc, #100]	; (8000f00 <MX_TIM2_Init+0x94>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000e9e:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <MX_TIM2_Init+0x94>)
 8000ea0:	2209      	movs	r2, #9
 8000ea2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ea4:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <MX_TIM2_Init+0x94>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eaa:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <MX_TIM2_Init+0x94>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000eb0:	4813      	ldr	r0, [pc, #76]	; (8000f00 <MX_TIM2_Init+0x94>)
 8000eb2:	f001 fb61 	bl	8002578 <HAL_TIM_Base_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ebc:	f000 f954 	bl	8001168 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ec0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ec4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ec6:	f107 0308 	add.w	r3, r7, #8
 8000eca:	4619      	mov	r1, r3
 8000ecc:	480c      	ldr	r0, [pc, #48]	; (8000f00 <MX_TIM2_Init+0x94>)
 8000ece:	f001 feb5 	bl	8002c3c <HAL_TIM_ConfigClockSource>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ed8:	f000 f946 	bl	8001168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000edc:	2300      	movs	r3, #0
 8000ede:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ee4:	463b      	mov	r3, r7
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4805      	ldr	r0, [pc, #20]	; (8000f00 <MX_TIM2_Init+0x94>)
 8000eea:	f002 fa33 	bl	8003354 <HAL_TIMEx_MasterConfigSynchronization>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ef4:	f000 f938 	bl	8001168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ef8:	bf00      	nop
 8000efa:	3718      	adds	r7, #24
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20000120 	.word	0x20000120

08000f04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08e      	sub	sp, #56	; 0x38
 8000f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
 8000f16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f18:	f107 0320 	add.w	r3, r7, #32
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
 8000f2e:	611a      	str	r2, [r3, #16]
 8000f30:	615a      	str	r2, [r3, #20]
 8000f32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f34:	4b2c      	ldr	r3, [pc, #176]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000f36:	4a2d      	ldr	r2, [pc, #180]	; (8000fec <MX_TIM3_Init+0xe8>)
 8000f38:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000f3a:	4b2b      	ldr	r3, [pc, #172]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f40:	4b29      	ldr	r3, [pc, #164]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000f46:	4b28      	ldr	r3, [pc, #160]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000f48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f4c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f4e:	4b26      	ldr	r3, [pc, #152]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f54:	4b24      	ldr	r3, [pc, #144]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f5a:	4823      	ldr	r0, [pc, #140]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000f5c:	f001 fb0c 	bl	8002578 <HAL_TIM_Base_Init>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000f66:	f000 f8ff 	bl	8001168 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f6e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f74:	4619      	mov	r1, r3
 8000f76:	481c      	ldr	r0, [pc, #112]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000f78:	f001 fe60 	bl	8002c3c <HAL_TIM_ConfigClockSource>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000f82:	f000 f8f1 	bl	8001168 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000f86:	4818      	ldr	r0, [pc, #96]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000f88:	f001 fb98 	bl	80026bc <HAL_TIM_PWM_Init>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000f92:	f000 f8e9 	bl	8001168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f96:	2300      	movs	r3, #0
 8000f98:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f9e:	f107 0320 	add.w	r3, r7, #32
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4810      	ldr	r0, [pc, #64]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000fa6:	f002 f9d5 	bl	8003354 <HAL_TIMEx_MasterConfigSynchronization>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000fb0:	f000 f8da 	bl	8001168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fb4:	2360      	movs	r3, #96	; 0x60
 8000fb6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fc4:	1d3b      	adds	r3, r7, #4
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4807      	ldr	r0, [pc, #28]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000fcc:	f001 fd78 	bl	8002ac0 <HAL_TIM_PWM_ConfigChannel>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000fd6:	f000 f8c7 	bl	8001168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000fda:	4803      	ldr	r0, [pc, #12]	; (8000fe8 <MX_TIM3_Init+0xe4>)
 8000fdc:	f000 f99a 	bl	8001314 <HAL_TIM_MspPostInit>

}
 8000fe0:	bf00      	nop
 8000fe2:	3738      	adds	r7, #56	; 0x38
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000168 	.word	0x20000168
 8000fec:	40000400 	.word	0x40000400

08000ff0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ff4:	4b11      	ldr	r3, [pc, #68]	; (800103c <MX_USART2_UART_Init+0x4c>)
 8000ff6:	4a12      	ldr	r2, [pc, #72]	; (8001040 <MX_USART2_UART_Init+0x50>)
 8000ff8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ffa:	4b10      	ldr	r3, [pc, #64]	; (800103c <MX_USART2_UART_Init+0x4c>)
 8000ffc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001000:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001002:	4b0e      	ldr	r3, [pc, #56]	; (800103c <MX_USART2_UART_Init+0x4c>)
 8001004:	2200      	movs	r2, #0
 8001006:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001008:	4b0c      	ldr	r3, [pc, #48]	; (800103c <MX_USART2_UART_Init+0x4c>)
 800100a:	2200      	movs	r2, #0
 800100c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800100e:	4b0b      	ldr	r3, [pc, #44]	; (800103c <MX_USART2_UART_Init+0x4c>)
 8001010:	2200      	movs	r2, #0
 8001012:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001014:	4b09      	ldr	r3, [pc, #36]	; (800103c <MX_USART2_UART_Init+0x4c>)
 8001016:	220c      	movs	r2, #12
 8001018:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800101a:	4b08      	ldr	r3, [pc, #32]	; (800103c <MX_USART2_UART_Init+0x4c>)
 800101c:	2200      	movs	r2, #0
 800101e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001020:	4b06      	ldr	r3, [pc, #24]	; (800103c <MX_USART2_UART_Init+0x4c>)
 8001022:	2200      	movs	r2, #0
 8001024:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001026:	4805      	ldr	r0, [pc, #20]	; (800103c <MX_USART2_UART_Init+0x4c>)
 8001028:	f002 fa04 	bl	8003434 <HAL_UART_Init>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001032:	f000 f899 	bl	8001168 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	200001b0 	.word	0x200001b0
 8001040:	40004400 	.word	0x40004400

08001044 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b088      	sub	sp, #32
 8001048:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104a:	f107 0310 	add.w	r3, r7, #16
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001058:	4b3f      	ldr	r3, [pc, #252]	; (8001158 <MX_GPIO_Init+0x114>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	4a3e      	ldr	r2, [pc, #248]	; (8001158 <MX_GPIO_Init+0x114>)
 800105e:	f043 0304 	orr.w	r3, r3, #4
 8001062:	6193      	str	r3, [r2, #24]
 8001064:	4b3c      	ldr	r3, [pc, #240]	; (8001158 <MX_GPIO_Init+0x114>)
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001070:	4b39      	ldr	r3, [pc, #228]	; (8001158 <MX_GPIO_Init+0x114>)
 8001072:	699b      	ldr	r3, [r3, #24]
 8001074:	4a38      	ldr	r2, [pc, #224]	; (8001158 <MX_GPIO_Init+0x114>)
 8001076:	f043 0308 	orr.w	r3, r3, #8
 800107a:	6193      	str	r3, [r2, #24]
 800107c:	4b36      	ldr	r3, [pc, #216]	; (8001158 <MX_GPIO_Init+0x114>)
 800107e:	699b      	ldr	r3, [r3, #24]
 8001080:	f003 0308 	and.w	r3, r3, #8
 8001084:	60bb      	str	r3, [r7, #8]
 8001086:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001088:	4b33      	ldr	r3, [pc, #204]	; (8001158 <MX_GPIO_Init+0x114>)
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	4a32      	ldr	r2, [pc, #200]	; (8001158 <MX_GPIO_Init+0x114>)
 800108e:	f043 0310 	orr.w	r3, r3, #16
 8001092:	6193      	str	r3, [r2, #24]
 8001094:	4b30      	ldr	r3, [pc, #192]	; (8001158 <MX_GPIO_Init+0x114>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	f003 0310 	and.w	r3, r3, #16
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED1_Pin|PEDLED_BIT2_Pin|TRAFFIC1_BIT1_Pin, GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 80010a6:	482d      	ldr	r0, [pc, #180]	; (800115c <MX_GPIO_Init+0x118>)
 80010a8:	f000 fe1b 	bl	8001ce2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PEDLED_BIT1_Pin|TRAFFIC1_BIT2_Pin|TRAFFIC2_BIT2_Pin|TRAFFIC2_BIT1_Pin, GPIO_PIN_RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	f44f 6187 	mov.w	r1, #1080	; 0x438
 80010b2:	482b      	ldr	r0, [pc, #172]	; (8001160 <MX_GPIO_Init+0x11c>)
 80010b4:	f000 fe15 	bl	8001ce2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED2_GPIO_Port, DEBUG_LED2_Pin, GPIO_PIN_RESET);
 80010b8:	2200      	movs	r2, #0
 80010ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010be:	4829      	ldr	r0, [pc, #164]	; (8001164 <MX_GPIO_Init+0x120>)
 80010c0:	f000 fe0f 	bl	8001ce2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON0_Pin BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin|BUTTON1_Pin|BUTTON2_Pin;
 80010c4:	2313      	movs	r3, #19
 80010c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d0:	f107 0310 	add.w	r3, r7, #16
 80010d4:	4619      	mov	r1, r3
 80010d6:	4821      	ldr	r0, [pc, #132]	; (800115c <MX_GPIO_Init+0x118>)
 80010d8:	f000 fc68 	bl	80019ac <HAL_GPIO_Init>

  /*Configure GPIO pins : DEBUG_LED1_Pin PEDLED_BIT2_Pin TRAFFIC1_BIT1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED1_Pin|PEDLED_BIT2_Pin|TRAFFIC1_BIT1_Pin;
 80010dc:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 80010e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e2:	2301      	movs	r3, #1
 80010e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	2302      	movs	r3, #2
 80010ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ee:	f107 0310 	add.w	r3, r7, #16
 80010f2:	4619      	mov	r1, r3
 80010f4:	4819      	ldr	r0, [pc, #100]	; (800115c <MX_GPIO_Init+0x118>)
 80010f6:	f000 fc59 	bl	80019ac <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin;
 80010fa:	2301      	movs	r3, #1
 80010fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001102:	2301      	movs	r3, #1
 8001104:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON3_GPIO_Port, &GPIO_InitStruct);
 8001106:	f107 0310 	add.w	r3, r7, #16
 800110a:	4619      	mov	r1, r3
 800110c:	4814      	ldr	r0, [pc, #80]	; (8001160 <MX_GPIO_Init+0x11c>)
 800110e:	f000 fc4d 	bl	80019ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PEDLED_BIT1_Pin TRAFFIC1_BIT2_Pin TRAFFIC2_BIT2_Pin TRAFFIC2_BIT1_Pin */
  GPIO_InitStruct.Pin = PEDLED_BIT1_Pin|TRAFFIC1_BIT2_Pin|TRAFFIC2_BIT2_Pin|TRAFFIC2_BIT1_Pin;
 8001112:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8001116:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001118:	2301      	movs	r3, #1
 800111a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001120:	2302      	movs	r3, #2
 8001122:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001124:	f107 0310 	add.w	r3, r7, #16
 8001128:	4619      	mov	r1, r3
 800112a:	480d      	ldr	r0, [pc, #52]	; (8001160 <MX_GPIO_Init+0x11c>)
 800112c:	f000 fc3e 	bl	80019ac <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUG_LED2_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED2_Pin;
 8001130:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001134:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001136:	2301      	movs	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	2302      	movs	r3, #2
 8001140:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DEBUG_LED2_GPIO_Port, &GPIO_InitStruct);
 8001142:	f107 0310 	add.w	r3, r7, #16
 8001146:	4619      	mov	r1, r3
 8001148:	4806      	ldr	r0, [pc, #24]	; (8001164 <MX_GPIO_Init+0x120>)
 800114a:	f000 fc2f 	bl	80019ac <HAL_GPIO_Init>

}
 800114e:	bf00      	nop
 8001150:	3720      	adds	r7, #32
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40021000 	.word	0x40021000
 800115c:	40010800 	.word	0x40010800
 8001160:	40010c00 	.word	0x40010c00
 8001164:	40011000 	.word	0x40011000

08001168 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800116c:	b672      	cpsid	i
}
 800116e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001170:	e7fe      	b.n	8001170 <Error_Handler+0x8>
	...

08001174 <setTimer>:
#include "software_timer.h"

int timer_counter[NO_OF_TIMER];
int timer_flag[NO_OF_TIMER];

void setTimer(int duration, int ID){
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	6039      	str	r1, [r7, #0]
	timer_counter[ID] = duration/TICK;
 800117e:	4907      	ldr	r1, [pc, #28]	; (800119c <setTimer+0x28>)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[ID] = 0;
 8001188:	4a05      	ldr	r2, [pc, #20]	; (80011a0 <setTimer+0x2c>)
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	2100      	movs	r1, #0
 800118e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001192:	bf00      	nop
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr
 800119c:	200001f4 	.word	0x200001f4
 80011a0:	2000020c 	.word	0x2000020c

080011a4 <timerRun>:

void timerRun(){
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
	for(int i = 0; i<NO_OF_TIMER; i++){
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	e01c      	b.n	80011ea <timerRun+0x46>
		if(timer_counter[i] > 0){
 80011b0:	4a12      	ldr	r2, [pc, #72]	; (80011fc <timerRun+0x58>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	dd13      	ble.n	80011e4 <timerRun+0x40>
			timer_counter[i]--;
 80011bc:	4a0f      	ldr	r2, [pc, #60]	; (80011fc <timerRun+0x58>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c4:	1e5a      	subs	r2, r3, #1
 80011c6:	490d      	ldr	r1, [pc, #52]	; (80011fc <timerRun+0x58>)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0){
 80011ce:	4a0b      	ldr	r2, [pc, #44]	; (80011fc <timerRun+0x58>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	dc04      	bgt.n	80011e4 <timerRun+0x40>
				timer_flag[i] = 1;
 80011da:	4a09      	ldr	r2, [pc, #36]	; (8001200 <timerRun+0x5c>)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2101      	movs	r1, #1
 80011e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i<NO_OF_TIMER; i++){
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3301      	adds	r3, #1
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2b05      	cmp	r3, #5
 80011ee:	dddf      	ble.n	80011b0 <timerRun+0xc>
			}
		}
	}
}
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bc80      	pop	{r7}
 80011fa:	4770      	bx	lr
 80011fc:	200001f4 	.word	0x200001f4
 8001200:	2000020c 	.word	0x2000020c

08001204 <initTimer>:

void initTimer(int delay){
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	for(int i = 0; i<NO_OF_TIMER; i++){
 800120c:	2300      	movs	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	e006      	b.n	8001220 <initTimer+0x1c>
		setTimer(delay, i);
 8001212:	68f9      	ldr	r1, [r7, #12]
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff ffad 	bl	8001174 <setTimer>
	for(int i = 0; i<NO_OF_TIMER; i++){
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	3301      	adds	r3, #1
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2b05      	cmp	r3, #5
 8001224:	ddf5      	ble.n	8001212 <initTimer+0xe>
	}
}
 8001226:	bf00      	nop
 8001228:	bf00      	nop
 800122a:	3710      	adds	r7, #16
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001236:	4b15      	ldr	r3, [pc, #84]	; (800128c <HAL_MspInit+0x5c>)
 8001238:	699b      	ldr	r3, [r3, #24]
 800123a:	4a14      	ldr	r2, [pc, #80]	; (800128c <HAL_MspInit+0x5c>)
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	6193      	str	r3, [r2, #24]
 8001242:	4b12      	ldr	r3, [pc, #72]	; (800128c <HAL_MspInit+0x5c>)
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800124e:	4b0f      	ldr	r3, [pc, #60]	; (800128c <HAL_MspInit+0x5c>)
 8001250:	69db      	ldr	r3, [r3, #28]
 8001252:	4a0e      	ldr	r2, [pc, #56]	; (800128c <HAL_MspInit+0x5c>)
 8001254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001258:	61d3      	str	r3, [r2, #28]
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <HAL_MspInit+0x5c>)
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001266:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <HAL_MspInit+0x60>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	4a04      	ldr	r2, [pc, #16]	; (8001290 <HAL_MspInit+0x60>)
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr
 800128c:	40021000 	.word	0x40021000
 8001290:	40010000 	.word	0x40010000

08001294 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012a4:	d114      	bne.n	80012d0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012a6:	4b19      	ldr	r3, [pc, #100]	; (800130c <HAL_TIM_Base_MspInit+0x78>)
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	4a18      	ldr	r2, [pc, #96]	; (800130c <HAL_TIM_Base_MspInit+0x78>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	61d3      	str	r3, [r2, #28]
 80012b2:	4b16      	ldr	r3, [pc, #88]	; (800130c <HAL_TIM_Base_MspInit+0x78>)
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012be:	2200      	movs	r2, #0
 80012c0:	2100      	movs	r1, #0
 80012c2:	201c      	movs	r0, #28
 80012c4:	f000 fa8b 	bl	80017de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012c8:	201c      	movs	r0, #28
 80012ca:	f000 faa4 	bl	8001816 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80012ce:	e018      	b.n	8001302 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a0e      	ldr	r2, [pc, #56]	; (8001310 <HAL_TIM_Base_MspInit+0x7c>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d113      	bne.n	8001302 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012da:	4b0c      	ldr	r3, [pc, #48]	; (800130c <HAL_TIM_Base_MspInit+0x78>)
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	4a0b      	ldr	r2, [pc, #44]	; (800130c <HAL_TIM_Base_MspInit+0x78>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	61d3      	str	r3, [r2, #28]
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <HAL_TIM_Base_MspInit+0x78>)
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2100      	movs	r1, #0
 80012f6:	201d      	movs	r0, #29
 80012f8:	f000 fa71 	bl	80017de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80012fc:	201d      	movs	r0, #29
 80012fe:	f000 fa8a 	bl	8001816 <HAL_NVIC_EnableIRQ>
}
 8001302:	bf00      	nop
 8001304:	3710      	adds	r7, #16
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40021000 	.word	0x40021000
 8001310:	40000400 	.word	0x40000400

08001314 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b088      	sub	sp, #32
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131c:	f107 0310 	add.w	r3, r7, #16
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a0f      	ldr	r2, [pc, #60]	; (800136c <HAL_TIM_MspPostInit+0x58>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d117      	bne.n	8001364 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	4b0e      	ldr	r3, [pc, #56]	; (8001370 <HAL_TIM_MspPostInit+0x5c>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	4a0d      	ldr	r2, [pc, #52]	; (8001370 <HAL_TIM_MspPostInit+0x5c>)
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	6193      	str	r3, [r2, #24]
 8001340:	4b0b      	ldr	r3, [pc, #44]	; (8001370 <HAL_TIM_MspPostInit+0x5c>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800134c:	2340      	movs	r3, #64	; 0x40
 800134e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001350:	2302      	movs	r3, #2
 8001352:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001354:	2302      	movs	r3, #2
 8001356:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001358:	f107 0310 	add.w	r3, r7, #16
 800135c:	4619      	mov	r1, r3
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <HAL_TIM_MspPostInit+0x60>)
 8001360:	f000 fb24 	bl	80019ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001364:	bf00      	nop
 8001366:	3720      	adds	r7, #32
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40000400 	.word	0x40000400
 8001370:	40021000 	.word	0x40021000
 8001374:	40010800 	.word	0x40010800

08001378 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b088      	sub	sp, #32
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	609a      	str	r2, [r3, #8]
 800138c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a1f      	ldr	r2, [pc, #124]	; (8001410 <HAL_UART_MspInit+0x98>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d137      	bne.n	8001408 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001398:	4b1e      	ldr	r3, [pc, #120]	; (8001414 <HAL_UART_MspInit+0x9c>)
 800139a:	69db      	ldr	r3, [r3, #28]
 800139c:	4a1d      	ldr	r2, [pc, #116]	; (8001414 <HAL_UART_MspInit+0x9c>)
 800139e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013a2:	61d3      	str	r3, [r2, #28]
 80013a4:	4b1b      	ldr	r3, [pc, #108]	; (8001414 <HAL_UART_MspInit+0x9c>)
 80013a6:	69db      	ldr	r3, [r3, #28]
 80013a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b0:	4b18      	ldr	r3, [pc, #96]	; (8001414 <HAL_UART_MspInit+0x9c>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	4a17      	ldr	r2, [pc, #92]	; (8001414 <HAL_UART_MspInit+0x9c>)
 80013b6:	f043 0304 	orr.w	r3, r3, #4
 80013ba:	6193      	str	r3, [r2, #24]
 80013bc:	4b15      	ldr	r3, [pc, #84]	; (8001414 <HAL_UART_MspInit+0x9c>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	f003 0304 	and.w	r3, r3, #4
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013c8:	2304      	movs	r3, #4
 80013ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013cc:	2302      	movs	r3, #2
 80013ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013d0:	2303      	movs	r3, #3
 80013d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d4:	f107 0310 	add.w	r3, r7, #16
 80013d8:	4619      	mov	r1, r3
 80013da:	480f      	ldr	r0, [pc, #60]	; (8001418 <HAL_UART_MspInit+0xa0>)
 80013dc:	f000 fae6 	bl	80019ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80013e0:	2308      	movs	r3, #8
 80013e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ec:	f107 0310 	add.w	r3, r7, #16
 80013f0:	4619      	mov	r1, r3
 80013f2:	4809      	ldr	r0, [pc, #36]	; (8001418 <HAL_UART_MspInit+0xa0>)
 80013f4:	f000 fada 	bl	80019ac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80013f8:	2200      	movs	r2, #0
 80013fa:	2100      	movs	r1, #0
 80013fc:	2026      	movs	r0, #38	; 0x26
 80013fe:	f000 f9ee 	bl	80017de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001402:	2026      	movs	r0, #38	; 0x26
 8001404:	f000 fa07 	bl	8001816 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001408:	bf00      	nop
 800140a:	3720      	adds	r7, #32
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40004400 	.word	0x40004400
 8001414:	40021000 	.word	0x40021000
 8001418:	40010800 	.word	0x40010800

0800141c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001420:	e7fe      	b.n	8001420 <NMI_Handler+0x4>

08001422 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001426:	e7fe      	b.n	8001426 <HardFault_Handler+0x4>

08001428 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800142c:	e7fe      	b.n	800142c <MemManage_Handler+0x4>

0800142e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001432:	e7fe      	b.n	8001432 <BusFault_Handler+0x4>

08001434 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001438:	e7fe      	b.n	8001438 <UsageFault_Handler+0x4>

0800143a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr

08001446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr

08001452 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr

0800145e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001462:	f000 f8c9 	bl	80015f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
	...

0800146c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001470:	4802      	ldr	r0, [pc, #8]	; (800147c <TIM2_IRQHandler+0x10>)
 8001472:	f001 fa1d 	bl	80028b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000120 	.word	0x20000120

08001480 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001484:	4802      	ldr	r0, [pc, #8]	; (8001490 <TIM3_IRQHandler+0x10>)
 8001486:	f001 fa13 	bl	80028b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000168 	.word	0x20000168

08001494 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001498:	4802      	ldr	r0, [pc, #8]	; (80014a4 <USART2_IRQHandler+0x10>)
 800149a:	f002 f8db 	bl	8003654 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200001b0 	.word	0x200001b0

080014a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014b0:	4a14      	ldr	r2, [pc, #80]	; (8001504 <_sbrk+0x5c>)
 80014b2:	4b15      	ldr	r3, [pc, #84]	; (8001508 <_sbrk+0x60>)
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014bc:	4b13      	ldr	r3, [pc, #76]	; (800150c <_sbrk+0x64>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d102      	bne.n	80014ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014c4:	4b11      	ldr	r3, [pc, #68]	; (800150c <_sbrk+0x64>)
 80014c6:	4a12      	ldr	r2, [pc, #72]	; (8001510 <_sbrk+0x68>)
 80014c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ca:	4b10      	ldr	r3, [pc, #64]	; (800150c <_sbrk+0x64>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4413      	add	r3, r2
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d207      	bcs.n	80014e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014d8:	f002 fce4 	bl	8003ea4 <__errno>
 80014dc:	4603      	mov	r3, r0
 80014de:	220c      	movs	r2, #12
 80014e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
 80014e6:	e009      	b.n	80014fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014e8:	4b08      	ldr	r3, [pc, #32]	; (800150c <_sbrk+0x64>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ee:	4b07      	ldr	r3, [pc, #28]	; (800150c <_sbrk+0x64>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4413      	add	r3, r2
 80014f6:	4a05      	ldr	r2, [pc, #20]	; (800150c <_sbrk+0x64>)
 80014f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014fa:	68fb      	ldr	r3, [r7, #12]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20005000 	.word	0x20005000
 8001508:	00000400 	.word	0x00000400
 800150c:	20000224 	.word	0x20000224
 8001510:	20000240 	.word	0x20000240

08001514 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr

08001520 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001520:	480c      	ldr	r0, [pc, #48]	; (8001554 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001522:	490d      	ldr	r1, [pc, #52]	; (8001558 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001524:	4a0d      	ldr	r2, [pc, #52]	; (800155c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001528:	e002      	b.n	8001530 <LoopCopyDataInit>

0800152a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800152a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800152c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800152e:	3304      	adds	r3, #4

08001530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001534:	d3f9      	bcc.n	800152a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001536:	4a0a      	ldr	r2, [pc, #40]	; (8001560 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001538:	4c0a      	ldr	r4, [pc, #40]	; (8001564 <LoopFillZerobss+0x22>)
  movs r3, #0
 800153a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800153c:	e001      	b.n	8001542 <LoopFillZerobss>

0800153e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800153e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001540:	3204      	adds	r2, #4

08001542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001544:	d3fb      	bcc.n	800153e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001546:	f7ff ffe5 	bl	8001514 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800154a:	f002 fcb1 	bl	8003eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800154e:	f7ff fc21 	bl	8000d94 <main>
  bx lr
 8001552:	4770      	bx	lr
  ldr r0, =_sdata
 8001554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001558:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 800155c:	08004884 	.word	0x08004884
  ldr r2, =_sbss
 8001560:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001564:	2000023c 	.word	0x2000023c

08001568 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001568:	e7fe      	b.n	8001568 <ADC1_2_IRQHandler>
	...

0800156c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001570:	4b08      	ldr	r3, [pc, #32]	; (8001594 <HAL_Init+0x28>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a07      	ldr	r2, [pc, #28]	; (8001594 <HAL_Init+0x28>)
 8001576:	f043 0310 	orr.w	r3, r3, #16
 800157a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800157c:	2003      	movs	r0, #3
 800157e:	f000 f923 	bl	80017c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001582:	2000      	movs	r0, #0
 8001584:	f000 f808 	bl	8001598 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001588:	f7ff fe52 	bl	8001230 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40022000 	.word	0x40022000

08001598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015a0:	4b12      	ldr	r3, [pc, #72]	; (80015ec <HAL_InitTick+0x54>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_InitTick+0x58>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	4619      	mov	r1, r3
 80015aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80015b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b6:	4618      	mov	r0, r3
 80015b8:	f000 f93b 	bl	8001832 <HAL_SYSTICK_Config>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e00e      	b.n	80015e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b0f      	cmp	r3, #15
 80015ca:	d80a      	bhi.n	80015e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015cc:	2200      	movs	r2, #0
 80015ce:	6879      	ldr	r1, [r7, #4]
 80015d0:	f04f 30ff 	mov.w	r0, #4294967295
 80015d4:	f000 f903 	bl	80017de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015d8:	4a06      	ldr	r2, [pc, #24]	; (80015f4 <HAL_InitTick+0x5c>)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015de:	2300      	movs	r3, #0
 80015e0:	e000      	b.n	80015e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	20000014 	.word	0x20000014
 80015f0:	2000001c 	.word	0x2000001c
 80015f4:	20000018 	.word	0x20000018

080015f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015fc:	4b05      	ldr	r3, [pc, #20]	; (8001614 <HAL_IncTick+0x1c>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	461a      	mov	r2, r3
 8001602:	4b05      	ldr	r3, [pc, #20]	; (8001618 <HAL_IncTick+0x20>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4413      	add	r3, r2
 8001608:	4a03      	ldr	r2, [pc, #12]	; (8001618 <HAL_IncTick+0x20>)
 800160a:	6013      	str	r3, [r2, #0]
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr
 8001614:	2000001c 	.word	0x2000001c
 8001618:	20000228 	.word	0x20000228

0800161c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return uwTick;
 8001620:	4b02      	ldr	r3, [pc, #8]	; (800162c <HAL_GetTick+0x10>)
 8001622:	681b      	ldr	r3, [r3, #0]
}
 8001624:	4618      	mov	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	20000228 	.word	0x20000228

08001630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001646:	68ba      	ldr	r2, [r7, #8]
 8001648:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800164c:	4013      	ands	r3, r2
 800164e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001658:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800165c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001662:	4a04      	ldr	r2, [pc, #16]	; (8001674 <__NVIC_SetPriorityGrouping+0x44>)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	60d3      	str	r3, [r2, #12]
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	bc80      	pop	{r7}
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800167c:	4b04      	ldr	r3, [pc, #16]	; (8001690 <__NVIC_GetPriorityGrouping+0x18>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	f003 0307 	and.w	r3, r3, #7
}
 8001686:	4618      	mov	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	db0b      	blt.n	80016be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	f003 021f 	and.w	r2, r3, #31
 80016ac:	4906      	ldr	r1, [pc, #24]	; (80016c8 <__NVIC_EnableIRQ+0x34>)
 80016ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b2:	095b      	lsrs	r3, r3, #5
 80016b4:	2001      	movs	r0, #1
 80016b6:	fa00 f202 	lsl.w	r2, r0, r2
 80016ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016be:	bf00      	nop
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr
 80016c8:	e000e100 	.word	0xe000e100

080016cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	6039      	str	r1, [r7, #0]
 80016d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	db0a      	blt.n	80016f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	b2da      	uxtb	r2, r3
 80016e4:	490c      	ldr	r1, [pc, #48]	; (8001718 <__NVIC_SetPriority+0x4c>)
 80016e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ea:	0112      	lsls	r2, r2, #4
 80016ec:	b2d2      	uxtb	r2, r2
 80016ee:	440b      	add	r3, r1
 80016f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016f4:	e00a      	b.n	800170c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	b2da      	uxtb	r2, r3
 80016fa:	4908      	ldr	r1, [pc, #32]	; (800171c <__NVIC_SetPriority+0x50>)
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	3b04      	subs	r3, #4
 8001704:	0112      	lsls	r2, r2, #4
 8001706:	b2d2      	uxtb	r2, r2
 8001708:	440b      	add	r3, r1
 800170a:	761a      	strb	r2, [r3, #24]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	e000e100 	.word	0xe000e100
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001720:	b480      	push	{r7}
 8001722:	b089      	sub	sp, #36	; 0x24
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	f1c3 0307 	rsb	r3, r3, #7
 800173a:	2b04      	cmp	r3, #4
 800173c:	bf28      	it	cs
 800173e:	2304      	movcs	r3, #4
 8001740:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	3304      	adds	r3, #4
 8001746:	2b06      	cmp	r3, #6
 8001748:	d902      	bls.n	8001750 <NVIC_EncodePriority+0x30>
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	3b03      	subs	r3, #3
 800174e:	e000      	b.n	8001752 <NVIC_EncodePriority+0x32>
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001754:	f04f 32ff 	mov.w	r2, #4294967295
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	43da      	mvns	r2, r3
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	401a      	ands	r2, r3
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001768:	f04f 31ff 	mov.w	r1, #4294967295
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	fa01 f303 	lsl.w	r3, r1, r3
 8001772:	43d9      	mvns	r1, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001778:	4313      	orrs	r3, r2
         );
}
 800177a:	4618      	mov	r0, r3
 800177c:	3724      	adds	r7, #36	; 0x24
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr

08001784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3b01      	subs	r3, #1
 8001790:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001794:	d301      	bcc.n	800179a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001796:	2301      	movs	r3, #1
 8001798:	e00f      	b.n	80017ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800179a:	4a0a      	ldr	r2, [pc, #40]	; (80017c4 <SysTick_Config+0x40>)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3b01      	subs	r3, #1
 80017a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017a2:	210f      	movs	r1, #15
 80017a4:	f04f 30ff 	mov.w	r0, #4294967295
 80017a8:	f7ff ff90 	bl	80016cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ac:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <SysTick_Config+0x40>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b2:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <SysTick_Config+0x40>)
 80017b4:	2207      	movs	r2, #7
 80017b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	e000e010 	.word	0xe000e010

080017c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff ff2d 	bl	8001630 <__NVIC_SetPriorityGrouping>
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017de:	b580      	push	{r7, lr}
 80017e0:	b086      	sub	sp, #24
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	4603      	mov	r3, r0
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
 80017ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017f0:	f7ff ff42 	bl	8001678 <__NVIC_GetPriorityGrouping>
 80017f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	68b9      	ldr	r1, [r7, #8]
 80017fa:	6978      	ldr	r0, [r7, #20]
 80017fc:	f7ff ff90 	bl	8001720 <NVIC_EncodePriority>
 8001800:	4602      	mov	r2, r0
 8001802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001806:	4611      	mov	r1, r2
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ff5f 	bl	80016cc <__NVIC_SetPriority>
}
 800180e:	bf00      	nop
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	4603      	mov	r3, r0
 800181e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff ff35 	bl	8001694 <__NVIC_EnableIRQ>
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff ffa2 	bl	8001784 <SysTick_Config>
 8001840:	4603      	mov	r3, r0
}
 8001842:	4618      	mov	r0, r3
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800184a:	b480      	push	{r7}
 800184c:	b085      	sub	sp, #20
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001852:	2300      	movs	r3, #0
 8001854:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800185c:	2b02      	cmp	r3, #2
 800185e:	d008      	beq.n	8001872 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2204      	movs	r2, #4
 8001864:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e020      	b.n	80018b4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f022 020e 	bic.w	r2, r2, #14
 8001880:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f022 0201 	bic.w	r2, r2, #1
 8001890:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800189a:	2101      	movs	r1, #1
 800189c:	fa01 f202 	lsl.w	r2, r1, r2
 80018a0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2201      	movs	r2, #1
 80018a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2200      	movs	r2, #0
 80018ae:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80018b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr
	...

080018c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018c8:	2300      	movs	r3, #0
 80018ca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d005      	beq.n	80018e2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2204      	movs	r2, #4
 80018da:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	73fb      	strb	r3, [r7, #15]
 80018e0:	e051      	b.n	8001986 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f022 020e 	bic.w	r2, r2, #14
 80018f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f022 0201 	bic.w	r2, r2, #1
 8001900:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a22      	ldr	r2, [pc, #136]	; (8001990 <HAL_DMA_Abort_IT+0xd0>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d029      	beq.n	8001960 <HAL_DMA_Abort_IT+0xa0>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a20      	ldr	r2, [pc, #128]	; (8001994 <HAL_DMA_Abort_IT+0xd4>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d022      	beq.n	800195c <HAL_DMA_Abort_IT+0x9c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a1f      	ldr	r2, [pc, #124]	; (8001998 <HAL_DMA_Abort_IT+0xd8>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d01a      	beq.n	8001956 <HAL_DMA_Abort_IT+0x96>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a1d      	ldr	r2, [pc, #116]	; (800199c <HAL_DMA_Abort_IT+0xdc>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d012      	beq.n	8001950 <HAL_DMA_Abort_IT+0x90>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a1c      	ldr	r2, [pc, #112]	; (80019a0 <HAL_DMA_Abort_IT+0xe0>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d00a      	beq.n	800194a <HAL_DMA_Abort_IT+0x8a>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a1a      	ldr	r2, [pc, #104]	; (80019a4 <HAL_DMA_Abort_IT+0xe4>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d102      	bne.n	8001944 <HAL_DMA_Abort_IT+0x84>
 800193e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001942:	e00e      	b.n	8001962 <HAL_DMA_Abort_IT+0xa2>
 8001944:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001948:	e00b      	b.n	8001962 <HAL_DMA_Abort_IT+0xa2>
 800194a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800194e:	e008      	b.n	8001962 <HAL_DMA_Abort_IT+0xa2>
 8001950:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001954:	e005      	b.n	8001962 <HAL_DMA_Abort_IT+0xa2>
 8001956:	f44f 7380 	mov.w	r3, #256	; 0x100
 800195a:	e002      	b.n	8001962 <HAL_DMA_Abort_IT+0xa2>
 800195c:	2310      	movs	r3, #16
 800195e:	e000      	b.n	8001962 <HAL_DMA_Abort_IT+0xa2>
 8001960:	2301      	movs	r3, #1
 8001962:	4a11      	ldr	r2, [pc, #68]	; (80019a8 <HAL_DMA_Abort_IT+0xe8>)
 8001964:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	4798      	blx	r3
    } 
  }
  return status;
 8001986:	7bfb      	ldrb	r3, [r7, #15]
}
 8001988:	4618      	mov	r0, r3
 800198a:	3710      	adds	r7, #16
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40020008 	.word	0x40020008
 8001994:	4002001c 	.word	0x4002001c
 8001998:	40020030 	.word	0x40020030
 800199c:	40020044 	.word	0x40020044
 80019a0:	40020058 	.word	0x40020058
 80019a4:	4002006c 	.word	0x4002006c
 80019a8:	40020000 	.word	0x40020000

080019ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b08b      	sub	sp, #44	; 0x2c
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019b6:	2300      	movs	r3, #0
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019be:	e169      	b.n	8001c94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019c0:	2201      	movs	r2, #1
 80019c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	69fa      	ldr	r2, [r7, #28]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	429a      	cmp	r2, r3
 80019da:	f040 8158 	bne.w	8001c8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	4a9a      	ldr	r2, [pc, #616]	; (8001c4c <HAL_GPIO_Init+0x2a0>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d05e      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 80019e8:	4a98      	ldr	r2, [pc, #608]	; (8001c4c <HAL_GPIO_Init+0x2a0>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d875      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 80019ee:	4a98      	ldr	r2, [pc, #608]	; (8001c50 <HAL_GPIO_Init+0x2a4>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d058      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 80019f4:	4a96      	ldr	r2, [pc, #600]	; (8001c50 <HAL_GPIO_Init+0x2a4>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d86f      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 80019fa:	4a96      	ldr	r2, [pc, #600]	; (8001c54 <HAL_GPIO_Init+0x2a8>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d052      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 8001a00:	4a94      	ldr	r2, [pc, #592]	; (8001c54 <HAL_GPIO_Init+0x2a8>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d869      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a06:	4a94      	ldr	r2, [pc, #592]	; (8001c58 <HAL_GPIO_Init+0x2ac>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d04c      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 8001a0c:	4a92      	ldr	r2, [pc, #584]	; (8001c58 <HAL_GPIO_Init+0x2ac>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d863      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a12:	4a92      	ldr	r2, [pc, #584]	; (8001c5c <HAL_GPIO_Init+0x2b0>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d046      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 8001a18:	4a90      	ldr	r2, [pc, #576]	; (8001c5c <HAL_GPIO_Init+0x2b0>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d85d      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a1e:	2b12      	cmp	r3, #18
 8001a20:	d82a      	bhi.n	8001a78 <HAL_GPIO_Init+0xcc>
 8001a22:	2b12      	cmp	r3, #18
 8001a24:	d859      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a26:	a201      	add	r2, pc, #4	; (adr r2, 8001a2c <HAL_GPIO_Init+0x80>)
 8001a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a2c:	08001aa7 	.word	0x08001aa7
 8001a30:	08001a81 	.word	0x08001a81
 8001a34:	08001a93 	.word	0x08001a93
 8001a38:	08001ad5 	.word	0x08001ad5
 8001a3c:	08001adb 	.word	0x08001adb
 8001a40:	08001adb 	.word	0x08001adb
 8001a44:	08001adb 	.word	0x08001adb
 8001a48:	08001adb 	.word	0x08001adb
 8001a4c:	08001adb 	.word	0x08001adb
 8001a50:	08001adb 	.word	0x08001adb
 8001a54:	08001adb 	.word	0x08001adb
 8001a58:	08001adb 	.word	0x08001adb
 8001a5c:	08001adb 	.word	0x08001adb
 8001a60:	08001adb 	.word	0x08001adb
 8001a64:	08001adb 	.word	0x08001adb
 8001a68:	08001adb 	.word	0x08001adb
 8001a6c:	08001adb 	.word	0x08001adb
 8001a70:	08001a89 	.word	0x08001a89
 8001a74:	08001a9d 	.word	0x08001a9d
 8001a78:	4a79      	ldr	r2, [pc, #484]	; (8001c60 <HAL_GPIO_Init+0x2b4>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d013      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a7e:	e02c      	b.n	8001ada <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	623b      	str	r3, [r7, #32]
          break;
 8001a86:	e029      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	3304      	adds	r3, #4
 8001a8e:	623b      	str	r3, [r7, #32]
          break;
 8001a90:	e024      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	3308      	adds	r3, #8
 8001a98:	623b      	str	r3, [r7, #32]
          break;
 8001a9a:	e01f      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	330c      	adds	r3, #12
 8001aa2:	623b      	str	r3, [r7, #32]
          break;
 8001aa4:	e01a      	b.n	8001adc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d102      	bne.n	8001ab4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001aae:	2304      	movs	r3, #4
 8001ab0:	623b      	str	r3, [r7, #32]
          break;
 8001ab2:	e013      	b.n	8001adc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d105      	bne.n	8001ac8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001abc:	2308      	movs	r3, #8
 8001abe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	69fa      	ldr	r2, [r7, #28]
 8001ac4:	611a      	str	r2, [r3, #16]
          break;
 8001ac6:	e009      	b.n	8001adc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ac8:	2308      	movs	r3, #8
 8001aca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	69fa      	ldr	r2, [r7, #28]
 8001ad0:	615a      	str	r2, [r3, #20]
          break;
 8001ad2:	e003      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	623b      	str	r3, [r7, #32]
          break;
 8001ad8:	e000      	b.n	8001adc <HAL_GPIO_Init+0x130>
          break;
 8001ada:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	2bff      	cmp	r3, #255	; 0xff
 8001ae0:	d801      	bhi.n	8001ae6 <HAL_GPIO_Init+0x13a>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	e001      	b.n	8001aea <HAL_GPIO_Init+0x13e>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	3304      	adds	r3, #4
 8001aea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	2bff      	cmp	r3, #255	; 0xff
 8001af0:	d802      	bhi.n	8001af8 <HAL_GPIO_Init+0x14c>
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	e002      	b.n	8001afe <HAL_GPIO_Init+0x152>
 8001af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afa:	3b08      	subs	r3, #8
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	210f      	movs	r1, #15
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	401a      	ands	r2, r3
 8001b10:	6a39      	ldr	r1, [r7, #32]
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	fa01 f303 	lsl.w	r3, r1, r3
 8001b18:	431a      	orrs	r2, r3
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f000 80b1 	beq.w	8001c8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b2c:	4b4d      	ldr	r3, [pc, #308]	; (8001c64 <HAL_GPIO_Init+0x2b8>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	4a4c      	ldr	r2, [pc, #304]	; (8001c64 <HAL_GPIO_Init+0x2b8>)
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	6193      	str	r3, [r2, #24]
 8001b38:	4b4a      	ldr	r3, [pc, #296]	; (8001c64 <HAL_GPIO_Init+0x2b8>)
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	f003 0301 	and.w	r3, r3, #1
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b44:	4a48      	ldr	r2, [pc, #288]	; (8001c68 <HAL_GPIO_Init+0x2bc>)
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	089b      	lsrs	r3, r3, #2
 8001b4a:	3302      	adds	r3, #2
 8001b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	220f      	movs	r2, #15
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	43db      	mvns	r3, r3
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	4013      	ands	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a40      	ldr	r2, [pc, #256]	; (8001c6c <HAL_GPIO_Init+0x2c0>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d013      	beq.n	8001b98 <HAL_GPIO_Init+0x1ec>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a3f      	ldr	r2, [pc, #252]	; (8001c70 <HAL_GPIO_Init+0x2c4>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d00d      	beq.n	8001b94 <HAL_GPIO_Init+0x1e8>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a3e      	ldr	r2, [pc, #248]	; (8001c74 <HAL_GPIO_Init+0x2c8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d007      	beq.n	8001b90 <HAL_GPIO_Init+0x1e4>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a3d      	ldr	r2, [pc, #244]	; (8001c78 <HAL_GPIO_Init+0x2cc>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d101      	bne.n	8001b8c <HAL_GPIO_Init+0x1e0>
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e006      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	e004      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b90:	2302      	movs	r3, #2
 8001b92:	e002      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b94:	2301      	movs	r3, #1
 8001b96:	e000      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b9c:	f002 0203 	and.w	r2, r2, #3
 8001ba0:	0092      	lsls	r2, r2, #2
 8001ba2:	4093      	lsls	r3, r2
 8001ba4:	68fa      	ldr	r2, [r7, #12]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001baa:	492f      	ldr	r1, [pc, #188]	; (8001c68 <HAL_GPIO_Init+0x2bc>)
 8001bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bae:	089b      	lsrs	r3, r3, #2
 8001bb0:	3302      	adds	r3, #2
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d006      	beq.n	8001bd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bc4:	4b2d      	ldr	r3, [pc, #180]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	492c      	ldr	r1, [pc, #176]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	600b      	str	r3, [r1, #0]
 8001bd0:	e006      	b.n	8001be0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bd2:	4b2a      	ldr	r3, [pc, #168]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	4928      	ldr	r1, [pc, #160]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bdc:	4013      	ands	r3, r2
 8001bde:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d006      	beq.n	8001bfa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bec:	4b23      	ldr	r3, [pc, #140]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bee:	685a      	ldr	r2, [r3, #4]
 8001bf0:	4922      	ldr	r1, [pc, #136]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	604b      	str	r3, [r1, #4]
 8001bf8:	e006      	b.n	8001c08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bfa:	4b20      	ldr	r3, [pc, #128]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bfc:	685a      	ldr	r2, [r3, #4]
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	491e      	ldr	r1, [pc, #120]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c04:	4013      	ands	r3, r2
 8001c06:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d006      	beq.n	8001c22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c14:	4b19      	ldr	r3, [pc, #100]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	4918      	ldr	r1, [pc, #96]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	608b      	str	r3, [r1, #8]
 8001c20:	e006      	b.n	8001c30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c22:	4b16      	ldr	r3, [pc, #88]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	4914      	ldr	r1, [pc, #80]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d021      	beq.n	8001c80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c3e:	68da      	ldr	r2, [r3, #12]
 8001c40:	490e      	ldr	r1, [pc, #56]	; (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	60cb      	str	r3, [r1, #12]
 8001c48:	e021      	b.n	8001c8e <HAL_GPIO_Init+0x2e2>
 8001c4a:	bf00      	nop
 8001c4c:	10320000 	.word	0x10320000
 8001c50:	10310000 	.word	0x10310000
 8001c54:	10220000 	.word	0x10220000
 8001c58:	10210000 	.word	0x10210000
 8001c5c:	10120000 	.word	0x10120000
 8001c60:	10110000 	.word	0x10110000
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40010000 	.word	0x40010000
 8001c6c:	40010800 	.word	0x40010800
 8001c70:	40010c00 	.word	0x40010c00
 8001c74:	40011000 	.word	0x40011000
 8001c78:	40011400 	.word	0x40011400
 8001c7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c80:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <HAL_GPIO_Init+0x304>)
 8001c82:	68da      	ldr	r2, [r3, #12]
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	43db      	mvns	r3, r3
 8001c88:	4909      	ldr	r1, [pc, #36]	; (8001cb0 <HAL_GPIO_Init+0x304>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	3301      	adds	r3, #1
 8001c92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f47f ae8e 	bne.w	80019c0 <HAL_GPIO_Init+0x14>
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	bf00      	nop
 8001ca8:	372c      	adds	r7, #44	; 0x2c
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	40010400 	.word	0x40010400

08001cb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	887b      	ldrh	r3, [r7, #2]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d002      	beq.n	8001cd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	73fb      	strb	r3, [r7, #15]
 8001cd0:	e001      	b.n	8001cd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr

08001ce2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	460b      	mov	r3, r1
 8001cec:	807b      	strh	r3, [r7, #2]
 8001cee:	4613      	mov	r3, r2
 8001cf0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cf2:	787b      	ldrb	r3, [r7, #1]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cf8:	887a      	ldrh	r2, [r7, #2]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cfe:	e003      	b.n	8001d08 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d00:	887b      	ldrh	r3, [r7, #2]
 8001d02:	041a      	lsls	r2, r3, #16
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	611a      	str	r2, [r3, #16]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bc80      	pop	{r7}
 8001d10:	4770      	bx	lr

08001d12 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b085      	sub	sp, #20
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d24:	887a      	ldrh	r2, [r7, #2]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	041a      	lsls	r2, r3, #16
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	43d9      	mvns	r1, r3
 8001d30:	887b      	ldrh	r3, [r7, #2]
 8001d32:	400b      	ands	r3, r1
 8001d34:	431a      	orrs	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	611a      	str	r2, [r3, #16]
}
 8001d3a:	bf00      	nop
 8001d3c:	3714      	adds	r7, #20
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr

08001d44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e272      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f000 8087 	beq.w	8001e72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d64:	4b92      	ldr	r3, [pc, #584]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f003 030c 	and.w	r3, r3, #12
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	d00c      	beq.n	8001d8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d70:	4b8f      	ldr	r3, [pc, #572]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 030c 	and.w	r3, r3, #12
 8001d78:	2b08      	cmp	r3, #8
 8001d7a:	d112      	bne.n	8001da2 <HAL_RCC_OscConfig+0x5e>
 8001d7c:	4b8c      	ldr	r3, [pc, #560]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d88:	d10b      	bne.n	8001da2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8a:	4b89      	ldr	r3, [pc, #548]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d06c      	beq.n	8001e70 <HAL_RCC_OscConfig+0x12c>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d168      	bne.n	8001e70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e24c      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001daa:	d106      	bne.n	8001dba <HAL_RCC_OscConfig+0x76>
 8001dac:	4b80      	ldr	r3, [pc, #512]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a7f      	ldr	r2, [pc, #508]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001db2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001db6:	6013      	str	r3, [r2, #0]
 8001db8:	e02e      	b.n	8001e18 <HAL_RCC_OscConfig+0xd4>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10c      	bne.n	8001ddc <HAL_RCC_OscConfig+0x98>
 8001dc2:	4b7b      	ldr	r3, [pc, #492]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a7a      	ldr	r2, [pc, #488]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dcc:	6013      	str	r3, [r2, #0]
 8001dce:	4b78      	ldr	r3, [pc, #480]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a77      	ldr	r2, [pc, #476]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001dd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dd8:	6013      	str	r3, [r2, #0]
 8001dda:	e01d      	b.n	8001e18 <HAL_RCC_OscConfig+0xd4>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001de4:	d10c      	bne.n	8001e00 <HAL_RCC_OscConfig+0xbc>
 8001de6:	4b72      	ldr	r3, [pc, #456]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a71      	ldr	r2, [pc, #452]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001dec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001df0:	6013      	str	r3, [r2, #0]
 8001df2:	4b6f      	ldr	r3, [pc, #444]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a6e      	ldr	r2, [pc, #440]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dfc:	6013      	str	r3, [r2, #0]
 8001dfe:	e00b      	b.n	8001e18 <HAL_RCC_OscConfig+0xd4>
 8001e00:	4b6b      	ldr	r3, [pc, #428]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a6a      	ldr	r2, [pc, #424]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e0a:	6013      	str	r3, [r2, #0]
 8001e0c:	4b68      	ldr	r3, [pc, #416]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a67      	ldr	r2, [pc, #412]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d013      	beq.n	8001e48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e20:	f7ff fbfc 	bl	800161c <HAL_GetTick>
 8001e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e28:	f7ff fbf8 	bl	800161c <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b64      	cmp	r3, #100	; 0x64
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e200      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e3a:	4b5d      	ldr	r3, [pc, #372]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d0f0      	beq.n	8001e28 <HAL_RCC_OscConfig+0xe4>
 8001e46:	e014      	b.n	8001e72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e48:	f7ff fbe8 	bl	800161c <HAL_GetTick>
 8001e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e50:	f7ff fbe4 	bl	800161c <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b64      	cmp	r3, #100	; 0x64
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e1ec      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e62:	4b53      	ldr	r3, [pc, #332]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1f0      	bne.n	8001e50 <HAL_RCC_OscConfig+0x10c>
 8001e6e:	e000      	b.n	8001e72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d063      	beq.n	8001f46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e7e:	4b4c      	ldr	r3, [pc, #304]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f003 030c 	and.w	r3, r3, #12
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d00b      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e8a:	4b49      	ldr	r3, [pc, #292]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f003 030c 	and.w	r3, r3, #12
 8001e92:	2b08      	cmp	r3, #8
 8001e94:	d11c      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x18c>
 8001e96:	4b46      	ldr	r3, [pc, #280]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d116      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea2:	4b43      	ldr	r3, [pc, #268]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d005      	beq.n	8001eba <HAL_RCC_OscConfig+0x176>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d001      	beq.n	8001eba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e1c0      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eba:	4b3d      	ldr	r3, [pc, #244]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4939      	ldr	r1, [pc, #228]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ece:	e03a      	b.n	8001f46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d020      	beq.n	8001f1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ed8:	4b36      	ldr	r3, [pc, #216]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001eda:	2201      	movs	r2, #1
 8001edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ede:	f7ff fb9d 	bl	800161c <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee4:	e008      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee6:	f7ff fb99 	bl	800161c <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e1a1      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef8:	4b2d      	ldr	r3, [pc, #180]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d0f0      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f04:	4b2a      	ldr	r3, [pc, #168]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	695b      	ldr	r3, [r3, #20]
 8001f10:	00db      	lsls	r3, r3, #3
 8001f12:	4927      	ldr	r1, [pc, #156]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	600b      	str	r3, [r1, #0]
 8001f18:	e015      	b.n	8001f46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f1a:	4b26      	ldr	r3, [pc, #152]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7ff fb7c 	bl	800161c <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f28:	f7ff fb78 	bl	800161c <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e180      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f3a:	4b1d      	ldr	r3, [pc, #116]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1f0      	bne.n	8001f28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0308 	and.w	r3, r3, #8
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d03a      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	699b      	ldr	r3, [r3, #24]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d019      	beq.n	8001f8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f5a:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <HAL_RCC_OscConfig+0x274>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f60:	f7ff fb5c 	bl	800161c <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f68:	f7ff fb58 	bl	800161c <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e160      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f7a:	4b0d      	ldr	r3, [pc, #52]	; (8001fb0 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d0f0      	beq.n	8001f68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f86:	2001      	movs	r0, #1
 8001f88:	f000 fad8 	bl	800253c <RCC_Delay>
 8001f8c:	e01c      	b.n	8001fc8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <HAL_RCC_OscConfig+0x274>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f94:	f7ff fb42 	bl	800161c <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f9a:	e00f      	b.n	8001fbc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f9c:	f7ff fb3e 	bl	800161c <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d908      	bls.n	8001fbc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e146      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
 8001fae:	bf00      	nop
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	42420000 	.word	0x42420000
 8001fb8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fbc:	4b92      	ldr	r3, [pc, #584]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1e9      	bne.n	8001f9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	f000 80a6 	beq.w	8002122 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fda:	4b8b      	ldr	r3, [pc, #556]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d10d      	bne.n	8002002 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fe6:	4b88      	ldr	r3, [pc, #544]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	4a87      	ldr	r2, [pc, #540]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8001fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ff0:	61d3      	str	r3, [r2, #28]
 8001ff2:	4b85      	ldr	r3, [pc, #532]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ffe:	2301      	movs	r3, #1
 8002000:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002002:	4b82      	ldr	r3, [pc, #520]	; (800220c <HAL_RCC_OscConfig+0x4c8>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800200a:	2b00      	cmp	r3, #0
 800200c:	d118      	bne.n	8002040 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800200e:	4b7f      	ldr	r3, [pc, #508]	; (800220c <HAL_RCC_OscConfig+0x4c8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a7e      	ldr	r2, [pc, #504]	; (800220c <HAL_RCC_OscConfig+0x4c8>)
 8002014:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002018:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800201a:	f7ff faff 	bl	800161c <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002020:	e008      	b.n	8002034 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002022:	f7ff fafb 	bl	800161c <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b64      	cmp	r3, #100	; 0x64
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e103      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002034:	4b75      	ldr	r3, [pc, #468]	; (800220c <HAL_RCC_OscConfig+0x4c8>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800203c:	2b00      	cmp	r3, #0
 800203e:	d0f0      	beq.n	8002022 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d106      	bne.n	8002056 <HAL_RCC_OscConfig+0x312>
 8002048:	4b6f      	ldr	r3, [pc, #444]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	4a6e      	ldr	r2, [pc, #440]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 800204e:	f043 0301 	orr.w	r3, r3, #1
 8002052:	6213      	str	r3, [r2, #32]
 8002054:	e02d      	b.n	80020b2 <HAL_RCC_OscConfig+0x36e>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10c      	bne.n	8002078 <HAL_RCC_OscConfig+0x334>
 800205e:	4b6a      	ldr	r3, [pc, #424]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	4a69      	ldr	r2, [pc, #420]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002064:	f023 0301 	bic.w	r3, r3, #1
 8002068:	6213      	str	r3, [r2, #32]
 800206a:	4b67      	ldr	r3, [pc, #412]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	4a66      	ldr	r2, [pc, #408]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002070:	f023 0304 	bic.w	r3, r3, #4
 8002074:	6213      	str	r3, [r2, #32]
 8002076:	e01c      	b.n	80020b2 <HAL_RCC_OscConfig+0x36e>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	2b05      	cmp	r3, #5
 800207e:	d10c      	bne.n	800209a <HAL_RCC_OscConfig+0x356>
 8002080:	4b61      	ldr	r3, [pc, #388]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	4a60      	ldr	r2, [pc, #384]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002086:	f043 0304 	orr.w	r3, r3, #4
 800208a:	6213      	str	r3, [r2, #32]
 800208c:	4b5e      	ldr	r3, [pc, #376]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 800208e:	6a1b      	ldr	r3, [r3, #32]
 8002090:	4a5d      	ldr	r2, [pc, #372]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002092:	f043 0301 	orr.w	r3, r3, #1
 8002096:	6213      	str	r3, [r2, #32]
 8002098:	e00b      	b.n	80020b2 <HAL_RCC_OscConfig+0x36e>
 800209a:	4b5b      	ldr	r3, [pc, #364]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 800209c:	6a1b      	ldr	r3, [r3, #32]
 800209e:	4a5a      	ldr	r2, [pc, #360]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 80020a0:	f023 0301 	bic.w	r3, r3, #1
 80020a4:	6213      	str	r3, [r2, #32]
 80020a6:	4b58      	ldr	r3, [pc, #352]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	4a57      	ldr	r2, [pc, #348]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 80020ac:	f023 0304 	bic.w	r3, r3, #4
 80020b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d015      	beq.n	80020e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ba:	f7ff faaf 	bl	800161c <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c0:	e00a      	b.n	80020d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c2:	f7ff faab 	bl	800161c <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e0b1      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d8:	4b4b      	ldr	r3, [pc, #300]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d0ee      	beq.n	80020c2 <HAL_RCC_OscConfig+0x37e>
 80020e4:	e014      	b.n	8002110 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e6:	f7ff fa99 	bl	800161c <HAL_GetTick>
 80020ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ec:	e00a      	b.n	8002104 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ee:	f7ff fa95 	bl	800161c <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e09b      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002104:	4b40      	ldr	r3, [pc, #256]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	f003 0302 	and.w	r3, r3, #2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1ee      	bne.n	80020ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002110:	7dfb      	ldrb	r3, [r7, #23]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d105      	bne.n	8002122 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002116:	4b3c      	ldr	r3, [pc, #240]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	4a3b      	ldr	r2, [pc, #236]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 800211c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002120:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 8087 	beq.w	800223a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800212c:	4b36      	ldr	r3, [pc, #216]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 030c 	and.w	r3, r3, #12
 8002134:	2b08      	cmp	r3, #8
 8002136:	d061      	beq.n	80021fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	69db      	ldr	r3, [r3, #28]
 800213c:	2b02      	cmp	r3, #2
 800213e:	d146      	bne.n	80021ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002140:	4b33      	ldr	r3, [pc, #204]	; (8002210 <HAL_RCC_OscConfig+0x4cc>)
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002146:	f7ff fa69 	bl	800161c <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800214c:	e008      	b.n	8002160 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800214e:	f7ff fa65 	bl	800161c <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e06d      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002160:	4b29      	ldr	r3, [pc, #164]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1f0      	bne.n	800214e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002174:	d108      	bne.n	8002188 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002176:	4b24      	ldr	r3, [pc, #144]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	4921      	ldr	r1, [pc, #132]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 8002184:	4313      	orrs	r3, r2
 8002186:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002188:	4b1f      	ldr	r3, [pc, #124]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a19      	ldr	r1, [r3, #32]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	430b      	orrs	r3, r1
 800219a:	491b      	ldr	r1, [pc, #108]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 800219c:	4313      	orrs	r3, r2
 800219e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a0:	4b1b      	ldr	r3, [pc, #108]	; (8002210 <HAL_RCC_OscConfig+0x4cc>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a6:	f7ff fa39 	bl	800161c <HAL_GetTick>
 80021aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ae:	f7ff fa35 	bl	800161c <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e03d      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021c0:	4b11      	ldr	r3, [pc, #68]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d0f0      	beq.n	80021ae <HAL_RCC_OscConfig+0x46a>
 80021cc:	e035      	b.n	800223a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ce:	4b10      	ldr	r3, [pc, #64]	; (8002210 <HAL_RCC_OscConfig+0x4cc>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d4:	f7ff fa22 	bl	800161c <HAL_GetTick>
 80021d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021dc:	f7ff fa1e 	bl	800161c <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e026      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ee:	4b06      	ldr	r3, [pc, #24]	; (8002208 <HAL_RCC_OscConfig+0x4c4>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d1f0      	bne.n	80021dc <HAL_RCC_OscConfig+0x498>
 80021fa:	e01e      	b.n	800223a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	69db      	ldr	r3, [r3, #28]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d107      	bne.n	8002214 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e019      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
 8002208:	40021000 	.word	0x40021000
 800220c:	40007000 	.word	0x40007000
 8002210:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002214:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <HAL_RCC_OscConfig+0x500>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	429a      	cmp	r2, r3
 8002226:	d106      	bne.n	8002236 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002232:	429a      	cmp	r2, r3
 8002234:	d001      	beq.n	800223a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e000      	b.n	800223c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40021000 	.word	0x40021000

08002248 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e0d0      	b.n	80023fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800225c:	4b6a      	ldr	r3, [pc, #424]	; (8002408 <HAL_RCC_ClockConfig+0x1c0>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	683a      	ldr	r2, [r7, #0]
 8002266:	429a      	cmp	r2, r3
 8002268:	d910      	bls.n	800228c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226a:	4b67      	ldr	r3, [pc, #412]	; (8002408 <HAL_RCC_ClockConfig+0x1c0>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f023 0207 	bic.w	r2, r3, #7
 8002272:	4965      	ldr	r1, [pc, #404]	; (8002408 <HAL_RCC_ClockConfig+0x1c0>)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	4313      	orrs	r3, r2
 8002278:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800227a:	4b63      	ldr	r3, [pc, #396]	; (8002408 <HAL_RCC_ClockConfig+0x1c0>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0307 	and.w	r3, r3, #7
 8002282:	683a      	ldr	r2, [r7, #0]
 8002284:	429a      	cmp	r2, r3
 8002286:	d001      	beq.n	800228c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e0b8      	b.n	80023fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d020      	beq.n	80022da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0304 	and.w	r3, r3, #4
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d005      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022a4:	4b59      	ldr	r3, [pc, #356]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	4a58      	ldr	r2, [pc, #352]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80022ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0308 	and.w	r3, r3, #8
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d005      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022bc:	4b53      	ldr	r3, [pc, #332]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	4a52      	ldr	r2, [pc, #328]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80022c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022c8:	4b50      	ldr	r3, [pc, #320]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	494d      	ldr	r1, [pc, #308]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d040      	beq.n	8002368 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d107      	bne.n	80022fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ee:	4b47      	ldr	r3, [pc, #284]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d115      	bne.n	8002326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e07f      	b.n	80023fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2b02      	cmp	r3, #2
 8002304:	d107      	bne.n	8002316 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002306:	4b41      	ldr	r3, [pc, #260]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d109      	bne.n	8002326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e073      	b.n	80023fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002316:	4b3d      	ldr	r3, [pc, #244]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e06b      	b.n	80023fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002326:	4b39      	ldr	r3, [pc, #228]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f023 0203 	bic.w	r2, r3, #3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	4936      	ldr	r1, [pc, #216]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 8002334:	4313      	orrs	r3, r2
 8002336:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002338:	f7ff f970 	bl	800161c <HAL_GetTick>
 800233c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800233e:	e00a      	b.n	8002356 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002340:	f7ff f96c 	bl	800161c <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	f241 3288 	movw	r2, #5000	; 0x1388
 800234e:	4293      	cmp	r3, r2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e053      	b.n	80023fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002356:	4b2d      	ldr	r3, [pc, #180]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 020c 	and.w	r2, r3, #12
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	429a      	cmp	r2, r3
 8002366:	d1eb      	bne.n	8002340 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002368:	4b27      	ldr	r3, [pc, #156]	; (8002408 <HAL_RCC_ClockConfig+0x1c0>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0307 	and.w	r3, r3, #7
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	d210      	bcs.n	8002398 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002376:	4b24      	ldr	r3, [pc, #144]	; (8002408 <HAL_RCC_ClockConfig+0x1c0>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 0207 	bic.w	r2, r3, #7
 800237e:	4922      	ldr	r1, [pc, #136]	; (8002408 <HAL_RCC_ClockConfig+0x1c0>)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	4313      	orrs	r3, r2
 8002384:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002386:	4b20      	ldr	r3, [pc, #128]	; (8002408 <HAL_RCC_ClockConfig+0x1c0>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0307 	and.w	r3, r3, #7
 800238e:	683a      	ldr	r2, [r7, #0]
 8002390:	429a      	cmp	r2, r3
 8002392:	d001      	beq.n	8002398 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e032      	b.n	80023fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d008      	beq.n	80023b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023a4:	4b19      	ldr	r3, [pc, #100]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	4916      	ldr	r1, [pc, #88]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d009      	beq.n	80023d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023c2:	4b12      	ldr	r3, [pc, #72]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	490e      	ldr	r1, [pc, #56]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023d6:	f000 f821 	bl	800241c <HAL_RCC_GetSysClockFreq>
 80023da:	4602      	mov	r2, r0
 80023dc:	4b0b      	ldr	r3, [pc, #44]	; (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	091b      	lsrs	r3, r3, #4
 80023e2:	f003 030f 	and.w	r3, r3, #15
 80023e6:	490a      	ldr	r1, [pc, #40]	; (8002410 <HAL_RCC_ClockConfig+0x1c8>)
 80023e8:	5ccb      	ldrb	r3, [r1, r3]
 80023ea:	fa22 f303 	lsr.w	r3, r2, r3
 80023ee:	4a09      	ldr	r2, [pc, #36]	; (8002414 <HAL_RCC_ClockConfig+0x1cc>)
 80023f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023f2:	4b09      	ldr	r3, [pc, #36]	; (8002418 <HAL_RCC_ClockConfig+0x1d0>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff f8ce 	bl	8001598 <HAL_InitTick>

  return HAL_OK;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40022000 	.word	0x40022000
 800240c:	40021000 	.word	0x40021000
 8002410:	08004830 	.word	0x08004830
 8002414:	20000014 	.word	0x20000014
 8002418:	20000018 	.word	0x20000018

0800241c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800241c:	b490      	push	{r4, r7}
 800241e:	b08a      	sub	sp, #40	; 0x28
 8002420:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002422:	4b29      	ldr	r3, [pc, #164]	; (80024c8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002424:	1d3c      	adds	r4, r7, #4
 8002426:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002428:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800242c:	f240 2301 	movw	r3, #513	; 0x201
 8002430:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002432:	2300      	movs	r3, #0
 8002434:	61fb      	str	r3, [r7, #28]
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
 800243a:	2300      	movs	r3, #0
 800243c:	627b      	str	r3, [r7, #36]	; 0x24
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002442:	2300      	movs	r3, #0
 8002444:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002446:	4b21      	ldr	r3, [pc, #132]	; (80024cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f003 030c 	and.w	r3, r3, #12
 8002452:	2b04      	cmp	r3, #4
 8002454:	d002      	beq.n	800245c <HAL_RCC_GetSysClockFreq+0x40>
 8002456:	2b08      	cmp	r3, #8
 8002458:	d003      	beq.n	8002462 <HAL_RCC_GetSysClockFreq+0x46>
 800245a:	e02b      	b.n	80024b4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800245c:	4b1c      	ldr	r3, [pc, #112]	; (80024d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800245e:	623b      	str	r3, [r7, #32]
      break;
 8002460:	e02b      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	0c9b      	lsrs	r3, r3, #18
 8002466:	f003 030f 	and.w	r3, r3, #15
 800246a:	3328      	adds	r3, #40	; 0x28
 800246c:	443b      	add	r3, r7
 800246e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002472:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d012      	beq.n	80024a4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800247e:	4b13      	ldr	r3, [pc, #76]	; (80024cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	0c5b      	lsrs	r3, r3, #17
 8002484:	f003 0301 	and.w	r3, r3, #1
 8002488:	3328      	adds	r3, #40	; 0x28
 800248a:	443b      	add	r3, r7
 800248c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002490:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	4a0e      	ldr	r2, [pc, #56]	; (80024d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002496:	fb03 f202 	mul.w	r2, r3, r2
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a0:	627b      	str	r3, [r7, #36]	; 0x24
 80024a2:	e004      	b.n	80024ae <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	4a0b      	ldr	r2, [pc, #44]	; (80024d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024a8:	fb02 f303 	mul.w	r3, r2, r3
 80024ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80024ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b0:	623b      	str	r3, [r7, #32]
      break;
 80024b2:	e002      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024b4:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80024b6:	623b      	str	r3, [r7, #32]
      break;
 80024b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024ba:	6a3b      	ldr	r3, [r7, #32]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3728      	adds	r7, #40	; 0x28
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bc90      	pop	{r4, r7}
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	08004820 	.word	0x08004820
 80024cc:	40021000 	.word	0x40021000
 80024d0:	007a1200 	.word	0x007a1200
 80024d4:	003d0900 	.word	0x003d0900

080024d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024dc:	4b02      	ldr	r3, [pc, #8]	; (80024e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80024de:	681b      	ldr	r3, [r3, #0]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	20000014 	.word	0x20000014

080024ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024f0:	f7ff fff2 	bl	80024d8 <HAL_RCC_GetHCLKFreq>
 80024f4:	4602      	mov	r2, r0
 80024f6:	4b05      	ldr	r3, [pc, #20]	; (800250c <HAL_RCC_GetPCLK1Freq+0x20>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	0a1b      	lsrs	r3, r3, #8
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	4903      	ldr	r1, [pc, #12]	; (8002510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002502:	5ccb      	ldrb	r3, [r1, r3]
 8002504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002508:	4618      	mov	r0, r3
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40021000 	.word	0x40021000
 8002510:	08004840 	.word	0x08004840

08002514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002518:	f7ff ffde 	bl	80024d8 <HAL_RCC_GetHCLKFreq>
 800251c:	4602      	mov	r2, r0
 800251e:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	0adb      	lsrs	r3, r3, #11
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	4903      	ldr	r1, [pc, #12]	; (8002538 <HAL_RCC_GetPCLK2Freq+0x24>)
 800252a:	5ccb      	ldrb	r3, [r1, r3]
 800252c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002530:	4618      	mov	r0, r3
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40021000 	.word	0x40021000
 8002538:	08004840 	.word	0x08004840

0800253c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002544:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <RCC_Delay+0x34>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a0a      	ldr	r2, [pc, #40]	; (8002574 <RCC_Delay+0x38>)
 800254a:	fba2 2303 	umull	r2, r3, r2, r3
 800254e:	0a5b      	lsrs	r3, r3, #9
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	fb02 f303 	mul.w	r3, r2, r3
 8002556:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002558:	bf00      	nop
  }
  while (Delay --);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	1e5a      	subs	r2, r3, #1
 800255e:	60fa      	str	r2, [r7, #12]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1f9      	bne.n	8002558 <RCC_Delay+0x1c>
}
 8002564:	bf00      	nop
 8002566:	bf00      	nop
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr
 8002570:	20000014 	.word	0x20000014
 8002574:	10624dd3 	.word	0x10624dd3

08002578 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e041      	b.n	800260e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	d106      	bne.n	80025a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7fe fe78 	bl	8001294 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2202      	movs	r2, #2
 80025a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3304      	adds	r3, #4
 80025b4:	4619      	mov	r1, r3
 80025b6:	4610      	mov	r0, r2
 80025b8:	f000 fc28 	bl	8002e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
	...

08002618 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002626:	b2db      	uxtb	r3, r3
 8002628:	2b01      	cmp	r3, #1
 800262a:	d001      	beq.n	8002630 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e03a      	b.n	80026a6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2202      	movs	r2, #2
 8002634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68da      	ldr	r2, [r3, #12]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f042 0201 	orr.w	r2, r2, #1
 8002646:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a18      	ldr	r2, [pc, #96]	; (80026b0 <HAL_TIM_Base_Start_IT+0x98>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d00e      	beq.n	8002670 <HAL_TIM_Base_Start_IT+0x58>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800265a:	d009      	beq.n	8002670 <HAL_TIM_Base_Start_IT+0x58>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a14      	ldr	r2, [pc, #80]	; (80026b4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d004      	beq.n	8002670 <HAL_TIM_Base_Start_IT+0x58>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a13      	ldr	r2, [pc, #76]	; (80026b8 <HAL_TIM_Base_Start_IT+0xa0>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d111      	bne.n	8002694 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2b06      	cmp	r3, #6
 8002680:	d010      	beq.n	80026a4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f042 0201 	orr.w	r2, r2, #1
 8002690:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002692:	e007      	b.n	80026a4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0201 	orr.w	r2, r2, #1
 80026a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	40012c00 	.word	0x40012c00
 80026b4:	40000400 	.word	0x40000400
 80026b8:	40000800 	.word	0x40000800

080026bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e041      	b.n	8002752 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d106      	bne.n	80026e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 f839 	bl	800275a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2202      	movs	r2, #2
 80026ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3304      	adds	r3, #4
 80026f8:	4619      	mov	r1, r3
 80026fa:	4610      	mov	r0, r2
 80026fc:	f000 fb86 	bl	8002e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002762:	bf00      	nop
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr

0800276c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d109      	bne.n	8002790 <HAL_TIM_PWM_Start+0x24>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b01      	cmp	r3, #1
 8002786:	bf14      	ite	ne
 8002788:	2301      	movne	r3, #1
 800278a:	2300      	moveq	r3, #0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	e022      	b.n	80027d6 <HAL_TIM_PWM_Start+0x6a>
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	2b04      	cmp	r3, #4
 8002794:	d109      	bne.n	80027aa <HAL_TIM_PWM_Start+0x3e>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800279c:	b2db      	uxtb	r3, r3
 800279e:	2b01      	cmp	r3, #1
 80027a0:	bf14      	ite	ne
 80027a2:	2301      	movne	r3, #1
 80027a4:	2300      	moveq	r3, #0
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	e015      	b.n	80027d6 <HAL_TIM_PWM_Start+0x6a>
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	2b08      	cmp	r3, #8
 80027ae:	d109      	bne.n	80027c4 <HAL_TIM_PWM_Start+0x58>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	bf14      	ite	ne
 80027bc:	2301      	movne	r3, #1
 80027be:	2300      	moveq	r3, #0
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	e008      	b.n	80027d6 <HAL_TIM_PWM_Start+0x6a>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	bf14      	ite	ne
 80027d0:	2301      	movne	r3, #1
 80027d2:	2300      	moveq	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e05e      	b.n	800289c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d104      	bne.n	80027ee <HAL_TIM_PWM_Start+0x82>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2202      	movs	r2, #2
 80027e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027ec:	e013      	b.n	8002816 <HAL_TIM_PWM_Start+0xaa>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	2b04      	cmp	r3, #4
 80027f2:	d104      	bne.n	80027fe <HAL_TIM_PWM_Start+0x92>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2202      	movs	r2, #2
 80027f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027fc:	e00b      	b.n	8002816 <HAL_TIM_PWM_Start+0xaa>
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	2b08      	cmp	r3, #8
 8002802:	d104      	bne.n	800280e <HAL_TIM_PWM_Start+0xa2>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2202      	movs	r2, #2
 8002808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800280c:	e003      	b.n	8002816 <HAL_TIM_PWM_Start+0xaa>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2202      	movs	r2, #2
 8002812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2201      	movs	r2, #1
 800281c:	6839      	ldr	r1, [r7, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f000 fd74 	bl	800330c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a1e      	ldr	r2, [pc, #120]	; (80028a4 <HAL_TIM_PWM_Start+0x138>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d107      	bne.n	800283e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800283c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a18      	ldr	r2, [pc, #96]	; (80028a4 <HAL_TIM_PWM_Start+0x138>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d00e      	beq.n	8002866 <HAL_TIM_PWM_Start+0xfa>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002850:	d009      	beq.n	8002866 <HAL_TIM_PWM_Start+0xfa>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a14      	ldr	r2, [pc, #80]	; (80028a8 <HAL_TIM_PWM_Start+0x13c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d004      	beq.n	8002866 <HAL_TIM_PWM_Start+0xfa>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a12      	ldr	r2, [pc, #72]	; (80028ac <HAL_TIM_PWM_Start+0x140>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d111      	bne.n	800288a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f003 0307 	and.w	r3, r3, #7
 8002870:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2b06      	cmp	r3, #6
 8002876:	d010      	beq.n	800289a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f042 0201 	orr.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002888:	e007      	b.n	800289a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f042 0201 	orr.w	r2, r2, #1
 8002898:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3710      	adds	r7, #16
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40012c00 	.word	0x40012c00
 80028a8:	40000400 	.word	0x40000400
 80028ac:	40000800 	.word	0x40000800

080028b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d122      	bne.n	800290c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d11b      	bne.n	800290c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f06f 0202 	mvn.w	r2, #2
 80028dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	f003 0303 	and.w	r3, r3, #3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 fa6f 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
 80028f8:	e005      	b.n	8002906 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 fa62 	bl	8002dc4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 fa71 	bl	8002de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	2b04      	cmp	r3, #4
 8002918:	d122      	bne.n	8002960 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	2b04      	cmp	r3, #4
 8002926:	d11b      	bne.n	8002960 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f06f 0204 	mvn.w	r2, #4
 8002930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2202      	movs	r2, #2
 8002936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 fa45 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
 800294c:	e005      	b.n	800295a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 fa38 	bl	8002dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 fa47 	bl	8002de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	f003 0308 	and.w	r3, r3, #8
 800296a:	2b08      	cmp	r3, #8
 800296c:	d122      	bne.n	80029b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	f003 0308 	and.w	r3, r3, #8
 8002978:	2b08      	cmp	r3, #8
 800297a:	d11b      	bne.n	80029b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f06f 0208 	mvn.w	r2, #8
 8002984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2204      	movs	r2, #4
 800298a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 fa1b 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
 80029a0:	e005      	b.n	80029ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 fa0e 	bl	8002dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 fa1d 	bl	8002de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	f003 0310 	and.w	r3, r3, #16
 80029be:	2b10      	cmp	r3, #16
 80029c0:	d122      	bne.n	8002a08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	f003 0310 	and.w	r3, r3, #16
 80029cc:	2b10      	cmp	r3, #16
 80029ce:	d11b      	bne.n	8002a08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f06f 0210 	mvn.w	r2, #16
 80029d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2208      	movs	r2, #8
 80029de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f9f1 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
 80029f4:	e005      	b.n	8002a02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f9e4 	bl	8002dc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 f9f3 	bl	8002de8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d10e      	bne.n	8002a34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d107      	bne.n	8002a34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f06f 0201 	mvn.w	r2, #1
 8002a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7fd fb94 	bl	800015c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3e:	2b80      	cmp	r3, #128	; 0x80
 8002a40:	d10e      	bne.n	8002a60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a4c:	2b80      	cmp	r3, #128	; 0x80
 8002a4e:	d107      	bne.n	8002a60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 fce1 	bl	8003422 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6a:	2b40      	cmp	r3, #64	; 0x40
 8002a6c:	d10e      	bne.n	8002a8c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a78:	2b40      	cmp	r3, #64	; 0x40
 8002a7a:	d107      	bne.n	8002a8c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f9b7 	bl	8002dfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	f003 0320 	and.w	r3, r3, #32
 8002a96:	2b20      	cmp	r3, #32
 8002a98:	d10e      	bne.n	8002ab8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b20      	cmp	r3, #32
 8002aa6:	d107      	bne.n	8002ab8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f06f 0220 	mvn.w	r2, #32
 8002ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 fcac 	bl	8003410 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ab8:	bf00      	nop
 8002aba:	3708      	adds	r7, #8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d101      	bne.n	8002ada <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e0ac      	b.n	8002c34 <HAL_TIM_PWM_ConfigChannel+0x174>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b0c      	cmp	r3, #12
 8002ae6:	f200 809f 	bhi.w	8002c28 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002aea:	a201      	add	r2, pc, #4	; (adr r2, 8002af0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af0:	08002b25 	.word	0x08002b25
 8002af4:	08002c29 	.word	0x08002c29
 8002af8:	08002c29 	.word	0x08002c29
 8002afc:	08002c29 	.word	0x08002c29
 8002b00:	08002b65 	.word	0x08002b65
 8002b04:	08002c29 	.word	0x08002c29
 8002b08:	08002c29 	.word	0x08002c29
 8002b0c:	08002c29 	.word	0x08002c29
 8002b10:	08002ba7 	.word	0x08002ba7
 8002b14:	08002c29 	.word	0x08002c29
 8002b18:	08002c29 	.word	0x08002c29
 8002b1c:	08002c29 	.word	0x08002c29
 8002b20:	08002be7 	.word	0x08002be7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68b9      	ldr	r1, [r7, #8]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f000 f9d0 	bl	8002ed0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	699a      	ldr	r2, [r3, #24]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f042 0208 	orr.w	r2, r2, #8
 8002b3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	699a      	ldr	r2, [r3, #24]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0204 	bic.w	r2, r2, #4
 8002b4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6999      	ldr	r1, [r3, #24]
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	691a      	ldr	r2, [r3, #16]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	619a      	str	r2, [r3, #24]
      break;
 8002b62:	e062      	b.n	8002c2a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68b9      	ldr	r1, [r7, #8]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f000 fa16 	bl	8002f9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699a      	ldr	r2, [r3, #24]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	699a      	ldr	r2, [r3, #24]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6999      	ldr	r1, [r3, #24]
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	021a      	lsls	r2, r3, #8
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	619a      	str	r2, [r3, #24]
      break;
 8002ba4:	e041      	b.n	8002c2a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68b9      	ldr	r1, [r7, #8]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 fa5f 	bl	8003070 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	69da      	ldr	r2, [r3, #28]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f042 0208 	orr.w	r2, r2, #8
 8002bc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	69da      	ldr	r2, [r3, #28]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0204 	bic.w	r2, r2, #4
 8002bd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	69d9      	ldr	r1, [r3, #28]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	61da      	str	r2, [r3, #28]
      break;
 8002be4:	e021      	b.n	8002c2a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68b9      	ldr	r1, [r7, #8]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f000 faa9 	bl	8003144 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	69da      	ldr	r2, [r3, #28]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	69da      	ldr	r2, [r3, #28]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	69d9      	ldr	r1, [r3, #28]
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	021a      	lsls	r2, r3, #8
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	61da      	str	r2, [r3, #28]
      break;
 8002c26:	e000      	b.n	8002c2a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002c28:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d101      	bne.n	8002c54 <HAL_TIM_ConfigClockSource+0x18>
 8002c50:	2302      	movs	r3, #2
 8002c52:	e0b3      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x180>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2202      	movs	r2, #2
 8002c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c72:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c7a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c8c:	d03e      	beq.n	8002d0c <HAL_TIM_ConfigClockSource+0xd0>
 8002c8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c92:	f200 8087 	bhi.w	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002c96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c9a:	f000 8085 	beq.w	8002da8 <HAL_TIM_ConfigClockSource+0x16c>
 8002c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ca2:	d87f      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002ca4:	2b70      	cmp	r3, #112	; 0x70
 8002ca6:	d01a      	beq.n	8002cde <HAL_TIM_ConfigClockSource+0xa2>
 8002ca8:	2b70      	cmp	r3, #112	; 0x70
 8002caa:	d87b      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cac:	2b60      	cmp	r3, #96	; 0x60
 8002cae:	d050      	beq.n	8002d52 <HAL_TIM_ConfigClockSource+0x116>
 8002cb0:	2b60      	cmp	r3, #96	; 0x60
 8002cb2:	d877      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cb4:	2b50      	cmp	r3, #80	; 0x50
 8002cb6:	d03c      	beq.n	8002d32 <HAL_TIM_ConfigClockSource+0xf6>
 8002cb8:	2b50      	cmp	r3, #80	; 0x50
 8002cba:	d873      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cbc:	2b40      	cmp	r3, #64	; 0x40
 8002cbe:	d058      	beq.n	8002d72 <HAL_TIM_ConfigClockSource+0x136>
 8002cc0:	2b40      	cmp	r3, #64	; 0x40
 8002cc2:	d86f      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cc4:	2b30      	cmp	r3, #48	; 0x30
 8002cc6:	d064      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x156>
 8002cc8:	2b30      	cmp	r3, #48	; 0x30
 8002cca:	d86b      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002ccc:	2b20      	cmp	r3, #32
 8002cce:	d060      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x156>
 8002cd0:	2b20      	cmp	r3, #32
 8002cd2:	d867      	bhi.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d05c      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x156>
 8002cd8:	2b10      	cmp	r3, #16
 8002cda:	d05a      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002cdc:	e062      	b.n	8002da4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6818      	ldr	r0, [r3, #0]
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	6899      	ldr	r1, [r3, #8]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f000 faee 	bl	80032ce <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002d00:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	609a      	str	r2, [r3, #8]
      break;
 8002d0a:	e04e      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6818      	ldr	r0, [r3, #0]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	6899      	ldr	r1, [r3, #8]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	f000 fad7 	bl	80032ce <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	689a      	ldr	r2, [r3, #8]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d2e:	609a      	str	r2, [r3, #8]
      break;
 8002d30:	e03b      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	6859      	ldr	r1, [r3, #4]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	f000 fa4e 	bl	80031e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2150      	movs	r1, #80	; 0x50
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f000 faa5 	bl	800329a <TIM_ITRx_SetConfig>
      break;
 8002d50:	e02b      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6818      	ldr	r0, [r3, #0]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	6859      	ldr	r1, [r3, #4]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	f000 fa6c 	bl	800323c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2160      	movs	r1, #96	; 0x60
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 fa95 	bl	800329a <TIM_ITRx_SetConfig>
      break;
 8002d70:	e01b      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6818      	ldr	r0, [r3, #0]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	6859      	ldr	r1, [r3, #4]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	f000 fa2e 	bl	80031e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2140      	movs	r1, #64	; 0x40
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 fa85 	bl	800329a <TIM_ITRx_SetConfig>
      break;
 8002d90:	e00b      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	4610      	mov	r0, r2
 8002d9e:	f000 fa7c 	bl	800329a <TIM_ITRx_SetConfig>
        break;
 8002da2:	e002      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002da4:	bf00      	nop
 8002da6:	e000      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002da8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr

08002dd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr

08002de8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr

08002dfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b083      	sub	sp, #12
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bc80      	pop	{r7}
 8002e0a:	4770      	bx	lr

08002e0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a29      	ldr	r2, [pc, #164]	; (8002ec4 <TIM_Base_SetConfig+0xb8>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d00b      	beq.n	8002e3c <TIM_Base_SetConfig+0x30>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e2a:	d007      	beq.n	8002e3c <TIM_Base_SetConfig+0x30>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a26      	ldr	r2, [pc, #152]	; (8002ec8 <TIM_Base_SetConfig+0xbc>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d003      	beq.n	8002e3c <TIM_Base_SetConfig+0x30>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a25      	ldr	r2, [pc, #148]	; (8002ecc <TIM_Base_SetConfig+0xc0>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d108      	bne.n	8002e4e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a1c      	ldr	r2, [pc, #112]	; (8002ec4 <TIM_Base_SetConfig+0xb8>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d00b      	beq.n	8002e6e <TIM_Base_SetConfig+0x62>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e5c:	d007      	beq.n	8002e6e <TIM_Base_SetConfig+0x62>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a19      	ldr	r2, [pc, #100]	; (8002ec8 <TIM_Base_SetConfig+0xbc>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d003      	beq.n	8002e6e <TIM_Base_SetConfig+0x62>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a18      	ldr	r2, [pc, #96]	; (8002ecc <TIM_Base_SetConfig+0xc0>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d108      	bne.n	8002e80 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a07      	ldr	r2, [pc, #28]	; (8002ec4 <TIM_Base_SetConfig+0xb8>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d103      	bne.n	8002eb4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	691a      	ldr	r2, [r3, #16]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	615a      	str	r2, [r3, #20]
}
 8002eba:	bf00      	nop
 8002ebc:	3714      	adds	r7, #20
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr
 8002ec4:	40012c00 	.word	0x40012c00
 8002ec8:	40000400 	.word	0x40000400
 8002ecc:	40000800 	.word	0x40000800

08002ed0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b087      	sub	sp, #28
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	f023 0201 	bic.w	r2, r3, #1
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
 8002eea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002efe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f023 0303 	bic.w	r3, r3, #3
 8002f06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f023 0302 	bic.w	r3, r3, #2
 8002f18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a1c      	ldr	r2, [pc, #112]	; (8002f98 <TIM_OC1_SetConfig+0xc8>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d10c      	bne.n	8002f46 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	f023 0308 	bic.w	r3, r3, #8
 8002f32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	f023 0304 	bic.w	r3, r3, #4
 8002f44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a13      	ldr	r2, [pc, #76]	; (8002f98 <TIM_OC1_SetConfig+0xc8>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d111      	bne.n	8002f72 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	693a      	ldr	r2, [r7, #16]
 8002f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685a      	ldr	r2, [r3, #4]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	697a      	ldr	r2, [r7, #20]
 8002f8a:	621a      	str	r2, [r3, #32]
}
 8002f8c:	bf00      	nop
 8002f8e:	371c      	adds	r7, #28
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bc80      	pop	{r7}
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	40012c00 	.word	0x40012c00

08002f9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b087      	sub	sp, #28
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	f023 0210 	bic.w	r2, r3, #16
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a1b      	ldr	r3, [r3, #32]
 8002fb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	021b      	lsls	r3, r3, #8
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	f023 0320 	bic.w	r3, r3, #32
 8002fe6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a1d      	ldr	r2, [pc, #116]	; (800306c <TIM_OC2_SetConfig+0xd0>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d10d      	bne.n	8003018 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003002:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	697a      	ldr	r2, [r7, #20]
 800300c:	4313      	orrs	r3, r2
 800300e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003016:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a14      	ldr	r2, [pc, #80]	; (800306c <TIM_OC2_SetConfig+0xd0>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d113      	bne.n	8003048 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003026:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800302e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	4313      	orrs	r3, r2
 800303a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	693a      	ldr	r2, [r7, #16]
 8003044:	4313      	orrs	r3, r2
 8003046:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	621a      	str	r2, [r3, #32]
}
 8003062:	bf00      	nop
 8003064:	371c      	adds	r7, #28
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr
 800306c:	40012c00 	.word	0x40012c00

08003070 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003070:	b480      	push	{r7}
 8003072:	b087      	sub	sp, #28
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a1b      	ldr	r3, [r3, #32]
 800308a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800309e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f023 0303 	bic.w	r3, r3, #3
 80030a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	021b      	lsls	r3, r3, #8
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a1d      	ldr	r2, [pc, #116]	; (8003140 <TIM_OC3_SetConfig+0xd0>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d10d      	bne.n	80030ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80030d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	021b      	lsls	r3, r3, #8
 80030dc:	697a      	ldr	r2, [r7, #20]
 80030de:	4313      	orrs	r3, r2
 80030e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80030e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a14      	ldr	r2, [pc, #80]	; (8003140 <TIM_OC3_SetConfig+0xd0>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d113      	bne.n	800311a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80030f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003100:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	4313      	orrs	r3, r2
 800310c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	011b      	lsls	r3, r3, #4
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	4313      	orrs	r3, r2
 8003118:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	621a      	str	r2, [r3, #32]
}
 8003134:	bf00      	nop
 8003136:	371c      	adds	r7, #28
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	40012c00 	.word	0x40012c00

08003144 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003144:	b480      	push	{r7}
 8003146:	b087      	sub	sp, #28
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a1b      	ldr	r3, [r3, #32]
 8003152:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a1b      	ldr	r3, [r3, #32]
 800315e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800317a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	021b      	lsls	r3, r3, #8
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	4313      	orrs	r3, r2
 8003186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800318e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	031b      	lsls	r3, r3, #12
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	4313      	orrs	r3, r2
 800319a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a0f      	ldr	r2, [pc, #60]	; (80031dc <TIM_OC4_SetConfig+0x98>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d109      	bne.n	80031b8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	019b      	lsls	r3, r3, #6
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	697a      	ldr	r2, [r7, #20]
 80031bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	621a      	str	r2, [r3, #32]
}
 80031d2:	bf00      	nop
 80031d4:	371c      	adds	r7, #28
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr
 80031dc:	40012c00 	.word	0x40012c00

080031e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	f023 0201 	bic.w	r2, r3, #1
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800320a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	4313      	orrs	r3, r2
 8003214:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f023 030a 	bic.w	r3, r3, #10
 800321c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	4313      	orrs	r3, r2
 8003224:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	697a      	ldr	r2, [r7, #20]
 8003230:	621a      	str	r2, [r3, #32]
}
 8003232:	bf00      	nop
 8003234:	371c      	adds	r7, #28
 8003236:	46bd      	mov	sp, r7
 8003238:	bc80      	pop	{r7}
 800323a:	4770      	bx	lr

0800323c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800323c:	b480      	push	{r7}
 800323e:	b087      	sub	sp, #28
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	f023 0210 	bic.w	r2, r3, #16
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003266:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	031b      	lsls	r3, r3, #12
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	4313      	orrs	r3, r2
 8003270:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003278:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	621a      	str	r2, [r3, #32]
}
 8003290:	bf00      	nop
 8003292:	371c      	adds	r7, #28
 8003294:	46bd      	mov	sp, r7
 8003296:	bc80      	pop	{r7}
 8003298:	4770      	bx	lr

0800329a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800329a:	b480      	push	{r7}
 800329c:	b085      	sub	sp, #20
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
 80032a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	f043 0307 	orr.w	r3, r3, #7
 80032bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	609a      	str	r2, [r3, #8]
}
 80032c4:	bf00      	nop
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bc80      	pop	{r7}
 80032cc:	4770      	bx	lr

080032ce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b087      	sub	sp, #28
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	60f8      	str	r0, [r7, #12]
 80032d6:	60b9      	str	r1, [r7, #8]
 80032d8:	607a      	str	r2, [r7, #4]
 80032da:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032e8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	021a      	lsls	r2, r3, #8
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	431a      	orrs	r2, r3
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	697a      	ldr	r2, [r7, #20]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	609a      	str	r2, [r3, #8]
}
 8003302:	bf00      	nop
 8003304:	371c      	adds	r7, #28
 8003306:	46bd      	mov	sp, r7
 8003308:	bc80      	pop	{r7}
 800330a:	4770      	bx	lr

0800330c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800330c:	b480      	push	{r7}
 800330e:	b087      	sub	sp, #28
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	f003 031f 	and.w	r3, r3, #31
 800331e:	2201      	movs	r2, #1
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6a1a      	ldr	r2, [r3, #32]
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	43db      	mvns	r3, r3
 800332e:	401a      	ands	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a1a      	ldr	r2, [r3, #32]
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	f003 031f 	and.w	r3, r3, #31
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	fa01 f303 	lsl.w	r3, r1, r3
 8003344:	431a      	orrs	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	621a      	str	r2, [r3, #32]
}
 800334a:	bf00      	nop
 800334c:	371c      	adds	r7, #28
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr

08003354 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003364:	2b01      	cmp	r3, #1
 8003366:	d101      	bne.n	800336c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003368:	2302      	movs	r3, #2
 800336a:	e046      	b.n	80033fa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2202      	movs	r2, #2
 8003378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003392:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	4313      	orrs	r3, r2
 800339c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a16      	ldr	r2, [pc, #88]	; (8003404 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d00e      	beq.n	80033ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b8:	d009      	beq.n	80033ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a12      	ldr	r2, [pc, #72]	; (8003408 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d004      	beq.n	80033ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a10      	ldr	r2, [pc, #64]	; (800340c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d10c      	bne.n	80033e8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68ba      	ldr	r2, [r7, #8]
 80033e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3714      	adds	r7, #20
 80033fe:	46bd      	mov	sp, r7
 8003400:	bc80      	pop	{r7}
 8003402:	4770      	bx	lr
 8003404:	40012c00 	.word	0x40012c00
 8003408:	40000400 	.word	0x40000400
 800340c:	40000800 	.word	0x40000800

08003410 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	bc80      	pop	{r7}
 8003420:	4770      	bx	lr

08003422 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003422:	b480      	push	{r7}
 8003424:	b083      	sub	sp, #12
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800342a:	bf00      	nop
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr

08003434 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e03f      	b.n	80034c6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d106      	bne.n	8003460 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f7fd ff8c 	bl	8001378 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2224      	movs	r2, #36	; 0x24
 8003464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68da      	ldr	r2, [r3, #12]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003476:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 fc85 	bl	8003d88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	691a      	ldr	r2, [r3, #16]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800348c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	695a      	ldr	r2, [r3, #20]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800349c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68da      	ldr	r2, [r3, #12]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2220      	movs	r2, #32
 80034b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2220      	movs	r2, #32
 80034c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b08a      	sub	sp, #40	; 0x28
 80034d2:	af02      	add	r7, sp, #8
 80034d4:	60f8      	str	r0, [r7, #12]
 80034d6:	60b9      	str	r1, [r7, #8]
 80034d8:	603b      	str	r3, [r7, #0]
 80034da:	4613      	mov	r3, r2
 80034dc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b20      	cmp	r3, #32
 80034ec:	d17c      	bne.n	80035e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d002      	beq.n	80034fa <HAL_UART_Transmit+0x2c>
 80034f4:	88fb      	ldrh	r3, [r7, #6]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e075      	b.n	80035ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003504:	2b01      	cmp	r3, #1
 8003506:	d101      	bne.n	800350c <HAL_UART_Transmit+0x3e>
 8003508:	2302      	movs	r3, #2
 800350a:	e06e      	b.n	80035ea <HAL_UART_Transmit+0x11c>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2221      	movs	r2, #33	; 0x21
 800351e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003522:	f7fe f87b 	bl	800161c <HAL_GetTick>
 8003526:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	88fa      	ldrh	r2, [r7, #6]
 800352c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	88fa      	ldrh	r2, [r7, #6]
 8003532:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800353c:	d108      	bne.n	8003550 <HAL_UART_Transmit+0x82>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d104      	bne.n	8003550 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	61bb      	str	r3, [r7, #24]
 800354e:	e003      	b.n	8003558 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003554:	2300      	movs	r3, #0
 8003556:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003560:	e02a      	b.n	80035b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2200      	movs	r2, #0
 800356a:	2180      	movs	r1, #128	; 0x80
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 fa38 	bl	80039e2 <UART_WaitOnFlagUntilTimeout>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e036      	b.n	80035ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d10b      	bne.n	800359a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003590:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	3302      	adds	r3, #2
 8003596:	61bb      	str	r3, [r7, #24]
 8003598:	e007      	b.n	80035aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	781a      	ldrb	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	3301      	adds	r3, #1
 80035a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035bc:	b29b      	uxth	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1cf      	bne.n	8003562 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	2200      	movs	r2, #0
 80035ca:	2140      	movs	r1, #64	; 0x40
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 fa08 	bl	80039e2 <UART_WaitOnFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e006      	b.n	80035ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2220      	movs	r2, #32
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80035e4:	2300      	movs	r3, #0
 80035e6:	e000      	b.n	80035ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80035e8:	2302      	movs	r3, #2
  }
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3720      	adds	r7, #32
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b084      	sub	sp, #16
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	60f8      	str	r0, [r7, #12]
 80035fa:	60b9      	str	r1, [r7, #8]
 80035fc:	4613      	mov	r3, r2
 80035fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b20      	cmp	r3, #32
 800360a:	d11d      	bne.n	8003648 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d002      	beq.n	8003618 <HAL_UART_Receive_IT+0x26>
 8003612:	88fb      	ldrh	r3, [r7, #6]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d101      	bne.n	800361c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e016      	b.n	800364a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003622:	2b01      	cmp	r3, #1
 8003624:	d101      	bne.n	800362a <HAL_UART_Receive_IT+0x38>
 8003626:	2302      	movs	r3, #2
 8003628:	e00f      	b.n	800364a <HAL_UART_Receive_IT+0x58>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003638:	88fb      	ldrh	r3, [r7, #6]
 800363a:	461a      	mov	r2, r3
 800363c:	68b9      	ldr	r1, [r7, #8]
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fa19 	bl	8003a76 <UART_Start_Receive_IT>
 8003644:	4603      	mov	r3, r0
 8003646:	e000      	b.n	800364a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003648:	2302      	movs	r3, #2
  }
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
	...

08003654 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b08a      	sub	sp, #40	; 0x28
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003674:	2300      	movs	r3, #0
 8003676:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003678:	2300      	movs	r3, #0
 800367a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800367c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367e:	f003 030f 	and.w	r3, r3, #15
 8003682:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10d      	bne.n	80036a6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800368a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368c:	f003 0320 	and.w	r3, r3, #32
 8003690:	2b00      	cmp	r3, #0
 8003692:	d008      	beq.n	80036a6 <HAL_UART_IRQHandler+0x52>
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	f003 0320 	and.w	r3, r3, #32
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 fac9 	bl	8003c36 <UART_Receive_IT>
      return;
 80036a4:	e17b      	b.n	800399e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80036a6:	69bb      	ldr	r3, [r7, #24]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 80b1 	beq.w	8003810 <HAL_UART_IRQHandler+0x1bc>
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d105      	bne.n	80036c4 <HAL_UART_IRQHandler+0x70>
 80036b8:	6a3b      	ldr	r3, [r7, #32]
 80036ba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f000 80a6 	beq.w	8003810 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80036c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00a      	beq.n	80036e4 <HAL_UART_IRQHandler+0x90>
 80036ce:	6a3b      	ldr	r3, [r7, #32]
 80036d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d005      	beq.n	80036e4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036dc:	f043 0201 	orr.w	r2, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e6:	f003 0304 	and.w	r3, r3, #4
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00a      	beq.n	8003704 <HAL_UART_IRQHandler+0xb0>
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fc:	f043 0202 	orr.w	r2, r3, #2
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00a      	beq.n	8003724 <HAL_UART_IRQHandler+0xd0>
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b00      	cmp	r3, #0
 8003716:	d005      	beq.n	8003724 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371c:	f043 0204 	orr.w	r2, r3, #4
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00f      	beq.n	800374e <HAL_UART_IRQHandler+0xfa>
 800372e:	6a3b      	ldr	r3, [r7, #32]
 8003730:	f003 0320 	and.w	r3, r3, #32
 8003734:	2b00      	cmp	r3, #0
 8003736:	d104      	bne.n	8003742 <HAL_UART_IRQHandler+0xee>
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b00      	cmp	r3, #0
 8003740:	d005      	beq.n	800374e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	f043 0208 	orr.w	r2, r3, #8
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	2b00      	cmp	r3, #0
 8003754:	f000 811e 	beq.w	8003994 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375a:	f003 0320 	and.w	r3, r3, #32
 800375e:	2b00      	cmp	r3, #0
 8003760:	d007      	beq.n	8003772 <HAL_UART_IRQHandler+0x11e>
 8003762:	6a3b      	ldr	r3, [r7, #32]
 8003764:	f003 0320 	and.w	r3, r3, #32
 8003768:	2b00      	cmp	r3, #0
 800376a:	d002      	beq.n	8003772 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f000 fa62 	bl	8003c36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf14      	ite	ne
 8003780:	2301      	movne	r3, #1
 8003782:	2300      	moveq	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378c:	f003 0308 	and.w	r3, r3, #8
 8003790:	2b00      	cmp	r3, #0
 8003792:	d102      	bne.n	800379a <HAL_UART_IRQHandler+0x146>
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d031      	beq.n	80037fe <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f9a4 	bl	8003ae8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d023      	beq.n	80037f6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	695a      	ldr	r2, [r3, #20]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037bc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d013      	beq.n	80037ee <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ca:	4a76      	ldr	r2, [pc, #472]	; (80039a4 <HAL_UART_IRQHandler+0x350>)
 80037cc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fe f874 	bl	80018c0 <HAL_DMA_Abort_IT>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d016      	beq.n	800380c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037e8:	4610      	mov	r0, r2
 80037ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037ec:	e00e      	b.n	800380c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 f8e3 	bl	80039ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037f4:	e00a      	b.n	800380c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f8df 	bl	80039ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037fc:	e006      	b.n	800380c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f8db 	bl	80039ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800380a:	e0c3      	b.n	8003994 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800380c:	bf00      	nop
    return;
 800380e:	e0c1      	b.n	8003994 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003814:	2b01      	cmp	r3, #1
 8003816:	f040 80a1 	bne.w	800395c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	f003 0310 	and.w	r3, r3, #16
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 809b 	beq.w	800395c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003826:	6a3b      	ldr	r3, [r7, #32]
 8003828:	f003 0310 	and.w	r3, r3, #16
 800382c:	2b00      	cmp	r3, #0
 800382e:	f000 8095 	beq.w	800395c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003832:	2300      	movs	r3, #0
 8003834:	60fb      	str	r3, [r7, #12]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	60fb      	str	r3, [r7, #12]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	60fb      	str	r3, [r7, #12]
 8003846:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003852:	2b00      	cmp	r3, #0
 8003854:	d04e      	beq.n	80038f4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003860:	8a3b      	ldrh	r3, [r7, #16]
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 8098 	beq.w	8003998 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800386c:	8a3a      	ldrh	r2, [r7, #16]
 800386e:	429a      	cmp	r2, r3
 8003870:	f080 8092 	bcs.w	8003998 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	8a3a      	ldrh	r2, [r7, #16]
 8003878:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	2b20      	cmp	r3, #32
 8003882:	d02b      	beq.n	80038dc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68da      	ldr	r2, [r3, #12]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003892:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	695a      	ldr	r2, [r3, #20]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0201 	bic.w	r2, r2, #1
 80038a2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695a      	ldr	r2, [r3, #20]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038b2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2220      	movs	r2, #32
 80038b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0210 	bic.w	r2, r2, #16
 80038d0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7fd ffb7 	bl	800184a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	4619      	mov	r1, r3
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 f86d 	bl	80039cc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80038f2:	e051      	b.n	8003998 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003906:	b29b      	uxth	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	d047      	beq.n	800399c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800390c:	8a7b      	ldrh	r3, [r7, #18]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d044      	beq.n	800399c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68da      	ldr	r2, [r3, #12]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003920:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	695a      	ldr	r2, [r3, #20]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 0201 	bic.w	r2, r2, #1
 8003930:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2220      	movs	r2, #32
 8003936:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68da      	ldr	r2, [r3, #12]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0210 	bic.w	r2, r2, #16
 800394e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003950:	8a7b      	ldrh	r3, [r7, #18]
 8003952:	4619      	mov	r1, r3
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f000 f839 	bl	80039cc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800395a:	e01f      	b.n	800399c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003962:	2b00      	cmp	r3, #0
 8003964:	d008      	beq.n	8003978 <HAL_UART_IRQHandler+0x324>
 8003966:	6a3b      	ldr	r3, [r7, #32]
 8003968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 f8f9 	bl	8003b68 <UART_Transmit_IT>
    return;
 8003976:	e012      	b.n	800399e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00d      	beq.n	800399e <HAL_UART_IRQHandler+0x34a>
 8003982:	6a3b      	ldr	r3, [r7, #32]
 8003984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003988:	2b00      	cmp	r3, #0
 800398a:	d008      	beq.n	800399e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 f93a 	bl	8003c06 <UART_EndTransmit_IT>
    return;
 8003992:	e004      	b.n	800399e <HAL_UART_IRQHandler+0x34a>
    return;
 8003994:	bf00      	nop
 8003996:	e002      	b.n	800399e <HAL_UART_IRQHandler+0x34a>
      return;
 8003998:	bf00      	nop
 800399a:	e000      	b.n	800399e <HAL_UART_IRQHandler+0x34a>
      return;
 800399c:	bf00      	nop
  }
}
 800399e:	3728      	adds	r7, #40	; 0x28
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	08003b41 	.word	0x08003b41

080039a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr

080039ba <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b083      	sub	sp, #12
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bc80      	pop	{r7}
 80039ca:	4770      	bx	lr

080039cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80039d8:	bf00      	nop
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	bc80      	pop	{r7}
 80039e0:	4770      	bx	lr

080039e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b084      	sub	sp, #16
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	60f8      	str	r0, [r7, #12]
 80039ea:	60b9      	str	r1, [r7, #8]
 80039ec:	603b      	str	r3, [r7, #0]
 80039ee:	4613      	mov	r3, r2
 80039f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f2:	e02c      	b.n	8003a4e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039fa:	d028      	beq.n	8003a4e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d007      	beq.n	8003a12 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a02:	f7fd fe0b 	bl	800161c <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d21d      	bcs.n	8003a4e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68da      	ldr	r2, [r3, #12]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a20:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	695a      	ldr	r2, [r3, #20]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0201 	bic.w	r2, r2, #1
 8003a30:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2220      	movs	r2, #32
 8003a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2220      	movs	r2, #32
 8003a3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e00f      	b.n	8003a6e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	4013      	ands	r3, r2
 8003a58:	68ba      	ldr	r2, [r7, #8]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	bf0c      	ite	eq
 8003a5e:	2301      	moveq	r3, #1
 8003a60:	2300      	movne	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	461a      	mov	r2, r3
 8003a66:	79fb      	ldrb	r3, [r7, #7]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d0c3      	beq.n	80039f4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a76:	b480      	push	{r7}
 8003a78:	b085      	sub	sp, #20
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	60f8      	str	r0, [r7, #12]
 8003a7e:	60b9      	str	r1, [r7, #8]
 8003a80:	4613      	mov	r3, r2
 8003a82:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	88fa      	ldrh	r2, [r7, #6]
 8003a8e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	88fa      	ldrh	r2, [r7, #6]
 8003a94:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2222      	movs	r2, #34	; 0x22
 8003aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68da      	ldr	r2, [r3, #12]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aba:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	695a      	ldr	r2, [r3, #20]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0201 	orr.w	r2, r2, #1
 8003aca:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68da      	ldr	r2, [r3, #12]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f042 0220 	orr.w	r2, r2, #32
 8003ada:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3714      	adds	r7, #20
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr

08003ae8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68da      	ldr	r2, [r3, #12]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003afe:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	695a      	ldr	r2, [r3, #20]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 0201 	bic.w	r2, r2, #1
 8003b0e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d107      	bne.n	8003b28 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f022 0210 	bic.w	r2, r2, #16
 8003b26:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr

08003b40 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f7ff ff2d 	bl	80039ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b60:	bf00      	nop
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b21      	cmp	r3, #33	; 0x21
 8003b7a:	d13e      	bne.n	8003bfa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b84:	d114      	bne.n	8003bb0 <UART_Transmit_IT+0x48>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d110      	bne.n	8003bb0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	881b      	ldrh	r3, [r3, #0]
 8003b98:	461a      	mov	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ba2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	1c9a      	adds	r2, r3, #2
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	621a      	str	r2, [r3, #32]
 8003bae:	e008      	b.n	8003bc2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	1c59      	adds	r1, r3, #1
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6211      	str	r1, [r2, #32]
 8003bba:	781a      	ldrb	r2, [r3, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	687a      	ldr	r2, [r7, #4]
 8003bce:	4619      	mov	r1, r3
 8003bd0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10f      	bne.n	8003bf6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68da      	ldr	r2, [r3, #12]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003be4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	68da      	ldr	r2, [r3, #12]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bf4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e000      	b.n	8003bfc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003bfa:	2302      	movs	r3, #2
  }
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3714      	adds	r7, #20
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr

08003c06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68da      	ldr	r2, [r3, #12]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2220      	movs	r2, #32
 8003c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7ff febe 	bl	80039a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b086      	sub	sp, #24
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b22      	cmp	r3, #34	; 0x22
 8003c48:	f040 8099 	bne.w	8003d7e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c54:	d117      	bne.n	8003c86 <UART_Receive_IT+0x50>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d113      	bne.n	8003c86 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c66:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7e:	1c9a      	adds	r2, r3, #2
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	629a      	str	r2, [r3, #40]	; 0x28
 8003c84:	e026      	b.n	8003cd4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c98:	d007      	beq.n	8003caa <UART_Receive_IT+0x74>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <UART_Receive_IT+0x82>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d106      	bne.n	8003cb8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	b2da      	uxtb	r2, r3
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	701a      	strb	r2, [r3, #0]
 8003cb6:	e008      	b.n	8003cca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cc4:	b2da      	uxtb	r2, r3
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cce:	1c5a      	adds	r2, r3, #1
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d148      	bne.n	8003d7a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68da      	ldr	r2, [r3, #12]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0220 	bic.w	r2, r2, #32
 8003cf6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68da      	ldr	r2, [r3, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695a      	ldr	r2, [r3, #20]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0201 	bic.w	r2, r2, #1
 8003d16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d123      	bne.n	8003d70 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	68da      	ldr	r2, [r3, #12]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f022 0210 	bic.w	r2, r2, #16
 8003d3c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0310 	and.w	r3, r3, #16
 8003d48:	2b10      	cmp	r3, #16
 8003d4a:	d10a      	bne.n	8003d62 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	60fb      	str	r3, [r7, #12]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	60fb      	str	r3, [r7, #12]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d66:	4619      	mov	r1, r3
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f7ff fe2f 	bl	80039cc <HAL_UARTEx_RxEventCallback>
 8003d6e:	e002      	b.n	8003d76 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f7fc fa05 	bl	8000180 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003d76:	2300      	movs	r3, #0
 8003d78:	e002      	b.n	8003d80 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	e000      	b.n	8003d80 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003d7e:	2302      	movs	r3, #2
  }
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68da      	ldr	r2, [r3, #12]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689a      	ldr	r2, [r3, #8]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	431a      	orrs	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	695b      	ldr	r3, [r3, #20]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003dc2:	f023 030c 	bic.w	r3, r3, #12
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6812      	ldr	r2, [r2, #0]
 8003dca:	68b9      	ldr	r1, [r7, #8]
 8003dcc:	430b      	orrs	r3, r1
 8003dce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	699a      	ldr	r2, [r3, #24]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a2c      	ldr	r2, [pc, #176]	; (8003e9c <UART_SetConfig+0x114>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d103      	bne.n	8003df8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003df0:	f7fe fb90 	bl	8002514 <HAL_RCC_GetPCLK2Freq>
 8003df4:	60f8      	str	r0, [r7, #12]
 8003df6:	e002      	b.n	8003dfe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003df8:	f7fe fb78 	bl	80024ec <HAL_RCC_GetPCLK1Freq>
 8003dfc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	4613      	mov	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4413      	add	r3, r2
 8003e06:	009a      	lsls	r2, r3, #2
 8003e08:	441a      	add	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e14:	4a22      	ldr	r2, [pc, #136]	; (8003ea0 <UART_SetConfig+0x118>)
 8003e16:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1a:	095b      	lsrs	r3, r3, #5
 8003e1c:	0119      	lsls	r1, r3, #4
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	4613      	mov	r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	4413      	add	r3, r2
 8003e26:	009a      	lsls	r2, r3, #2
 8003e28:	441a      	add	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e34:	4b1a      	ldr	r3, [pc, #104]	; (8003ea0 <UART_SetConfig+0x118>)
 8003e36:	fba3 0302 	umull	r0, r3, r3, r2
 8003e3a:	095b      	lsrs	r3, r3, #5
 8003e3c:	2064      	movs	r0, #100	; 0x64
 8003e3e:	fb00 f303 	mul.w	r3, r0, r3
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	011b      	lsls	r3, r3, #4
 8003e46:	3332      	adds	r3, #50	; 0x32
 8003e48:	4a15      	ldr	r2, [pc, #84]	; (8003ea0 <UART_SetConfig+0x118>)
 8003e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4e:	095b      	lsrs	r3, r3, #5
 8003e50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e54:	4419      	add	r1, r3
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	4413      	add	r3, r2
 8003e5e:	009a      	lsls	r2, r3, #2
 8003e60:	441a      	add	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ea0 <UART_SetConfig+0x118>)
 8003e6e:	fba3 0302 	umull	r0, r3, r3, r2
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	2064      	movs	r0, #100	; 0x64
 8003e76:	fb00 f303 	mul.w	r3, r0, r3
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	011b      	lsls	r3, r3, #4
 8003e7e:	3332      	adds	r3, #50	; 0x32
 8003e80:	4a07      	ldr	r2, [pc, #28]	; (8003ea0 <UART_SetConfig+0x118>)
 8003e82:	fba2 2303 	umull	r2, r3, r2, r3
 8003e86:	095b      	lsrs	r3, r3, #5
 8003e88:	f003 020f 	and.w	r2, r3, #15
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	440a      	add	r2, r1
 8003e92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003e94:	bf00      	nop
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	40013800 	.word	0x40013800
 8003ea0:	51eb851f 	.word	0x51eb851f

08003ea4 <__errno>:
 8003ea4:	4b01      	ldr	r3, [pc, #4]	; (8003eac <__errno+0x8>)
 8003ea6:	6818      	ldr	r0, [r3, #0]
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	20000020 	.word	0x20000020

08003eb0 <__libc_init_array>:
 8003eb0:	b570      	push	{r4, r5, r6, lr}
 8003eb2:	2600      	movs	r6, #0
 8003eb4:	4d0c      	ldr	r5, [pc, #48]	; (8003ee8 <__libc_init_array+0x38>)
 8003eb6:	4c0d      	ldr	r4, [pc, #52]	; (8003eec <__libc_init_array+0x3c>)
 8003eb8:	1b64      	subs	r4, r4, r5
 8003eba:	10a4      	asrs	r4, r4, #2
 8003ebc:	42a6      	cmp	r6, r4
 8003ebe:	d109      	bne.n	8003ed4 <__libc_init_array+0x24>
 8003ec0:	f000 fc9c 	bl	80047fc <_init>
 8003ec4:	2600      	movs	r6, #0
 8003ec6:	4d0a      	ldr	r5, [pc, #40]	; (8003ef0 <__libc_init_array+0x40>)
 8003ec8:	4c0a      	ldr	r4, [pc, #40]	; (8003ef4 <__libc_init_array+0x44>)
 8003eca:	1b64      	subs	r4, r4, r5
 8003ecc:	10a4      	asrs	r4, r4, #2
 8003ece:	42a6      	cmp	r6, r4
 8003ed0:	d105      	bne.n	8003ede <__libc_init_array+0x2e>
 8003ed2:	bd70      	pop	{r4, r5, r6, pc}
 8003ed4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ed8:	4798      	blx	r3
 8003eda:	3601      	adds	r6, #1
 8003edc:	e7ee      	b.n	8003ebc <__libc_init_array+0xc>
 8003ede:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ee2:	4798      	blx	r3
 8003ee4:	3601      	adds	r6, #1
 8003ee6:	e7f2      	b.n	8003ece <__libc_init_array+0x1e>
 8003ee8:	0800487c 	.word	0x0800487c
 8003eec:	0800487c 	.word	0x0800487c
 8003ef0:	0800487c 	.word	0x0800487c
 8003ef4:	08004880 	.word	0x08004880

08003ef8 <memset>:
 8003ef8:	4603      	mov	r3, r0
 8003efa:	4402      	add	r2, r0
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d100      	bne.n	8003f02 <memset+0xa>
 8003f00:	4770      	bx	lr
 8003f02:	f803 1b01 	strb.w	r1, [r3], #1
 8003f06:	e7f9      	b.n	8003efc <memset+0x4>

08003f08 <siprintf>:
 8003f08:	b40e      	push	{r1, r2, r3}
 8003f0a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003f0e:	b500      	push	{lr}
 8003f10:	b09c      	sub	sp, #112	; 0x70
 8003f12:	ab1d      	add	r3, sp, #116	; 0x74
 8003f14:	9002      	str	r0, [sp, #8]
 8003f16:	9006      	str	r0, [sp, #24]
 8003f18:	9107      	str	r1, [sp, #28]
 8003f1a:	9104      	str	r1, [sp, #16]
 8003f1c:	4808      	ldr	r0, [pc, #32]	; (8003f40 <siprintf+0x38>)
 8003f1e:	4909      	ldr	r1, [pc, #36]	; (8003f44 <siprintf+0x3c>)
 8003f20:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f24:	9105      	str	r1, [sp, #20]
 8003f26:	6800      	ldr	r0, [r0, #0]
 8003f28:	a902      	add	r1, sp, #8
 8003f2a:	9301      	str	r3, [sp, #4]
 8003f2c:	f000 f868 	bl	8004000 <_svfiprintf_r>
 8003f30:	2200      	movs	r2, #0
 8003f32:	9b02      	ldr	r3, [sp, #8]
 8003f34:	701a      	strb	r2, [r3, #0]
 8003f36:	b01c      	add	sp, #112	; 0x70
 8003f38:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f3c:	b003      	add	sp, #12
 8003f3e:	4770      	bx	lr
 8003f40:	20000020 	.word	0x20000020
 8003f44:	ffff0208 	.word	0xffff0208

08003f48 <__ssputs_r>:
 8003f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f4c:	688e      	ldr	r6, [r1, #8]
 8003f4e:	4682      	mov	sl, r0
 8003f50:	429e      	cmp	r6, r3
 8003f52:	460c      	mov	r4, r1
 8003f54:	4690      	mov	r8, r2
 8003f56:	461f      	mov	r7, r3
 8003f58:	d838      	bhi.n	8003fcc <__ssputs_r+0x84>
 8003f5a:	898a      	ldrh	r2, [r1, #12]
 8003f5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003f60:	d032      	beq.n	8003fc8 <__ssputs_r+0x80>
 8003f62:	6825      	ldr	r5, [r4, #0]
 8003f64:	6909      	ldr	r1, [r1, #16]
 8003f66:	3301      	adds	r3, #1
 8003f68:	eba5 0901 	sub.w	r9, r5, r1
 8003f6c:	6965      	ldr	r5, [r4, #20]
 8003f6e:	444b      	add	r3, r9
 8003f70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f78:	106d      	asrs	r5, r5, #1
 8003f7a:	429d      	cmp	r5, r3
 8003f7c:	bf38      	it	cc
 8003f7e:	461d      	movcc	r5, r3
 8003f80:	0553      	lsls	r3, r2, #21
 8003f82:	d531      	bpl.n	8003fe8 <__ssputs_r+0xa0>
 8003f84:	4629      	mov	r1, r5
 8003f86:	f000 fb6f 	bl	8004668 <_malloc_r>
 8003f8a:	4606      	mov	r6, r0
 8003f8c:	b950      	cbnz	r0, 8003fa4 <__ssputs_r+0x5c>
 8003f8e:	230c      	movs	r3, #12
 8003f90:	f04f 30ff 	mov.w	r0, #4294967295
 8003f94:	f8ca 3000 	str.w	r3, [sl]
 8003f98:	89a3      	ldrh	r3, [r4, #12]
 8003f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f9e:	81a3      	strh	r3, [r4, #12]
 8003fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fa4:	464a      	mov	r2, r9
 8003fa6:	6921      	ldr	r1, [r4, #16]
 8003fa8:	f000 face 	bl	8004548 <memcpy>
 8003fac:	89a3      	ldrh	r3, [r4, #12]
 8003fae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fb6:	81a3      	strh	r3, [r4, #12]
 8003fb8:	6126      	str	r6, [r4, #16]
 8003fba:	444e      	add	r6, r9
 8003fbc:	6026      	str	r6, [r4, #0]
 8003fbe:	463e      	mov	r6, r7
 8003fc0:	6165      	str	r5, [r4, #20]
 8003fc2:	eba5 0509 	sub.w	r5, r5, r9
 8003fc6:	60a5      	str	r5, [r4, #8]
 8003fc8:	42be      	cmp	r6, r7
 8003fca:	d900      	bls.n	8003fce <__ssputs_r+0x86>
 8003fcc:	463e      	mov	r6, r7
 8003fce:	4632      	mov	r2, r6
 8003fd0:	4641      	mov	r1, r8
 8003fd2:	6820      	ldr	r0, [r4, #0]
 8003fd4:	f000 fac6 	bl	8004564 <memmove>
 8003fd8:	68a3      	ldr	r3, [r4, #8]
 8003fda:	2000      	movs	r0, #0
 8003fdc:	1b9b      	subs	r3, r3, r6
 8003fde:	60a3      	str	r3, [r4, #8]
 8003fe0:	6823      	ldr	r3, [r4, #0]
 8003fe2:	4433      	add	r3, r6
 8003fe4:	6023      	str	r3, [r4, #0]
 8003fe6:	e7db      	b.n	8003fa0 <__ssputs_r+0x58>
 8003fe8:	462a      	mov	r2, r5
 8003fea:	f000 fbb1 	bl	8004750 <_realloc_r>
 8003fee:	4606      	mov	r6, r0
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	d1e1      	bne.n	8003fb8 <__ssputs_r+0x70>
 8003ff4:	4650      	mov	r0, sl
 8003ff6:	6921      	ldr	r1, [r4, #16]
 8003ff8:	f000 face 	bl	8004598 <_free_r>
 8003ffc:	e7c7      	b.n	8003f8e <__ssputs_r+0x46>
	...

08004000 <_svfiprintf_r>:
 8004000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004004:	4698      	mov	r8, r3
 8004006:	898b      	ldrh	r3, [r1, #12]
 8004008:	4607      	mov	r7, r0
 800400a:	061b      	lsls	r3, r3, #24
 800400c:	460d      	mov	r5, r1
 800400e:	4614      	mov	r4, r2
 8004010:	b09d      	sub	sp, #116	; 0x74
 8004012:	d50e      	bpl.n	8004032 <_svfiprintf_r+0x32>
 8004014:	690b      	ldr	r3, [r1, #16]
 8004016:	b963      	cbnz	r3, 8004032 <_svfiprintf_r+0x32>
 8004018:	2140      	movs	r1, #64	; 0x40
 800401a:	f000 fb25 	bl	8004668 <_malloc_r>
 800401e:	6028      	str	r0, [r5, #0]
 8004020:	6128      	str	r0, [r5, #16]
 8004022:	b920      	cbnz	r0, 800402e <_svfiprintf_r+0x2e>
 8004024:	230c      	movs	r3, #12
 8004026:	603b      	str	r3, [r7, #0]
 8004028:	f04f 30ff 	mov.w	r0, #4294967295
 800402c:	e0d1      	b.n	80041d2 <_svfiprintf_r+0x1d2>
 800402e:	2340      	movs	r3, #64	; 0x40
 8004030:	616b      	str	r3, [r5, #20]
 8004032:	2300      	movs	r3, #0
 8004034:	9309      	str	r3, [sp, #36]	; 0x24
 8004036:	2320      	movs	r3, #32
 8004038:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800403c:	2330      	movs	r3, #48	; 0x30
 800403e:	f04f 0901 	mov.w	r9, #1
 8004042:	f8cd 800c 	str.w	r8, [sp, #12]
 8004046:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80041ec <_svfiprintf_r+0x1ec>
 800404a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800404e:	4623      	mov	r3, r4
 8004050:	469a      	mov	sl, r3
 8004052:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004056:	b10a      	cbz	r2, 800405c <_svfiprintf_r+0x5c>
 8004058:	2a25      	cmp	r2, #37	; 0x25
 800405a:	d1f9      	bne.n	8004050 <_svfiprintf_r+0x50>
 800405c:	ebba 0b04 	subs.w	fp, sl, r4
 8004060:	d00b      	beq.n	800407a <_svfiprintf_r+0x7a>
 8004062:	465b      	mov	r3, fp
 8004064:	4622      	mov	r2, r4
 8004066:	4629      	mov	r1, r5
 8004068:	4638      	mov	r0, r7
 800406a:	f7ff ff6d 	bl	8003f48 <__ssputs_r>
 800406e:	3001      	adds	r0, #1
 8004070:	f000 80aa 	beq.w	80041c8 <_svfiprintf_r+0x1c8>
 8004074:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004076:	445a      	add	r2, fp
 8004078:	9209      	str	r2, [sp, #36]	; 0x24
 800407a:	f89a 3000 	ldrb.w	r3, [sl]
 800407e:	2b00      	cmp	r3, #0
 8004080:	f000 80a2 	beq.w	80041c8 <_svfiprintf_r+0x1c8>
 8004084:	2300      	movs	r3, #0
 8004086:	f04f 32ff 	mov.w	r2, #4294967295
 800408a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800408e:	f10a 0a01 	add.w	sl, sl, #1
 8004092:	9304      	str	r3, [sp, #16]
 8004094:	9307      	str	r3, [sp, #28]
 8004096:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800409a:	931a      	str	r3, [sp, #104]	; 0x68
 800409c:	4654      	mov	r4, sl
 800409e:	2205      	movs	r2, #5
 80040a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040a4:	4851      	ldr	r0, [pc, #324]	; (80041ec <_svfiprintf_r+0x1ec>)
 80040a6:	f000 fa41 	bl	800452c <memchr>
 80040aa:	9a04      	ldr	r2, [sp, #16]
 80040ac:	b9d8      	cbnz	r0, 80040e6 <_svfiprintf_r+0xe6>
 80040ae:	06d0      	lsls	r0, r2, #27
 80040b0:	bf44      	itt	mi
 80040b2:	2320      	movmi	r3, #32
 80040b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80040b8:	0711      	lsls	r1, r2, #28
 80040ba:	bf44      	itt	mi
 80040bc:	232b      	movmi	r3, #43	; 0x2b
 80040be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80040c2:	f89a 3000 	ldrb.w	r3, [sl]
 80040c6:	2b2a      	cmp	r3, #42	; 0x2a
 80040c8:	d015      	beq.n	80040f6 <_svfiprintf_r+0xf6>
 80040ca:	4654      	mov	r4, sl
 80040cc:	2000      	movs	r0, #0
 80040ce:	f04f 0c0a 	mov.w	ip, #10
 80040d2:	9a07      	ldr	r2, [sp, #28]
 80040d4:	4621      	mov	r1, r4
 80040d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040da:	3b30      	subs	r3, #48	; 0x30
 80040dc:	2b09      	cmp	r3, #9
 80040de:	d94e      	bls.n	800417e <_svfiprintf_r+0x17e>
 80040e0:	b1b0      	cbz	r0, 8004110 <_svfiprintf_r+0x110>
 80040e2:	9207      	str	r2, [sp, #28]
 80040e4:	e014      	b.n	8004110 <_svfiprintf_r+0x110>
 80040e6:	eba0 0308 	sub.w	r3, r0, r8
 80040ea:	fa09 f303 	lsl.w	r3, r9, r3
 80040ee:	4313      	orrs	r3, r2
 80040f0:	46a2      	mov	sl, r4
 80040f2:	9304      	str	r3, [sp, #16]
 80040f4:	e7d2      	b.n	800409c <_svfiprintf_r+0x9c>
 80040f6:	9b03      	ldr	r3, [sp, #12]
 80040f8:	1d19      	adds	r1, r3, #4
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	9103      	str	r1, [sp, #12]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	bfbb      	ittet	lt
 8004102:	425b      	neglt	r3, r3
 8004104:	f042 0202 	orrlt.w	r2, r2, #2
 8004108:	9307      	strge	r3, [sp, #28]
 800410a:	9307      	strlt	r3, [sp, #28]
 800410c:	bfb8      	it	lt
 800410e:	9204      	strlt	r2, [sp, #16]
 8004110:	7823      	ldrb	r3, [r4, #0]
 8004112:	2b2e      	cmp	r3, #46	; 0x2e
 8004114:	d10c      	bne.n	8004130 <_svfiprintf_r+0x130>
 8004116:	7863      	ldrb	r3, [r4, #1]
 8004118:	2b2a      	cmp	r3, #42	; 0x2a
 800411a:	d135      	bne.n	8004188 <_svfiprintf_r+0x188>
 800411c:	9b03      	ldr	r3, [sp, #12]
 800411e:	3402      	adds	r4, #2
 8004120:	1d1a      	adds	r2, r3, #4
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	9203      	str	r2, [sp, #12]
 8004126:	2b00      	cmp	r3, #0
 8004128:	bfb8      	it	lt
 800412a:	f04f 33ff 	movlt.w	r3, #4294967295
 800412e:	9305      	str	r3, [sp, #20]
 8004130:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80041f0 <_svfiprintf_r+0x1f0>
 8004134:	2203      	movs	r2, #3
 8004136:	4650      	mov	r0, sl
 8004138:	7821      	ldrb	r1, [r4, #0]
 800413a:	f000 f9f7 	bl	800452c <memchr>
 800413e:	b140      	cbz	r0, 8004152 <_svfiprintf_r+0x152>
 8004140:	2340      	movs	r3, #64	; 0x40
 8004142:	eba0 000a 	sub.w	r0, r0, sl
 8004146:	fa03 f000 	lsl.w	r0, r3, r0
 800414a:	9b04      	ldr	r3, [sp, #16]
 800414c:	3401      	adds	r4, #1
 800414e:	4303      	orrs	r3, r0
 8004150:	9304      	str	r3, [sp, #16]
 8004152:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004156:	2206      	movs	r2, #6
 8004158:	4826      	ldr	r0, [pc, #152]	; (80041f4 <_svfiprintf_r+0x1f4>)
 800415a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800415e:	f000 f9e5 	bl	800452c <memchr>
 8004162:	2800      	cmp	r0, #0
 8004164:	d038      	beq.n	80041d8 <_svfiprintf_r+0x1d8>
 8004166:	4b24      	ldr	r3, [pc, #144]	; (80041f8 <_svfiprintf_r+0x1f8>)
 8004168:	bb1b      	cbnz	r3, 80041b2 <_svfiprintf_r+0x1b2>
 800416a:	9b03      	ldr	r3, [sp, #12]
 800416c:	3307      	adds	r3, #7
 800416e:	f023 0307 	bic.w	r3, r3, #7
 8004172:	3308      	adds	r3, #8
 8004174:	9303      	str	r3, [sp, #12]
 8004176:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004178:	4433      	add	r3, r6
 800417a:	9309      	str	r3, [sp, #36]	; 0x24
 800417c:	e767      	b.n	800404e <_svfiprintf_r+0x4e>
 800417e:	460c      	mov	r4, r1
 8004180:	2001      	movs	r0, #1
 8004182:	fb0c 3202 	mla	r2, ip, r2, r3
 8004186:	e7a5      	b.n	80040d4 <_svfiprintf_r+0xd4>
 8004188:	2300      	movs	r3, #0
 800418a:	f04f 0c0a 	mov.w	ip, #10
 800418e:	4619      	mov	r1, r3
 8004190:	3401      	adds	r4, #1
 8004192:	9305      	str	r3, [sp, #20]
 8004194:	4620      	mov	r0, r4
 8004196:	f810 2b01 	ldrb.w	r2, [r0], #1
 800419a:	3a30      	subs	r2, #48	; 0x30
 800419c:	2a09      	cmp	r2, #9
 800419e:	d903      	bls.n	80041a8 <_svfiprintf_r+0x1a8>
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0c5      	beq.n	8004130 <_svfiprintf_r+0x130>
 80041a4:	9105      	str	r1, [sp, #20]
 80041a6:	e7c3      	b.n	8004130 <_svfiprintf_r+0x130>
 80041a8:	4604      	mov	r4, r0
 80041aa:	2301      	movs	r3, #1
 80041ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80041b0:	e7f0      	b.n	8004194 <_svfiprintf_r+0x194>
 80041b2:	ab03      	add	r3, sp, #12
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	462a      	mov	r2, r5
 80041b8:	4638      	mov	r0, r7
 80041ba:	4b10      	ldr	r3, [pc, #64]	; (80041fc <_svfiprintf_r+0x1fc>)
 80041bc:	a904      	add	r1, sp, #16
 80041be:	f3af 8000 	nop.w
 80041c2:	1c42      	adds	r2, r0, #1
 80041c4:	4606      	mov	r6, r0
 80041c6:	d1d6      	bne.n	8004176 <_svfiprintf_r+0x176>
 80041c8:	89ab      	ldrh	r3, [r5, #12]
 80041ca:	065b      	lsls	r3, r3, #25
 80041cc:	f53f af2c 	bmi.w	8004028 <_svfiprintf_r+0x28>
 80041d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80041d2:	b01d      	add	sp, #116	; 0x74
 80041d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041d8:	ab03      	add	r3, sp, #12
 80041da:	9300      	str	r3, [sp, #0]
 80041dc:	462a      	mov	r2, r5
 80041de:	4638      	mov	r0, r7
 80041e0:	4b06      	ldr	r3, [pc, #24]	; (80041fc <_svfiprintf_r+0x1fc>)
 80041e2:	a904      	add	r1, sp, #16
 80041e4:	f000 f87c 	bl	80042e0 <_printf_i>
 80041e8:	e7eb      	b.n	80041c2 <_svfiprintf_r+0x1c2>
 80041ea:	bf00      	nop
 80041ec:	08004848 	.word	0x08004848
 80041f0:	0800484e 	.word	0x0800484e
 80041f4:	08004852 	.word	0x08004852
 80041f8:	00000000 	.word	0x00000000
 80041fc:	08003f49 	.word	0x08003f49

08004200 <_printf_common>:
 8004200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004204:	4616      	mov	r6, r2
 8004206:	4699      	mov	r9, r3
 8004208:	688a      	ldr	r2, [r1, #8]
 800420a:	690b      	ldr	r3, [r1, #16]
 800420c:	4607      	mov	r7, r0
 800420e:	4293      	cmp	r3, r2
 8004210:	bfb8      	it	lt
 8004212:	4613      	movlt	r3, r2
 8004214:	6033      	str	r3, [r6, #0]
 8004216:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800421a:	460c      	mov	r4, r1
 800421c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004220:	b10a      	cbz	r2, 8004226 <_printf_common+0x26>
 8004222:	3301      	adds	r3, #1
 8004224:	6033      	str	r3, [r6, #0]
 8004226:	6823      	ldr	r3, [r4, #0]
 8004228:	0699      	lsls	r1, r3, #26
 800422a:	bf42      	ittt	mi
 800422c:	6833      	ldrmi	r3, [r6, #0]
 800422e:	3302      	addmi	r3, #2
 8004230:	6033      	strmi	r3, [r6, #0]
 8004232:	6825      	ldr	r5, [r4, #0]
 8004234:	f015 0506 	ands.w	r5, r5, #6
 8004238:	d106      	bne.n	8004248 <_printf_common+0x48>
 800423a:	f104 0a19 	add.w	sl, r4, #25
 800423e:	68e3      	ldr	r3, [r4, #12]
 8004240:	6832      	ldr	r2, [r6, #0]
 8004242:	1a9b      	subs	r3, r3, r2
 8004244:	42ab      	cmp	r3, r5
 8004246:	dc28      	bgt.n	800429a <_printf_common+0x9a>
 8004248:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800424c:	1e13      	subs	r3, r2, #0
 800424e:	6822      	ldr	r2, [r4, #0]
 8004250:	bf18      	it	ne
 8004252:	2301      	movne	r3, #1
 8004254:	0692      	lsls	r2, r2, #26
 8004256:	d42d      	bmi.n	80042b4 <_printf_common+0xb4>
 8004258:	4649      	mov	r1, r9
 800425a:	4638      	mov	r0, r7
 800425c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004260:	47c0      	blx	r8
 8004262:	3001      	adds	r0, #1
 8004264:	d020      	beq.n	80042a8 <_printf_common+0xa8>
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	68e5      	ldr	r5, [r4, #12]
 800426a:	f003 0306 	and.w	r3, r3, #6
 800426e:	2b04      	cmp	r3, #4
 8004270:	bf18      	it	ne
 8004272:	2500      	movne	r5, #0
 8004274:	6832      	ldr	r2, [r6, #0]
 8004276:	f04f 0600 	mov.w	r6, #0
 800427a:	68a3      	ldr	r3, [r4, #8]
 800427c:	bf08      	it	eq
 800427e:	1aad      	subeq	r5, r5, r2
 8004280:	6922      	ldr	r2, [r4, #16]
 8004282:	bf08      	it	eq
 8004284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004288:	4293      	cmp	r3, r2
 800428a:	bfc4      	itt	gt
 800428c:	1a9b      	subgt	r3, r3, r2
 800428e:	18ed      	addgt	r5, r5, r3
 8004290:	341a      	adds	r4, #26
 8004292:	42b5      	cmp	r5, r6
 8004294:	d11a      	bne.n	80042cc <_printf_common+0xcc>
 8004296:	2000      	movs	r0, #0
 8004298:	e008      	b.n	80042ac <_printf_common+0xac>
 800429a:	2301      	movs	r3, #1
 800429c:	4652      	mov	r2, sl
 800429e:	4649      	mov	r1, r9
 80042a0:	4638      	mov	r0, r7
 80042a2:	47c0      	blx	r8
 80042a4:	3001      	adds	r0, #1
 80042a6:	d103      	bne.n	80042b0 <_printf_common+0xb0>
 80042a8:	f04f 30ff 	mov.w	r0, #4294967295
 80042ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042b0:	3501      	adds	r5, #1
 80042b2:	e7c4      	b.n	800423e <_printf_common+0x3e>
 80042b4:	2030      	movs	r0, #48	; 0x30
 80042b6:	18e1      	adds	r1, r4, r3
 80042b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80042bc:	1c5a      	adds	r2, r3, #1
 80042be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80042c2:	4422      	add	r2, r4
 80042c4:	3302      	adds	r3, #2
 80042c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80042ca:	e7c5      	b.n	8004258 <_printf_common+0x58>
 80042cc:	2301      	movs	r3, #1
 80042ce:	4622      	mov	r2, r4
 80042d0:	4649      	mov	r1, r9
 80042d2:	4638      	mov	r0, r7
 80042d4:	47c0      	blx	r8
 80042d6:	3001      	adds	r0, #1
 80042d8:	d0e6      	beq.n	80042a8 <_printf_common+0xa8>
 80042da:	3601      	adds	r6, #1
 80042dc:	e7d9      	b.n	8004292 <_printf_common+0x92>
	...

080042e0 <_printf_i>:
 80042e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042e4:	7e0f      	ldrb	r7, [r1, #24]
 80042e6:	4691      	mov	r9, r2
 80042e8:	2f78      	cmp	r7, #120	; 0x78
 80042ea:	4680      	mov	r8, r0
 80042ec:	460c      	mov	r4, r1
 80042ee:	469a      	mov	sl, r3
 80042f0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80042f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80042f6:	d807      	bhi.n	8004308 <_printf_i+0x28>
 80042f8:	2f62      	cmp	r7, #98	; 0x62
 80042fa:	d80a      	bhi.n	8004312 <_printf_i+0x32>
 80042fc:	2f00      	cmp	r7, #0
 80042fe:	f000 80d9 	beq.w	80044b4 <_printf_i+0x1d4>
 8004302:	2f58      	cmp	r7, #88	; 0x58
 8004304:	f000 80a4 	beq.w	8004450 <_printf_i+0x170>
 8004308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800430c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004310:	e03a      	b.n	8004388 <_printf_i+0xa8>
 8004312:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004316:	2b15      	cmp	r3, #21
 8004318:	d8f6      	bhi.n	8004308 <_printf_i+0x28>
 800431a:	a101      	add	r1, pc, #4	; (adr r1, 8004320 <_printf_i+0x40>)
 800431c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004320:	08004379 	.word	0x08004379
 8004324:	0800438d 	.word	0x0800438d
 8004328:	08004309 	.word	0x08004309
 800432c:	08004309 	.word	0x08004309
 8004330:	08004309 	.word	0x08004309
 8004334:	08004309 	.word	0x08004309
 8004338:	0800438d 	.word	0x0800438d
 800433c:	08004309 	.word	0x08004309
 8004340:	08004309 	.word	0x08004309
 8004344:	08004309 	.word	0x08004309
 8004348:	08004309 	.word	0x08004309
 800434c:	0800449b 	.word	0x0800449b
 8004350:	080043bd 	.word	0x080043bd
 8004354:	0800447d 	.word	0x0800447d
 8004358:	08004309 	.word	0x08004309
 800435c:	08004309 	.word	0x08004309
 8004360:	080044bd 	.word	0x080044bd
 8004364:	08004309 	.word	0x08004309
 8004368:	080043bd 	.word	0x080043bd
 800436c:	08004309 	.word	0x08004309
 8004370:	08004309 	.word	0x08004309
 8004374:	08004485 	.word	0x08004485
 8004378:	682b      	ldr	r3, [r5, #0]
 800437a:	1d1a      	adds	r2, r3, #4
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	602a      	str	r2, [r5, #0]
 8004380:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004384:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004388:	2301      	movs	r3, #1
 800438a:	e0a4      	b.n	80044d6 <_printf_i+0x1f6>
 800438c:	6820      	ldr	r0, [r4, #0]
 800438e:	6829      	ldr	r1, [r5, #0]
 8004390:	0606      	lsls	r6, r0, #24
 8004392:	f101 0304 	add.w	r3, r1, #4
 8004396:	d50a      	bpl.n	80043ae <_printf_i+0xce>
 8004398:	680e      	ldr	r6, [r1, #0]
 800439a:	602b      	str	r3, [r5, #0]
 800439c:	2e00      	cmp	r6, #0
 800439e:	da03      	bge.n	80043a8 <_printf_i+0xc8>
 80043a0:	232d      	movs	r3, #45	; 0x2d
 80043a2:	4276      	negs	r6, r6
 80043a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043a8:	230a      	movs	r3, #10
 80043aa:	485e      	ldr	r0, [pc, #376]	; (8004524 <_printf_i+0x244>)
 80043ac:	e019      	b.n	80043e2 <_printf_i+0x102>
 80043ae:	680e      	ldr	r6, [r1, #0]
 80043b0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80043b4:	602b      	str	r3, [r5, #0]
 80043b6:	bf18      	it	ne
 80043b8:	b236      	sxthne	r6, r6
 80043ba:	e7ef      	b.n	800439c <_printf_i+0xbc>
 80043bc:	682b      	ldr	r3, [r5, #0]
 80043be:	6820      	ldr	r0, [r4, #0]
 80043c0:	1d19      	adds	r1, r3, #4
 80043c2:	6029      	str	r1, [r5, #0]
 80043c4:	0601      	lsls	r1, r0, #24
 80043c6:	d501      	bpl.n	80043cc <_printf_i+0xec>
 80043c8:	681e      	ldr	r6, [r3, #0]
 80043ca:	e002      	b.n	80043d2 <_printf_i+0xf2>
 80043cc:	0646      	lsls	r6, r0, #25
 80043ce:	d5fb      	bpl.n	80043c8 <_printf_i+0xe8>
 80043d0:	881e      	ldrh	r6, [r3, #0]
 80043d2:	2f6f      	cmp	r7, #111	; 0x6f
 80043d4:	bf0c      	ite	eq
 80043d6:	2308      	moveq	r3, #8
 80043d8:	230a      	movne	r3, #10
 80043da:	4852      	ldr	r0, [pc, #328]	; (8004524 <_printf_i+0x244>)
 80043dc:	2100      	movs	r1, #0
 80043de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80043e2:	6865      	ldr	r5, [r4, #4]
 80043e4:	2d00      	cmp	r5, #0
 80043e6:	bfa8      	it	ge
 80043e8:	6821      	ldrge	r1, [r4, #0]
 80043ea:	60a5      	str	r5, [r4, #8]
 80043ec:	bfa4      	itt	ge
 80043ee:	f021 0104 	bicge.w	r1, r1, #4
 80043f2:	6021      	strge	r1, [r4, #0]
 80043f4:	b90e      	cbnz	r6, 80043fa <_printf_i+0x11a>
 80043f6:	2d00      	cmp	r5, #0
 80043f8:	d04d      	beq.n	8004496 <_printf_i+0x1b6>
 80043fa:	4615      	mov	r5, r2
 80043fc:	fbb6 f1f3 	udiv	r1, r6, r3
 8004400:	fb03 6711 	mls	r7, r3, r1, r6
 8004404:	5dc7      	ldrb	r7, [r0, r7]
 8004406:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800440a:	4637      	mov	r7, r6
 800440c:	42bb      	cmp	r3, r7
 800440e:	460e      	mov	r6, r1
 8004410:	d9f4      	bls.n	80043fc <_printf_i+0x11c>
 8004412:	2b08      	cmp	r3, #8
 8004414:	d10b      	bne.n	800442e <_printf_i+0x14e>
 8004416:	6823      	ldr	r3, [r4, #0]
 8004418:	07de      	lsls	r6, r3, #31
 800441a:	d508      	bpl.n	800442e <_printf_i+0x14e>
 800441c:	6923      	ldr	r3, [r4, #16]
 800441e:	6861      	ldr	r1, [r4, #4]
 8004420:	4299      	cmp	r1, r3
 8004422:	bfde      	ittt	le
 8004424:	2330      	movle	r3, #48	; 0x30
 8004426:	f805 3c01 	strble.w	r3, [r5, #-1]
 800442a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800442e:	1b52      	subs	r2, r2, r5
 8004430:	6122      	str	r2, [r4, #16]
 8004432:	464b      	mov	r3, r9
 8004434:	4621      	mov	r1, r4
 8004436:	4640      	mov	r0, r8
 8004438:	f8cd a000 	str.w	sl, [sp]
 800443c:	aa03      	add	r2, sp, #12
 800443e:	f7ff fedf 	bl	8004200 <_printf_common>
 8004442:	3001      	adds	r0, #1
 8004444:	d14c      	bne.n	80044e0 <_printf_i+0x200>
 8004446:	f04f 30ff 	mov.w	r0, #4294967295
 800444a:	b004      	add	sp, #16
 800444c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004450:	4834      	ldr	r0, [pc, #208]	; (8004524 <_printf_i+0x244>)
 8004452:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004456:	6829      	ldr	r1, [r5, #0]
 8004458:	6823      	ldr	r3, [r4, #0]
 800445a:	f851 6b04 	ldr.w	r6, [r1], #4
 800445e:	6029      	str	r1, [r5, #0]
 8004460:	061d      	lsls	r5, r3, #24
 8004462:	d514      	bpl.n	800448e <_printf_i+0x1ae>
 8004464:	07df      	lsls	r7, r3, #31
 8004466:	bf44      	itt	mi
 8004468:	f043 0320 	orrmi.w	r3, r3, #32
 800446c:	6023      	strmi	r3, [r4, #0]
 800446e:	b91e      	cbnz	r6, 8004478 <_printf_i+0x198>
 8004470:	6823      	ldr	r3, [r4, #0]
 8004472:	f023 0320 	bic.w	r3, r3, #32
 8004476:	6023      	str	r3, [r4, #0]
 8004478:	2310      	movs	r3, #16
 800447a:	e7af      	b.n	80043dc <_printf_i+0xfc>
 800447c:	6823      	ldr	r3, [r4, #0]
 800447e:	f043 0320 	orr.w	r3, r3, #32
 8004482:	6023      	str	r3, [r4, #0]
 8004484:	2378      	movs	r3, #120	; 0x78
 8004486:	4828      	ldr	r0, [pc, #160]	; (8004528 <_printf_i+0x248>)
 8004488:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800448c:	e7e3      	b.n	8004456 <_printf_i+0x176>
 800448e:	0659      	lsls	r1, r3, #25
 8004490:	bf48      	it	mi
 8004492:	b2b6      	uxthmi	r6, r6
 8004494:	e7e6      	b.n	8004464 <_printf_i+0x184>
 8004496:	4615      	mov	r5, r2
 8004498:	e7bb      	b.n	8004412 <_printf_i+0x132>
 800449a:	682b      	ldr	r3, [r5, #0]
 800449c:	6826      	ldr	r6, [r4, #0]
 800449e:	1d18      	adds	r0, r3, #4
 80044a0:	6961      	ldr	r1, [r4, #20]
 80044a2:	6028      	str	r0, [r5, #0]
 80044a4:	0635      	lsls	r5, r6, #24
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	d501      	bpl.n	80044ae <_printf_i+0x1ce>
 80044aa:	6019      	str	r1, [r3, #0]
 80044ac:	e002      	b.n	80044b4 <_printf_i+0x1d4>
 80044ae:	0670      	lsls	r0, r6, #25
 80044b0:	d5fb      	bpl.n	80044aa <_printf_i+0x1ca>
 80044b2:	8019      	strh	r1, [r3, #0]
 80044b4:	2300      	movs	r3, #0
 80044b6:	4615      	mov	r5, r2
 80044b8:	6123      	str	r3, [r4, #16]
 80044ba:	e7ba      	b.n	8004432 <_printf_i+0x152>
 80044bc:	682b      	ldr	r3, [r5, #0]
 80044be:	2100      	movs	r1, #0
 80044c0:	1d1a      	adds	r2, r3, #4
 80044c2:	602a      	str	r2, [r5, #0]
 80044c4:	681d      	ldr	r5, [r3, #0]
 80044c6:	6862      	ldr	r2, [r4, #4]
 80044c8:	4628      	mov	r0, r5
 80044ca:	f000 f82f 	bl	800452c <memchr>
 80044ce:	b108      	cbz	r0, 80044d4 <_printf_i+0x1f4>
 80044d0:	1b40      	subs	r0, r0, r5
 80044d2:	6060      	str	r0, [r4, #4]
 80044d4:	6863      	ldr	r3, [r4, #4]
 80044d6:	6123      	str	r3, [r4, #16]
 80044d8:	2300      	movs	r3, #0
 80044da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044de:	e7a8      	b.n	8004432 <_printf_i+0x152>
 80044e0:	462a      	mov	r2, r5
 80044e2:	4649      	mov	r1, r9
 80044e4:	4640      	mov	r0, r8
 80044e6:	6923      	ldr	r3, [r4, #16]
 80044e8:	47d0      	blx	sl
 80044ea:	3001      	adds	r0, #1
 80044ec:	d0ab      	beq.n	8004446 <_printf_i+0x166>
 80044ee:	6823      	ldr	r3, [r4, #0]
 80044f0:	079b      	lsls	r3, r3, #30
 80044f2:	d413      	bmi.n	800451c <_printf_i+0x23c>
 80044f4:	68e0      	ldr	r0, [r4, #12]
 80044f6:	9b03      	ldr	r3, [sp, #12]
 80044f8:	4298      	cmp	r0, r3
 80044fa:	bfb8      	it	lt
 80044fc:	4618      	movlt	r0, r3
 80044fe:	e7a4      	b.n	800444a <_printf_i+0x16a>
 8004500:	2301      	movs	r3, #1
 8004502:	4632      	mov	r2, r6
 8004504:	4649      	mov	r1, r9
 8004506:	4640      	mov	r0, r8
 8004508:	47d0      	blx	sl
 800450a:	3001      	adds	r0, #1
 800450c:	d09b      	beq.n	8004446 <_printf_i+0x166>
 800450e:	3501      	adds	r5, #1
 8004510:	68e3      	ldr	r3, [r4, #12]
 8004512:	9903      	ldr	r1, [sp, #12]
 8004514:	1a5b      	subs	r3, r3, r1
 8004516:	42ab      	cmp	r3, r5
 8004518:	dcf2      	bgt.n	8004500 <_printf_i+0x220>
 800451a:	e7eb      	b.n	80044f4 <_printf_i+0x214>
 800451c:	2500      	movs	r5, #0
 800451e:	f104 0619 	add.w	r6, r4, #25
 8004522:	e7f5      	b.n	8004510 <_printf_i+0x230>
 8004524:	08004859 	.word	0x08004859
 8004528:	0800486a 	.word	0x0800486a

0800452c <memchr>:
 800452c:	4603      	mov	r3, r0
 800452e:	b510      	push	{r4, lr}
 8004530:	b2c9      	uxtb	r1, r1
 8004532:	4402      	add	r2, r0
 8004534:	4293      	cmp	r3, r2
 8004536:	4618      	mov	r0, r3
 8004538:	d101      	bne.n	800453e <memchr+0x12>
 800453a:	2000      	movs	r0, #0
 800453c:	e003      	b.n	8004546 <memchr+0x1a>
 800453e:	7804      	ldrb	r4, [r0, #0]
 8004540:	3301      	adds	r3, #1
 8004542:	428c      	cmp	r4, r1
 8004544:	d1f6      	bne.n	8004534 <memchr+0x8>
 8004546:	bd10      	pop	{r4, pc}

08004548 <memcpy>:
 8004548:	440a      	add	r2, r1
 800454a:	4291      	cmp	r1, r2
 800454c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004550:	d100      	bne.n	8004554 <memcpy+0xc>
 8004552:	4770      	bx	lr
 8004554:	b510      	push	{r4, lr}
 8004556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800455a:	4291      	cmp	r1, r2
 800455c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004560:	d1f9      	bne.n	8004556 <memcpy+0xe>
 8004562:	bd10      	pop	{r4, pc}

08004564 <memmove>:
 8004564:	4288      	cmp	r0, r1
 8004566:	b510      	push	{r4, lr}
 8004568:	eb01 0402 	add.w	r4, r1, r2
 800456c:	d902      	bls.n	8004574 <memmove+0x10>
 800456e:	4284      	cmp	r4, r0
 8004570:	4623      	mov	r3, r4
 8004572:	d807      	bhi.n	8004584 <memmove+0x20>
 8004574:	1e43      	subs	r3, r0, #1
 8004576:	42a1      	cmp	r1, r4
 8004578:	d008      	beq.n	800458c <memmove+0x28>
 800457a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800457e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004582:	e7f8      	b.n	8004576 <memmove+0x12>
 8004584:	4601      	mov	r1, r0
 8004586:	4402      	add	r2, r0
 8004588:	428a      	cmp	r2, r1
 800458a:	d100      	bne.n	800458e <memmove+0x2a>
 800458c:	bd10      	pop	{r4, pc}
 800458e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004592:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004596:	e7f7      	b.n	8004588 <memmove+0x24>

08004598 <_free_r>:
 8004598:	b538      	push	{r3, r4, r5, lr}
 800459a:	4605      	mov	r5, r0
 800459c:	2900      	cmp	r1, #0
 800459e:	d040      	beq.n	8004622 <_free_r+0x8a>
 80045a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045a4:	1f0c      	subs	r4, r1, #4
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	bfb8      	it	lt
 80045aa:	18e4      	addlt	r4, r4, r3
 80045ac:	f000 f910 	bl	80047d0 <__malloc_lock>
 80045b0:	4a1c      	ldr	r2, [pc, #112]	; (8004624 <_free_r+0x8c>)
 80045b2:	6813      	ldr	r3, [r2, #0]
 80045b4:	b933      	cbnz	r3, 80045c4 <_free_r+0x2c>
 80045b6:	6063      	str	r3, [r4, #4]
 80045b8:	6014      	str	r4, [r2, #0]
 80045ba:	4628      	mov	r0, r5
 80045bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045c0:	f000 b90c 	b.w	80047dc <__malloc_unlock>
 80045c4:	42a3      	cmp	r3, r4
 80045c6:	d908      	bls.n	80045da <_free_r+0x42>
 80045c8:	6820      	ldr	r0, [r4, #0]
 80045ca:	1821      	adds	r1, r4, r0
 80045cc:	428b      	cmp	r3, r1
 80045ce:	bf01      	itttt	eq
 80045d0:	6819      	ldreq	r1, [r3, #0]
 80045d2:	685b      	ldreq	r3, [r3, #4]
 80045d4:	1809      	addeq	r1, r1, r0
 80045d6:	6021      	streq	r1, [r4, #0]
 80045d8:	e7ed      	b.n	80045b6 <_free_r+0x1e>
 80045da:	461a      	mov	r2, r3
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	b10b      	cbz	r3, 80045e4 <_free_r+0x4c>
 80045e0:	42a3      	cmp	r3, r4
 80045e2:	d9fa      	bls.n	80045da <_free_r+0x42>
 80045e4:	6811      	ldr	r1, [r2, #0]
 80045e6:	1850      	adds	r0, r2, r1
 80045e8:	42a0      	cmp	r0, r4
 80045ea:	d10b      	bne.n	8004604 <_free_r+0x6c>
 80045ec:	6820      	ldr	r0, [r4, #0]
 80045ee:	4401      	add	r1, r0
 80045f0:	1850      	adds	r0, r2, r1
 80045f2:	4283      	cmp	r3, r0
 80045f4:	6011      	str	r1, [r2, #0]
 80045f6:	d1e0      	bne.n	80045ba <_free_r+0x22>
 80045f8:	6818      	ldr	r0, [r3, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	4401      	add	r1, r0
 80045fe:	6011      	str	r1, [r2, #0]
 8004600:	6053      	str	r3, [r2, #4]
 8004602:	e7da      	b.n	80045ba <_free_r+0x22>
 8004604:	d902      	bls.n	800460c <_free_r+0x74>
 8004606:	230c      	movs	r3, #12
 8004608:	602b      	str	r3, [r5, #0]
 800460a:	e7d6      	b.n	80045ba <_free_r+0x22>
 800460c:	6820      	ldr	r0, [r4, #0]
 800460e:	1821      	adds	r1, r4, r0
 8004610:	428b      	cmp	r3, r1
 8004612:	bf01      	itttt	eq
 8004614:	6819      	ldreq	r1, [r3, #0]
 8004616:	685b      	ldreq	r3, [r3, #4]
 8004618:	1809      	addeq	r1, r1, r0
 800461a:	6021      	streq	r1, [r4, #0]
 800461c:	6063      	str	r3, [r4, #4]
 800461e:	6054      	str	r4, [r2, #4]
 8004620:	e7cb      	b.n	80045ba <_free_r+0x22>
 8004622:	bd38      	pop	{r3, r4, r5, pc}
 8004624:	2000022c 	.word	0x2000022c

08004628 <sbrk_aligned>:
 8004628:	b570      	push	{r4, r5, r6, lr}
 800462a:	4e0e      	ldr	r6, [pc, #56]	; (8004664 <sbrk_aligned+0x3c>)
 800462c:	460c      	mov	r4, r1
 800462e:	6831      	ldr	r1, [r6, #0]
 8004630:	4605      	mov	r5, r0
 8004632:	b911      	cbnz	r1, 800463a <sbrk_aligned+0x12>
 8004634:	f000 f8bc 	bl	80047b0 <_sbrk_r>
 8004638:	6030      	str	r0, [r6, #0]
 800463a:	4621      	mov	r1, r4
 800463c:	4628      	mov	r0, r5
 800463e:	f000 f8b7 	bl	80047b0 <_sbrk_r>
 8004642:	1c43      	adds	r3, r0, #1
 8004644:	d00a      	beq.n	800465c <sbrk_aligned+0x34>
 8004646:	1cc4      	adds	r4, r0, #3
 8004648:	f024 0403 	bic.w	r4, r4, #3
 800464c:	42a0      	cmp	r0, r4
 800464e:	d007      	beq.n	8004660 <sbrk_aligned+0x38>
 8004650:	1a21      	subs	r1, r4, r0
 8004652:	4628      	mov	r0, r5
 8004654:	f000 f8ac 	bl	80047b0 <_sbrk_r>
 8004658:	3001      	adds	r0, #1
 800465a:	d101      	bne.n	8004660 <sbrk_aligned+0x38>
 800465c:	f04f 34ff 	mov.w	r4, #4294967295
 8004660:	4620      	mov	r0, r4
 8004662:	bd70      	pop	{r4, r5, r6, pc}
 8004664:	20000230 	.word	0x20000230

08004668 <_malloc_r>:
 8004668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800466c:	1ccd      	adds	r5, r1, #3
 800466e:	f025 0503 	bic.w	r5, r5, #3
 8004672:	3508      	adds	r5, #8
 8004674:	2d0c      	cmp	r5, #12
 8004676:	bf38      	it	cc
 8004678:	250c      	movcc	r5, #12
 800467a:	2d00      	cmp	r5, #0
 800467c:	4607      	mov	r7, r0
 800467e:	db01      	blt.n	8004684 <_malloc_r+0x1c>
 8004680:	42a9      	cmp	r1, r5
 8004682:	d905      	bls.n	8004690 <_malloc_r+0x28>
 8004684:	230c      	movs	r3, #12
 8004686:	2600      	movs	r6, #0
 8004688:	603b      	str	r3, [r7, #0]
 800468a:	4630      	mov	r0, r6
 800468c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004690:	4e2e      	ldr	r6, [pc, #184]	; (800474c <_malloc_r+0xe4>)
 8004692:	f000 f89d 	bl	80047d0 <__malloc_lock>
 8004696:	6833      	ldr	r3, [r6, #0]
 8004698:	461c      	mov	r4, r3
 800469a:	bb34      	cbnz	r4, 80046ea <_malloc_r+0x82>
 800469c:	4629      	mov	r1, r5
 800469e:	4638      	mov	r0, r7
 80046a0:	f7ff ffc2 	bl	8004628 <sbrk_aligned>
 80046a4:	1c43      	adds	r3, r0, #1
 80046a6:	4604      	mov	r4, r0
 80046a8:	d14d      	bne.n	8004746 <_malloc_r+0xde>
 80046aa:	6834      	ldr	r4, [r6, #0]
 80046ac:	4626      	mov	r6, r4
 80046ae:	2e00      	cmp	r6, #0
 80046b0:	d140      	bne.n	8004734 <_malloc_r+0xcc>
 80046b2:	6823      	ldr	r3, [r4, #0]
 80046b4:	4631      	mov	r1, r6
 80046b6:	4638      	mov	r0, r7
 80046b8:	eb04 0803 	add.w	r8, r4, r3
 80046bc:	f000 f878 	bl	80047b0 <_sbrk_r>
 80046c0:	4580      	cmp	r8, r0
 80046c2:	d13a      	bne.n	800473a <_malloc_r+0xd2>
 80046c4:	6821      	ldr	r1, [r4, #0]
 80046c6:	3503      	adds	r5, #3
 80046c8:	1a6d      	subs	r5, r5, r1
 80046ca:	f025 0503 	bic.w	r5, r5, #3
 80046ce:	3508      	adds	r5, #8
 80046d0:	2d0c      	cmp	r5, #12
 80046d2:	bf38      	it	cc
 80046d4:	250c      	movcc	r5, #12
 80046d6:	4638      	mov	r0, r7
 80046d8:	4629      	mov	r1, r5
 80046da:	f7ff ffa5 	bl	8004628 <sbrk_aligned>
 80046de:	3001      	adds	r0, #1
 80046e0:	d02b      	beq.n	800473a <_malloc_r+0xd2>
 80046e2:	6823      	ldr	r3, [r4, #0]
 80046e4:	442b      	add	r3, r5
 80046e6:	6023      	str	r3, [r4, #0]
 80046e8:	e00e      	b.n	8004708 <_malloc_r+0xa0>
 80046ea:	6822      	ldr	r2, [r4, #0]
 80046ec:	1b52      	subs	r2, r2, r5
 80046ee:	d41e      	bmi.n	800472e <_malloc_r+0xc6>
 80046f0:	2a0b      	cmp	r2, #11
 80046f2:	d916      	bls.n	8004722 <_malloc_r+0xba>
 80046f4:	1961      	adds	r1, r4, r5
 80046f6:	42a3      	cmp	r3, r4
 80046f8:	6025      	str	r5, [r4, #0]
 80046fa:	bf18      	it	ne
 80046fc:	6059      	strne	r1, [r3, #4]
 80046fe:	6863      	ldr	r3, [r4, #4]
 8004700:	bf08      	it	eq
 8004702:	6031      	streq	r1, [r6, #0]
 8004704:	5162      	str	r2, [r4, r5]
 8004706:	604b      	str	r3, [r1, #4]
 8004708:	4638      	mov	r0, r7
 800470a:	f104 060b 	add.w	r6, r4, #11
 800470e:	f000 f865 	bl	80047dc <__malloc_unlock>
 8004712:	f026 0607 	bic.w	r6, r6, #7
 8004716:	1d23      	adds	r3, r4, #4
 8004718:	1af2      	subs	r2, r6, r3
 800471a:	d0b6      	beq.n	800468a <_malloc_r+0x22>
 800471c:	1b9b      	subs	r3, r3, r6
 800471e:	50a3      	str	r3, [r4, r2]
 8004720:	e7b3      	b.n	800468a <_malloc_r+0x22>
 8004722:	6862      	ldr	r2, [r4, #4]
 8004724:	42a3      	cmp	r3, r4
 8004726:	bf0c      	ite	eq
 8004728:	6032      	streq	r2, [r6, #0]
 800472a:	605a      	strne	r2, [r3, #4]
 800472c:	e7ec      	b.n	8004708 <_malloc_r+0xa0>
 800472e:	4623      	mov	r3, r4
 8004730:	6864      	ldr	r4, [r4, #4]
 8004732:	e7b2      	b.n	800469a <_malloc_r+0x32>
 8004734:	4634      	mov	r4, r6
 8004736:	6876      	ldr	r6, [r6, #4]
 8004738:	e7b9      	b.n	80046ae <_malloc_r+0x46>
 800473a:	230c      	movs	r3, #12
 800473c:	4638      	mov	r0, r7
 800473e:	603b      	str	r3, [r7, #0]
 8004740:	f000 f84c 	bl	80047dc <__malloc_unlock>
 8004744:	e7a1      	b.n	800468a <_malloc_r+0x22>
 8004746:	6025      	str	r5, [r4, #0]
 8004748:	e7de      	b.n	8004708 <_malloc_r+0xa0>
 800474a:	bf00      	nop
 800474c:	2000022c 	.word	0x2000022c

08004750 <_realloc_r>:
 8004750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004754:	4680      	mov	r8, r0
 8004756:	4614      	mov	r4, r2
 8004758:	460e      	mov	r6, r1
 800475a:	b921      	cbnz	r1, 8004766 <_realloc_r+0x16>
 800475c:	4611      	mov	r1, r2
 800475e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004762:	f7ff bf81 	b.w	8004668 <_malloc_r>
 8004766:	b92a      	cbnz	r2, 8004774 <_realloc_r+0x24>
 8004768:	f7ff ff16 	bl	8004598 <_free_r>
 800476c:	4625      	mov	r5, r4
 800476e:	4628      	mov	r0, r5
 8004770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004774:	f000 f838 	bl	80047e8 <_malloc_usable_size_r>
 8004778:	4284      	cmp	r4, r0
 800477a:	4607      	mov	r7, r0
 800477c:	d802      	bhi.n	8004784 <_realloc_r+0x34>
 800477e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004782:	d812      	bhi.n	80047aa <_realloc_r+0x5a>
 8004784:	4621      	mov	r1, r4
 8004786:	4640      	mov	r0, r8
 8004788:	f7ff ff6e 	bl	8004668 <_malloc_r>
 800478c:	4605      	mov	r5, r0
 800478e:	2800      	cmp	r0, #0
 8004790:	d0ed      	beq.n	800476e <_realloc_r+0x1e>
 8004792:	42bc      	cmp	r4, r7
 8004794:	4622      	mov	r2, r4
 8004796:	4631      	mov	r1, r6
 8004798:	bf28      	it	cs
 800479a:	463a      	movcs	r2, r7
 800479c:	f7ff fed4 	bl	8004548 <memcpy>
 80047a0:	4631      	mov	r1, r6
 80047a2:	4640      	mov	r0, r8
 80047a4:	f7ff fef8 	bl	8004598 <_free_r>
 80047a8:	e7e1      	b.n	800476e <_realloc_r+0x1e>
 80047aa:	4635      	mov	r5, r6
 80047ac:	e7df      	b.n	800476e <_realloc_r+0x1e>
	...

080047b0 <_sbrk_r>:
 80047b0:	b538      	push	{r3, r4, r5, lr}
 80047b2:	2300      	movs	r3, #0
 80047b4:	4d05      	ldr	r5, [pc, #20]	; (80047cc <_sbrk_r+0x1c>)
 80047b6:	4604      	mov	r4, r0
 80047b8:	4608      	mov	r0, r1
 80047ba:	602b      	str	r3, [r5, #0]
 80047bc:	f7fc fe74 	bl	80014a8 <_sbrk>
 80047c0:	1c43      	adds	r3, r0, #1
 80047c2:	d102      	bne.n	80047ca <_sbrk_r+0x1a>
 80047c4:	682b      	ldr	r3, [r5, #0]
 80047c6:	b103      	cbz	r3, 80047ca <_sbrk_r+0x1a>
 80047c8:	6023      	str	r3, [r4, #0]
 80047ca:	bd38      	pop	{r3, r4, r5, pc}
 80047cc:	20000234 	.word	0x20000234

080047d0 <__malloc_lock>:
 80047d0:	4801      	ldr	r0, [pc, #4]	; (80047d8 <__malloc_lock+0x8>)
 80047d2:	f000 b811 	b.w	80047f8 <__retarget_lock_acquire_recursive>
 80047d6:	bf00      	nop
 80047d8:	20000238 	.word	0x20000238

080047dc <__malloc_unlock>:
 80047dc:	4801      	ldr	r0, [pc, #4]	; (80047e4 <__malloc_unlock+0x8>)
 80047de:	f000 b80c 	b.w	80047fa <__retarget_lock_release_recursive>
 80047e2:	bf00      	nop
 80047e4:	20000238 	.word	0x20000238

080047e8 <_malloc_usable_size_r>:
 80047e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047ec:	1f18      	subs	r0, r3, #4
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	bfbc      	itt	lt
 80047f2:	580b      	ldrlt	r3, [r1, r0]
 80047f4:	18c0      	addlt	r0, r0, r3
 80047f6:	4770      	bx	lr

080047f8 <__retarget_lock_acquire_recursive>:
 80047f8:	4770      	bx	lr

080047fa <__retarget_lock_release_recursive>:
 80047fa:	4770      	bx	lr

080047fc <_init>:
 80047fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047fe:	bf00      	nop
 8004800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004802:	bc08      	pop	{r3}
 8004804:	469e      	mov	lr, r3
 8004806:	4770      	bx	lr

08004808 <_fini>:
 8004808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800480a:	bf00      	nop
 800480c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800480e:	bc08      	pop	{r3}
 8004810:	469e      	mov	lr, r3
 8004812:	4770      	bx	lr
