# VHDL-Combinational-Calculator
4-bit digital calculator in VHDL for an FPGA (Terasic DE0). Implements BCD addition/subtraction and binary multiplication using combinational logic. Features input validation [0-9] and error reporting on 7-segment displays.
