#
# File dei constraint  per lo Xilinx Spartan Starter Kit
#
# Utilizza il clock cablato di 50MHz
NET "ck" PERIOD = 20.0ns HIGH 50%;
# Mapping uart
#PACE: Start of Constraints generated by PACE

#PACE: Start of PACE I/O Pin Assignments
NET "ck"  LOC = "B8" | IOSTANDARD = LVTTL ; 
NET "RXD"  LOC = "U6" | IOSTANDARD = LVTTL ; 
NET "TXD"  LOC = "P9" | IOSTANDARD = LVTTL  | DRIVE = 8  | SLEW = SLOW ; 



#PACE: End of Constraints generated by PACE
