Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 11 05:45:47 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topLevel_control_sets_placed.rpt
| Design       : topLevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------+------------------+------------------+----------------+
|         Clock Signal         |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------+------------------+------------------+----------------+
|  md5/ledsOut_reg[15]_i_2_n_0 |                             |                  |                1 |              3 |
|  clk_IBUF_BUFG               |                             |                  |                1 |              3 |
|  clk_IBUF_BUFG               |                             | md5/i[0]_i_1_n_0 |                8 |             31 |
|  clk_IBUF_BUFG               | md5/blockCounter[0]_i_1_n_0 |                  |                8 |             32 |
+------------------------------+-----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


