INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/delay_buf_4cycles/delay_buf_4cycles.srcs/sources_1/new/delay_buf_4cycles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_buf_4cycles
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/delay_buf_4cycles/delay_buf_4cycles.srcs/sim_1/new/delay_buf_4cycles_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_buf_4cycles_tb
