# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/mem.v $dsn/src/mem_tb.v $dsn/src/or_8.v $dsn/src/word.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb mem_tb.
# $root top modules: sr_latch_tb bitcell_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 word.v : (3, 22): Syntax error. Unexpected token: [.
# Error: VCP2567 word.v : (2, 25): Undefined direction of port i.
# Warning: VCP2515 word.v : (3, 29): Undefined module: i was used. Port connection rules will not be checked at such instantiations.
# Compile failure 2 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb mem_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+word_tb word_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Fatal Error: word_tb.v (8): Connection type is incompatible with port 'i': Cannot mix packed and unpacked types.
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module word found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: word_tb.
# $root top modules: sr_latch_tb bitcell_tb mem_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+word_tb word_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Fatal Error: word_tb.v (8): Connection type is incompatible with port 'i': Cannot mix packed and unpacked types.
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+word_tb word_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Fatal Error: word_tb.v (8): Connection type is incompatible with port 'i': Cannot mix packed and unpacked types.
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb mem_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb mem_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb mem_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb mem_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb mem_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+{$root} {$root}
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i0' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i1' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i2' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i3' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i4' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i5' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i6' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# ELBREAD: Error: ELBREAD_0097 mem.v (29): Port 'i7' not found in memory_project_4152_v2.word instantiated in unit memory_project_4152_v2.mem.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Library Manager: Library "memory_project_4152_v2" contents cleared.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+word word
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 56 (100.00%) primitives and 0 other processes in SLP
# SLP: 116 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4667 kB (elbread=428 elab2=4105 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  14:51, 22 Kasým 2022 Salý
#  Simulation has been initialized
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+word_tb word_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Fatal Error: word_tb.v (8): Connection type is incompatible with port 'i': Cannot mix packed and unpacked types.
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Error: Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module word found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: word_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+word_tb word_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Fatal Error: word_tb.v (8): Connection type is incompatible with port 'i': Cannot mix packed and unpacked types.
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+word_tb word_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module word found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 word_tb.v : (14, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (18, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (22, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (26, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (30, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (34, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (38, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (42, 30): i is not a valid left-hand side of assign statement.
# Compile failure 8 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Fatal Error: word_tb.v (8): Connection type is incompatible with port 'i': Cannot mix packed and unpacked types.
# SLP: Failed : 0.0 [s]
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 word_tb.v : (14, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (18, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (22, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (26, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (30, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (34, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (38, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (42, 30): i is not a valid left-hand side of assign statement.
# Compile failure 8 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 word_tb.v : (14, 33): i[0] is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (18, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (22, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (26, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (30, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (34, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (38, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (42, 30): i is not a valid left-hand side of assign statement.
# Compile failure 8 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 word_tb.v : (14, 33): i[0] is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (18, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (22, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (26, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (30, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (34, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (38, 30): i is not a valid left-hand side of assign statement.
# Error: VCP2868 word_tb.v : (42, 30): i is not a valid left-hand side of assign statement.
# Compile failure 8 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 word.v : (3, 23): Syntax error. Unexpected token: [.
# Error: VCP2567 word.v : (2, 25): Undefined direction of port i.
# Warning: VCP2515 word.v : (3, 30): Undefined module: i was used. Port connection rules will not be checked at such instantiations.
# Compile failure 2 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 word_tb.v : (14, 33): i[0] is not a valid left-hand side of assign statement.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+word_tb word_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 56 (98.25%) primitives and 1 (1.75%) other processes in SLP
# SLP: 120 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4674 kB (elbread=428 elab2=4112 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:08, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /word/select not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /word/RW not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /word/i not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /word/o not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 word_tb.v (44): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /word_tb,  Process: @INITIAL#10_10@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v $dsn/src/mem.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb mem.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v $dsn/src/mem.v $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# Library Manager: Library "memory_project_4152_v2" contents cleared.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v $dsn/src/mem.v $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# Library Manager: Library "memory_project_4152_v2" contents cleared.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v $dsn/src/mem.v $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+mem mem
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.63%) primitives and 16 (3.37%) other processes in SLP
# SLP: 961 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4698 kB (elbread=437 elab2=4126 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:25, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /word_tb/select not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /word_tb/RW not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /word_tb/i not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /word_tb/o not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v $dsn/src/mem.v $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+mem mem
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.63%) primitives and 16 (3.37%) other processes in SLP
# SLP: 961 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4698 kB (elbread=437 elab2=4126 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:27, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+mem mem
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 459 (96.63%) primitives and 16 (3.37%) other processes in SLP
# SLP: 961 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4698 kB (elbread=437 elab2=4126 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:27, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+mem mem
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 459 (96.63%) primitives and 16 (3.37%) other processes in SLP
# SLP: 961 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4698 kB (elbread=437 elab2=4126 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:28, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+mem_tb mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4704 kB (elbread=437 elab2=4132 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:28, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /mem/s0 not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (44): $finish called.
# KERNEL: Time: 120 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_9@.
# KERNEL: stopped at time: 120 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v $dsn/src/mem.v $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+mem_tb mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4704 kB (elbread=437 elab2=4132 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:30, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (44): $finish called.
# KERNEL: Time: 120 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_9@.
# KERNEL: stopped at time: 120 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Warning: KERNEL_0085 "/mem_tb/mem_DUT/w7/select" does not have read access. Use switch +access +r for this region.
# VSIM: 0 object(s) traced.
# Warning: WAVEFORM: Object matching /mem_tb/mem_DUT/w7/select not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# KERNEL: Warning: KERNEL_0085 "/mem_tb/mem_DUT/w7/select" does not have read access. Use switch +access +r for this region.
# VSIM: 0 object(s) traced.
# Warning: WAVEFORM: Object matching /mem_tb/mem_DUT/w7/select not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
endsim
# VSIM: Simulation has finished.
# Warning: WAVEFORM: Object matching /mem_tb/mem_DUT/w7/select not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /mem_tb/mem_DUT/w7/o not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
asim -O5 +access +r +m+mem_tb mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4704 kB (elbread=437 elab2=4132 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:33, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0085 "/mem_tb/mem_DUT/w7/select" does not have read access. Use switch +access +r for this region.
# VSIM: 0 object(s) traced.
# Warning: WAVEFORM: Object matching /mem_tb/mem_DUT/w7/select not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# KERNEL: Warning: KERNEL_0085 "/mem_tb/mem_DUT/w7/i" does not have read access. Use switch +access +r for this region.
# VSIM: 0 object(s) traced.
# Warning: WAVEFORM: Object matching /mem_tb/mem_DUT/w7/i not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# KERNEL: Warning: KERNEL_0085 "/mem_tb/mem_DUT/w7/o" does not have read access. Use switch +access +r for this region.
# VSIM: 0 object(s) traced.
# Warning: WAVEFORM: Object matching /mem_tb/mem_DUT/w7/o not found in C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4704 kB (elbread=437 elab2=4132 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:35, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (44): $finish called.
# KERNEL: Time: 120 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_9@.
# KERNEL: stopped at time: 120 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4704 kB (elbread=437 elab2=4132 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:35, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (44): $finish called.
# KERNEL: Time: 120 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_9@.
# KERNEL: stopped at time: 120 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Warning: KERNEL_0291 Object "/mem_tb/mem_DUT/w7/RW" has already been traced.
# VSIM: 0 object(s) traced.
# KERNEL: Warning: KERNEL_0291 Object "/mem_tb/mem_DUT/w7/select" has already been traced.
# VSIM: 0 object(s) traced.
# KERNEL: Warning: KERNEL_0291 Object "/mem_tb/mem_DUT/w7/i" has already been traced.
# VSIM: 0 object(s) traced.
# KERNEL: Warning: KERNEL_0291 Object "/mem_tb/mem_DUT/w7/o" has already been traced.
# VSIM: 0 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4704 kB (elbread=437 elab2=4132 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:39, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (44): $finish called.
# KERNEL: Time: 120 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_9@.
# KERNEL: stopped at time: 120 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4704 kB (elbread=437 elab2=4132 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  15:42, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (44): $finish called.
# KERNEL: Time: 120 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_9@.
# KERNEL: stopped at time: 120 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4704 kB (elbread=437 elab2=4132 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:23, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (44): $finish called.
# KERNEL: Time: 120 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_9@.
# KERNEL: stopped at time: 120 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4705 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:25, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_11@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4705 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:26, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_11@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4705 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:26, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_11@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4705 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:30, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_11@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:31, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_12@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4705 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:31, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_11@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4705 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:32, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_11@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:34, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_12@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:35, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_12@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:35, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_13@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:36, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_13@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:36, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_12@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:37, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_13@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:37, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_13@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:37, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_12@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:38, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_13@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4706 kB (elbread=437 elab2=4134 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:38, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (54): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_13@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4713 kB (elbread=437 elab2=4141 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:42, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_26@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4713 kB (elbread=437 elab2=4141 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:45, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_26@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4713 kB (elbread=437 elab2=4141 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:46, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_25@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:48, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:50, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:52, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4141 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:53, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_24@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:54, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:54, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:54, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:55, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:55, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:55, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:56, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:56, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:56, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:57, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:57, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:57, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:58, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4712 kB (elbread=437 elab2=4140 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  16:59, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module word found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 467 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4710 kB (elbread=437 elab2=4138 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:03, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# KERNEL: Warning: KERNEL_0291 Object "/mem_tb/mem_DUT/w7/select" has already been traced.
# VSIM: 0 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 467 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4710 kB (elbread=437 elab2=4138 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:04, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 mem.v : (17, 5): Syntax error. Unexpected token: #1[_DELAY].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 467 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4710 kB (elbread=437 elab2=4138 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:09, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 467 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4710 kB (elbread=437 elab2=4138 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:09, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v $dsn/src/mem.v $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 mem.v : (17, 5): Syntax error. Unexpected token: #1[_DELAY].
# Error: VCP1023 mem_tb.v : (1, 25): Compiler directive `timescale is not allowed inside a module.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v $dsn/src/mem.v $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 467 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4710 kB (elbread=437 elab2=4138 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:11, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module word found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 467 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4710 kB (elbread=437 elab2=4138 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:16, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module word found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 467 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 965 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4710 kB (elbread=437 elab2=4138 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:17, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module word found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 468 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 966 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4710 kB (elbread=437 elab2=4138 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:21, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_23@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mem found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: mem_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 468 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 966 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4709 kB (elbread=437 elab2=4137 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:23, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_19@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 468 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 966 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4709 kB (elbread=437 elab2=4137 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:25, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_19@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module word found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 468 (98.11%) primitives and 9 (1.89%) other processes in SLP
# SLP: 966 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4709 kB (elbread=437 elab2=4137 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:30, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_19@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module word found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 966 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4711 kB (elbread=437 elab2=4139 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:47, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_19@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r mem_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/mem.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 mem.v : (9, 5): Syntax error. Unexpected token: [.
# Warning: VCP2515 mem.v : (9, 13): Undefined module: i0 was used. Port connection rules will not be checked at such instantiations.
# Info: VCP2113 Module word found in current working library.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 459 (96.43%) primitives and 17 (3.57%) other processes in SLP
# SLP: 966 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4711 kB (elbread=437 elab2=4139 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:47, 22 Kasým 2022 Salý
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 mem_tb.v (96): $finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /mem_tb,  Process: @INITIAL#12_19@.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
