
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.212496                       # Number of seconds simulated
sim_ticks                                212496029500                       # Number of ticks simulated
final_tick                               330833630500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47150                       # Simulator instruction rate (inst/s)
host_op_rate                                    86123                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100192106                       # Simulator tick rate (ticks/s)
host_mem_usage                                2213424                       # Number of bytes of host memory used
host_seconds                                  2120.89                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     182657301                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             27328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1090176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1117504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        27328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           27328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        13952                       # Number of bytes written to this memory
system.physmem.bytes_written::total             13952                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                427                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              17034                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17461                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             218                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  218                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               128605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              5130336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 5258941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          128605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             128605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks             65658                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                  65658                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks             65658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              128605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             5130336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                5324598                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                           1126                       # number of replacements
system.l2.tagsinuse                      10856.571411                       # Cycle average of tags in use
system.l2.total_refs                          1366374                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17304                       # Sample count of references to valid blocks.
system.l2.avg_refs                          78.962899                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          6188.986600                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             116.111043                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4551.473769                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.377746                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.007087                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.277800                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.662633                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                20663                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               640747                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  661410                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           716381                       # number of Writeback hits
system.l2.Writeback_hits::total                716381                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              86717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86717                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 20663                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                727464                       # number of demand (read+write) hits
system.l2.demand_hits::total                   748127                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                20663                       # number of overall hits
system.l2.overall_hits::cpu.data               727464                       # number of overall hits
system.l2.overall_hits::total                  748127                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                427                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               7509                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7936                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             9525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9525                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 427                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               17034                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17461                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                427                       # number of overall misses
system.l2.overall_misses::cpu.data              17034                       # number of overall misses
system.l2.overall_misses::total                 17461                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     22572500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    393267500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       415840000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    496616500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     496616500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      22572500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     889884000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        912456500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     22572500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    889884000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       912456500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            21090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           648256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              669346                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       716381                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            716381                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          96242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96242                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             21090                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            744498                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               765588                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            21090                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           744498                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              765588                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.020247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.011583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.011856                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.098969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.098969                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.020247                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.022880                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022807                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.020247                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.022880                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022807                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52862.997658                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52372.819284                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52399.193548                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52138.215223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52138.215223                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52862.997658                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52241.634378                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52256.829506                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52862.997658                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52241.634378                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52256.829506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  218                       # number of writebacks
system.l2.writebacks::total                       218                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          7509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7936                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         9525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9525                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          17034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         17034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17461                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     17351000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    300679500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    318030500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    381119500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    381119500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     17351000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    681799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    699150000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     17351000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    681799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    699150000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.020247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.011583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.011856                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.098969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.098969                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.020247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.022880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022807                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.020247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.022880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022807                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40634.660422                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40042.548941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40074.407762                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40012.545932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40012.545932                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40634.660422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40025.771985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40040.662047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40634.660422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40025.771985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40040.662047                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                13649531                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13649531                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            766404                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7057105                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6647908                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.201631                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   38                       # Number of system calls
system.cpu.numCycles                        424992059                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           14456098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100645747                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13649531                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6647908                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      98236304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1532808                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              309541653                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  13407599                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3214                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          423000459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.434560                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.815144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                327745276     77.48%     77.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6691148      1.58%     79.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 88564035     20.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            423000459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.032117                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.236818                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 82725765                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             244339010                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  67295808                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27873469                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 766404                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              183655615                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 766404                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                105127342                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               181172817                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            262                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  42642155                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              93291478                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              183352747                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               58637865                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 58535                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           201476214                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             434831214                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        260497523                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         174333691                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             200376902                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1099307                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 38                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 119007936                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22217520                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8018301                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  182923321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  48                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 182898774                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15287                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           63521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        76411                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     423000459                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.432384                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.542206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           250371941     59.19%     59.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           162358262     38.38%     97.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10270256      2.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       423000459                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                10287346     53.36%     53.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     53.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     53.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               8990746     46.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            408369      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              93377149     51.05%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            58875972     32.19%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22218986     12.15%     95.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8018298      4.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              182898774                       # Type of FU issued
system.cpu.iq.rate                           0.430358                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    19278092                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.105403                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          650906858                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         108891483                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    108690292                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           157184527                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           74095407                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     74087077                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              118680862                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                83087635                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           876549                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6837                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4147                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1499                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 766404                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                21729925                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6980930                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           182923369                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            124763                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22217520                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8018301                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4515831                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         607013                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       159391                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               766404                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             182783066                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22212268                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            115707                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     30230559                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13608786                       # Number of branches executed
system.cpu.iew.exec_stores                    8018291                       # Number of stores executed
system.cpu.iew.exec_rate                     0.430086                       # Inst execution rate
system.cpu.iew.wb_sent                      182781481                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     182777369                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  36273611                       # num instructions producing a value
system.cpu.iew.wb_consumers                  40580146                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.430072                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.893876                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          266066                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            766404                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    422234055                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.432597                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.552039                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    252094027     59.70%     59.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    157622755     37.33%     97.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12517273      2.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    422234055                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              182657301                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30224836                       # Number of memory references committed
system.cpu.commit.loads                      22210682                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   13608786                       # Number of branches committed
system.cpu.commit.fp_insts                   74085206                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 125498794                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              12517273                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    592640149                       # The number of ROB reads
system.cpu.rob.rob_writes                   366613140                       # The number of ROB writes
system.cpu.timesIdled                          284776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1991600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     182657301                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               4.249921                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.249921                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.235299                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.235299                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                244886426                       # number of integer regfile reads
system.cpu.int_regfile_writes               131439315                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 124969402                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 69066297                       # number of floating regfile writes
system.cpu.misc_regfile_reads                63880062                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  20738                       # number of replacements
system.cpu.icache.tagsinuse                297.714344                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13386495                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  21090                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 634.731863                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     297.714344                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.581473                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.581473                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     13386495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13386495                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      13386495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13386495                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     13386495                       # number of overall hits
system.cpu.icache.overall_hits::total        13386495                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        21104                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21104                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        21104                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21104                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        21104                       # number of overall misses
system.cpu.icache.overall_misses::total         21104                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    293077000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    293077000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    293077000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    293077000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    293077000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    293077000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     13407599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13407599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     13407599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13407599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     13407599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13407599                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001574                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001574                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001574                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001574                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001574                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001574                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13887.272555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13887.272555                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13887.272555                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13887.272555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13887.272555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13887.272555                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        21090                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21090                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        21090                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21090                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        21090                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21090                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    250293000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    250293000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    250293000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    250293000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    250293000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    250293000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001573                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001573                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001573                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001573                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001573                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001573                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11867.852063                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11867.852063                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11867.852063                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11867.852063                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11867.852063                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11867.852063                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 743986                       # number of replacements
system.cpu.dcache.tagsinuse                502.178009                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28595283                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 744498                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  38.408811                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           130932111000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.178009                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.980816                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.980816                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20677372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20677372                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7917911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7917911                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      28595283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28595283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28595283                       # number of overall hits
system.cpu.dcache.overall_hits::total        28595283                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       656847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        656847                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        96242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        96242                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       753089                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         753089                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       753089                       # number of overall misses
system.cpu.dcache.overall_misses::total        753089                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8819434500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8819434500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1654106500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1654106500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  10473541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10473541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  10473541000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10473541000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21334219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21334219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29348372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29348372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29348372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29348372                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.030788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030788                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012009                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025660                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025660                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025660                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13426.923621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13426.923621                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17186.950604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17186.950604                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13907.441219                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13907.441219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13907.441219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13907.441219                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       716381                       # number of writebacks
system.cpu.dcache.writebacks::total            716381                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         8591                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8591                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         8591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8591                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         8591                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8591                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       648256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       648256                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        96242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96242                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       744498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       744498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       744498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       744498                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7462415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7462415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1461622500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1461622500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8924037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8924037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8924037500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8924037500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025368                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025368                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025368                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11511.524768                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11511.524768                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15186.950604                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15186.950604                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11986.650736                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11986.650736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11986.650736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11986.650736                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
