Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5bb79f17bbfe492f85e26c0f8a874ca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L processing_system7_vip_v1_0_12 -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Pulse1_wrapper_behav xil_defaultlib.Pulse1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2021.1_0610_2318/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_12_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'MIO' is not connected on this instance [E:/Projects/noGNUSystem/IPs/IPs_pulse/IPs_pulse.ip_user_files/bd/Pulse1/sim/Pulse1.v:95]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [E:/Projects/noGNUSystem/IPs/IPs_pulse/IPs_pulse.ip_user_files/bd/Pulse1/ip/Pulse1_processing_system7_0_0/sim/Pulse1_processing_system7_0_0.v:71]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.And_gate
Compiling module xil_defaultlib.Pulse1_And_gate_0_0
Compiling module xil_defaultlib.Pulse1_And_gate_0_1
Compiling module xil_defaultlib.Pulse1_And_gate_0_2
Compiling module xil_defaultlib.Full_count
Compiling module xil_defaultlib.Pulse1_Full_count_0_0
Compiling module xil_defaultlib.Pulse1_Full_count_0_1
Compiling module xil_defaultlib.Not_gate
Compiling module xil_defaultlib.Pulse1_Not_gate_0_0
Compiling module xil_defaultlib.Pulse1_Not_gate_0_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.Pulse1_blk_mem_gen_0_0
Compiling module xil_defaultlib.count_woen
Compiling module xil_defaultlib.Pulse1_count_woen_0_0
Compiling module xil_defaultlib.counter_assist
Compiling module xil_defaultlib.Pulse1_counter_assist_0_0
Compiling module xil_defaultlib.Pulse1_counter_assist_0_1
Compiling module xil_defaultlib.Pulse1_counter_assist_0_2
Compiling module xil_defaultlib.Pulse1_counter_assist_1_0
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_g...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_g...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_f...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_s...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_i...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_s...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_d...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_o...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_o...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_r...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_i...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12_a...
Compiling module processing_system7_vip_v1_0_12.processing_system7_vip_v1_0_12(C...
Compiling module xil_defaultlib.Pulse1_processing_system7_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.Pulse1_xlconstant_0_0
Compiling module xil_defaultlib.Pulse1
Compiling module xil_defaultlib.Pulse1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pulse1_wrapper_behav
