# lab5 - Riley Holmes

## Overview
Lab 5 consists of using the signal tap logic analyzer to see the led patterns of lab 4.




## Attachments
![Waveform](assets/lab5/lab5_%20waveform.png);

![Configuration Pane](assets/lab5/lab5_%20configuration_pane.png);



## Question

Q: How much FPGA on-chip memory was required to monitor your signals?
A: I am using 12,544 bits of memory to use the signal tap logic analyzer.