#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jun 25 20:54:02 2024
# Process ID: 29512
# Current directory: D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1
# Command line: vivado.exe -log summer_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source summer_design_wrapper.tcl
# Log file: D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/summer_design_wrapper.vds
# Journal file: D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1\vivado.jou
# Running On: DESKTOP-1Z07TFJ, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 20, Host memory: 34193 MB
#-----------------------------------------------------------
source summer_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 564.832 ; gain = 180.418
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado2023/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 697.680 ; gain = 132.848
Command: read_checkpoint -auto_incremental -incremental D:/work/fpga/Thz/CA/prjs/summer/summer.srcs/utils_1/imports/synth_1/tx_blk_ram_reader.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/work/fpga/Thz/CA/prjs/summer/summer.srcs/utils_1/imports/synth_1/tx_blk_ram_reader.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top summer_design_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25688
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.980 ; gain = 368.332
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clk_valid', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_por_fsm_disabled.sv:347]
INFO: [Synth 8-11241] undeclared symbol 'adc00_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4007]
INFO: [Synth 8-11241] undeclared symbol 'adc01_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4008]
INFO: [Synth 8-11241] undeclared symbol 'adc02_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4009]
INFO: [Synth 8-11241] undeclared symbol 'adc03_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4010]
INFO: [Synth 8-11241] undeclared symbol 'adc10_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4011]
INFO: [Synth 8-11241] undeclared symbol 'adc11_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4012]
INFO: [Synth 8-11241] undeclared symbol 'adc12_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4013]
INFO: [Synth 8-11241] undeclared symbol 'adc13_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4014]
INFO: [Synth 8-11241] undeclared symbol 'adc20_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4015]
INFO: [Synth 8-11241] undeclared symbol 'adc21_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4016]
INFO: [Synth 8-11241] undeclared symbol 'adc22_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4017]
INFO: [Synth 8-11241] undeclared symbol 'adc23_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4018]
INFO: [Synth 8-11241] undeclared symbol 'adc30_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4019]
INFO: [Synth 8-11241] undeclared symbol 'adc31_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4020]
INFO: [Synth 8-11241] undeclared symbol 'adc32_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4021]
INFO: [Synth 8-11241] undeclared symbol 'adc33_tdd_mode_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4022]
INFO: [Synth 8-11241] undeclared symbol 'adc00_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4023]
INFO: [Synth 8-11241] undeclared symbol 'adc01_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4024]
INFO: [Synth 8-11241] undeclared symbol 'adc02_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4025]
INFO: [Synth 8-11241] undeclared symbol 'adc03_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4026]
INFO: [Synth 8-11241] undeclared symbol 'adc10_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4027]
INFO: [Synth 8-11241] undeclared symbol 'adc11_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4028]
INFO: [Synth 8-11241] undeclared symbol 'adc12_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4029]
INFO: [Synth 8-11241] undeclared symbol 'adc13_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4030]
INFO: [Synth 8-11241] undeclared symbol 'adc20_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4031]
INFO: [Synth 8-11241] undeclared symbol 'adc21_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4032]
INFO: [Synth 8-11241] undeclared symbol 'adc22_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4033]
INFO: [Synth 8-11241] undeclared symbol 'adc23_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4034]
INFO: [Synth 8-11241] undeclared symbol 'adc30_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4035]
INFO: [Synth 8-11241] undeclared symbol 'adc31_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4036]
INFO: [Synth 8-11241] undeclared symbol 'adc32_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4037]
INFO: [Synth 8-11241] undeclared symbol 'adc33_tdd_obs_i', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4038]
INFO: [Synth 8-11241] undeclared symbol 'adc01_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4061]
INFO: [Synth 8-11241] undeclared symbol 'adc02_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4063]
INFO: [Synth 8-11241] undeclared symbol 'adc03_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4065]
INFO: [Synth 8-11241] undeclared symbol 'adc10_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4067]
INFO: [Synth 8-11241] undeclared symbol 'adc11_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4069]
INFO: [Synth 8-11241] undeclared symbol 'adc12_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4071]
INFO: [Synth 8-11241] undeclared symbol 'adc13_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4073]
INFO: [Synth 8-11241] undeclared symbol 'adc20_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4075]
INFO: [Synth 8-11241] undeclared symbol 'adc21_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4077]
INFO: [Synth 8-11241] undeclared symbol 'adc22_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4079]
INFO: [Synth 8-11241] undeclared symbol 'adc23_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4081]
INFO: [Synth 8-11241] undeclared symbol 'adc30_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4083]
INFO: [Synth 8-11241] undeclared symbol 'adc31_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4085]
INFO: [Synth 8-11241] undeclared symbol 'adc32_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4087]
INFO: [Synth 8-11241] undeclared symbol 'adc33_cal_frozen', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:4089]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cntr_ld_en', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_slave_attachment.v:503]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cnt_en', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_slave_attachment.v:504]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:2415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ae90/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'summer_design_wrapper' [D:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/hdl/summer_design_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'summer_design' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:849]
INFO: [Synth 8-6157] synthesizing module 'summer_design_adc2axis_IQ_0_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_adc2axis_IQ_0_0/synth/summer_design_adc2axis_IQ_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'adc2axis_IQ' [D:/work/fpga/Thz/CA/prjs/summer/summer.srcs/sources_1/new/adc2axis_IQ.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adc2axis_IQ' (0#1) [D:/work/fpga/Thz/CA/prjs/summer/summer.srcs/sources_1/new/adc2axis_IQ.v:1]
INFO: [Synth 8-6155] done synthesizing module 'summer_design_adc2axis_IQ_0_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_adc2axis_IQ_0_0/synth/summer_design_adc2axis_IQ_0_0.v:53]
WARNING: [Synth 8-7071] port 'cnt_out' of module 'summer_design_adc2axis_IQ_0_0' is unconnected for instance 'adc2axis_IQ_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1040]
WARNING: [Synth 8-7023] instance 'adc2axis_IQ_0' of module 'summer_design_adc2axis_IQ_0_0' has 19 connections declared, but only 18 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1040]
INFO: [Synth 8-638] synthesizing module 'summer_design_axi_dma_0_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_0/synth/summer_design_axi_dma_0_0.vhd:107]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:21804' bound to instance 'U0' of component 'axi_dma' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_0/synth/summer_design_axi_dma_0_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:52983]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:52983]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 23 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 23 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 15 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 15 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 146 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 146 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-256] done synthesizing module 'summer_design_axi_dma_0_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_0/synth/summer_design_axi_dma_0_0.vhd:107]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'summer_design_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1059]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'summer_design_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1059]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'summer_design_axi_dma_0_0' has 43 connections declared, but only 41 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1059]
INFO: [Synth 8-638] synthesizing module 'summer_design_axi_dma_0_1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_1/synth/summer_design_axi_dma_0_1.vhd:107]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:21804' bound to instance 'U0' of component 'axi_dma' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_1/synth/summer_design_axi_dma_0_1.vhd:326]
INFO: [Synth 8-256] done synthesizing module 'summer_design_axi_dma_0_1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_1/synth/summer_design_axi_dma_0_1.vhd:107]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'summer_design_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1101]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'summer_design_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1101]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'summer_design_axi_dma_0_1' is unconnected for instance 'axi_dma_1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1101]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'summer_design_axi_dma_0_1' has 43 connections declared, but only 40 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1101]
INFO: [Synth 8-638] synthesizing module 'summer_design_blk_mem_gen_0_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_blk_mem_gen_0_0/synth/summer_design_blk_mem_gen_0_0.vhd:67]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: summer_design_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1940 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1940 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1940 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1940 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     25.562814 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_7' declared at 'd:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/3c0c/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_7' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_blk_mem_gen_0_0/synth/summer_design_blk_mem_gen_0_0.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'summer_design_blk_mem_gen_0_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_blk_mem_gen_0_0/synth/summer_design_blk_mem_gen_0_0.vhd:67]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1146]
INFO: [Synth 8-6157] synthesizing module 'summer_design_ila_0_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:2403]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:2403]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:2366]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:135053]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:135053]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:134903]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:134903]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:134992]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:134992]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:41005]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:41005]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:3211]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_14_ila' has 1033 connections declared, but only 1027 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:3211]
INFO: [Synth 8-6155] done synthesizing module 'summer_design_ila_0_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'summer_design_proc_sys_reset_0_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_0_0/synth/summer_design_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_0_0/synth/summer_design_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:134887' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:134887]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [E:/vivado2023/Vivado/2023.2/scripts/rt/data/unisim_comp_diablo.v:134887]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'summer_design_proc_sys_reset_0_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_0_0/synth/summer_design_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'summer_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1150]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'summer_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1150]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'summer_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1150]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'summer_design_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1150]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'summer_design_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1150]
INFO: [Synth 8-638] synthesizing module 'summer_design_proc_sys_reset_1_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_1_0/synth/summer_design_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_1_0/synth/summer_design_proc_sys_reset_1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'summer_design_proc_sys_reset_1_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_1_0/synth/summer_design_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'summer_design_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1157]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'summer_design_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1157]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'summer_design_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1157]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'summer_design_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1157]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'summer_design_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1157]
INFO: [Synth 8-638] synthesizing module 'summer_design_proc_sys_reset_2_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_2_0/synth/summer_design_proc_sys_reset_2_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_2_0/synth/summer_design_proc_sys_reset_2_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'summer_design_proc_sys_reset_2_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_2_0/synth/summer_design_proc_sys_reset_2_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'summer_design_proc_sys_reset_2_0' is unconnected for instance 'proc_sys_reset_2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1164]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'summer_design_proc_sys_reset_2_0' is unconnected for instance 'proc_sys_reset_2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1164]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'summer_design_proc_sys_reset_2_0' is unconnected for instance 'proc_sys_reset_2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1164]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'summer_design_proc_sys_reset_2_0' is unconnected for instance 'proc_sys_reset_2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1164]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_2' of module 'summer_design_proc_sys_reset_2_0' has 10 connections declared, but only 6 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1164]
INFO: [Synth 8-6157] synthesizing module 'summer_design_ps8_0_axi_periph_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1461]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1OD4GD1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1OD4GD1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_IL4RNL' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:145]
INFO: [Synth 8-6157] synthesizing module 'summer_design_auto_cc_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_auto_cc_0/synth/summer_design_auto_cc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_28_axi_clock_converter' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_28_lite_async' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_28_lite_async' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_28_lite_async__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_28_lite_async__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_28_lite_async__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_28_lite_async__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_28_lite_async__parameterized2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (0#1) [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_28_lite_async__parameterized2' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_28_axi_clock_converter' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-6155] done synthesizing module 'summer_design_auto_cc_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_auto_cc_0/synth/summer_design_auto_cc_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'summer_design_auto_cc_0' is unconnected for instance 'auto_cc' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:304]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'summer_design_auto_cc_0' is unconnected for instance 'auto_cc' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:304]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'summer_design_auto_cc_0' is unconnected for instance 'auto_cc' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:304]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'summer_design_auto_cc_0' has 42 connections declared, but only 39 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:304]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_IL4RNL' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:145]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_EGCQWS' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:346]
INFO: [Synth 8-6157] synthesizing module 'summer_design_auto_cc_1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_auto_cc_1/synth/summer_design_auto_cc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'summer_design_auto_cc_1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_auto_cc_1/synth/summer_design_auto_cc_1.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'summer_design_auto_cc_1' is unconnected for instance 'auto_cc' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:505]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'summer_design_auto_cc_1' is unconnected for instance 'auto_cc' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:505]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'summer_design_auto_cc_1' is unconnected for instance 'auto_cc' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:505]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'summer_design_auto_cc_1' has 42 connections declared, but only 39 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:505]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_EGCQWS' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:346]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1J0M8IY' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:547]
INFO: [Synth 8-6157] synthesizing module 'summer_design_auto_pc_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_auto_pc_0/synth/summer_design_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'summer_design_auto_pc_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_auto_pc_0/synth/summer_design_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1J0M8IY' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:547]
INFO: [Synth 8-6157] synthesizing module 'summer_design_xbar_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_xbar_0/synth/summer_design_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'summer_design_xbar_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_xbar_0/synth/summer_design_xbar_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'summer_design_ps8_0_axi_periph_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1461]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1268]
INFO: [Synth 8-6157] synthesizing module 'summer_design_system_ila_0_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/synth/summer_design_system_ila_0_0.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/synth/summer_design_system_ila_0_0.v:241]
INFO: [Synth 8-6157] synthesizing module 'bd_9d24' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/synth/bd_9d24.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_9d24_g_inst_0_gigantic_mux' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d24_g_inst_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/synth/bd_9d24_g_inst_0.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/synth/bd_9d24.v:53]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/synth/bd_9d24_ila_lib_0.v:3215]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/synth/bd_9d24_ila_lib_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/synth/bd_9d24_ila_lib_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/synth/bd_9d24_ila_lib_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/synth/bd_9d24_ila_lib_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/synth/bd_9d24_ila_lib_0.v:3215]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_14_ila' has 1033 connections declared, but only 1027 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/synth/bd_9d24_ila_lib_0.v:3215]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d24_ila_lib_0' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/synth/bd_9d24_ila_lib_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_9d24' (0#1) [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/synth/bd_9d24.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1275]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/synth/summer_design_system_ila_1_0.v:254]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/synth/bd_5d75.v:81]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/synth/bd_5d75_ila_lib_0.v:3223]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/synth/bd_5d75_ila_lib_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/synth/bd_5d75_ila_lib_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/synth/bd_5d75_ila_lib_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/synth/bd_5d75_ila_lib_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/synth/bd_5d75_ila_lib_0.v:3223]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_14_ila' has 1033 connections declared, but only 1027 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/synth/bd_5d75_ila_lib_0.v:3223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1286]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/synth/summer_design_system_ila_1_1.v:260]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/synth/bd_9db4.v:95]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/synth/bd_9db4_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/synth/bd_9db4_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/synth/bd_9db4_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/synth/bd_9db4_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/synth/bd_9db4_ila_lib_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_14_ila' is unconnected for instance 'inst' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/synth/bd_9db4_ila_lib_0.v:3227]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_14_ila' has 1033 connections declared, but only 1027 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/synth/bd_9db4_ila_lib_0.v:3227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_tile_config.sv:262]
WARNING: [Synth 8-7071] port 'adc0_clk_fifo_lm' of module 'summer_design_usp_rf_data_converter_0_0_rf_wrapper' is unconnected for instance 'summer_design_usp_rf_data_converter_0_0_rf_wrapper_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:1082]
WARNING: [Synth 8-7023] instance 'summer_design_usp_rf_data_converter_0_0_rf_wrapper_i' of module 'summer_design_usp_rf_data_converter_0_0_rf_wrapper' has 366 connections declared, but only 365 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:1082]
INFO: [Synth 8-155] case statement is not full and has no default [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_register_decode.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_drp_control.v:97]
WARNING: [Synth 8-7071] port 'irq' of module 'summer_design_usp_rf_data_converter_0_0' is unconnected for instance 'usp_rf_data_converter_0' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1307]
WARNING: [Synth 8-7023] instance 'usp_rf_data_converter_0' of module 'summer_design_usp_rf_data_converter_0_0' has 45 connections declared, but only 44 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1307]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4600]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4601]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4613]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4614]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3790]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/synth/summer_design_zynq_ultra_ps_e_0_0.v:478]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'summer_design_zynq_ultra_ps_e_0_0' has 122 connections declared, but only 106 given [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1352]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2306]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2138]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2267]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:3049]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:5635]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:5636]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:20668]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:26239]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:26443]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:26899]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:27444]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:27943]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28036]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28037]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:47314]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:16878]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:16883]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:21994]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22020]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tuser in module/entity axi_dma does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22065]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tid in module/entity axi_dma does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22066]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tdest in module/entity axi_dma does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22067]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22710]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22703]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22683]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22612]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity summer_design_ila_0_0 does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/synth/summer_design_ila_0_0.v:100]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-3848] Net probe_out0 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1985]
WARNING: [Synth 8-3848] Net probe_out1 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1986]
WARNING: [Synth 8-3848] Net probe_out2 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1987]
WARNING: [Synth 8-3848] Net probe_out3 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1988]
WARNING: [Synth 8-3848] Net probe_out4 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1989]
WARNING: [Synth 8-3848] Net probe_out5 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1990]
WARNING: [Synth 8-3848] Net probe_out6 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1991]
WARNING: [Synth 8-3848] Net probe_out7 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1992]
WARNING: [Synth 8-3848] Net probe_out8 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1993]
WARNING: [Synth 8-3848] Net probe_out9 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1994]
WARNING: [Synth 8-3848] Net probe_out10 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1995]
WARNING: [Synth 8-3848] Net probe_out11 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1996]
WARNING: [Synth 8-3848] Net probe_out12 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1997]
WARNING: [Synth 8-3848] Net probe_out13 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1998]
WARNING: [Synth 8-3848] Net probe_out14 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:1999]
WARNING: [Synth 8-3848] Net probe_out15 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2000]
WARNING: [Synth 8-3848] Net probe_out16 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2001]
WARNING: [Synth 8-3848] Net probe_out17 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2002]
WARNING: [Synth 8-3848] Net probe_out18 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2003]
WARNING: [Synth 8-3848] Net probe_out19 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2004]
WARNING: [Synth 8-3848] Net probe_out20 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2005]
WARNING: [Synth 8-3848] Net probe_out21 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2006]
WARNING: [Synth 8-3848] Net probe_out22 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2007]
WARNING: [Synth 8-3848] Net probe_out23 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2008]
WARNING: [Synth 8-3848] Net probe_out24 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2009]
WARNING: [Synth 8-3848] Net probe_out25 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2010]
WARNING: [Synth 8-3848] Net probe_out26 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2011]
WARNING: [Synth 8-3848] Net probe_out27 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2012]
WARNING: [Synth 8-3848] Net probe_out28 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2013]
WARNING: [Synth 8-3848] Net probe_out29 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2014]
WARNING: [Synth 8-3848] Net probe_out30 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2015]
WARNING: [Synth 8-3848] Net probe_out31 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2016]
WARNING: [Synth 8-3848] Net probe_out32 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2017]
WARNING: [Synth 8-3848] Net probe_out33 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2018]
WARNING: [Synth 8-3848] Net probe_out34 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2019]
WARNING: [Synth 8-3848] Net probe_out35 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2020]
WARNING: [Synth 8-3848] Net probe_out36 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2021]
WARNING: [Synth 8-3848] Net probe_out37 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2022]
WARNING: [Synth 8-3848] Net probe_out38 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2023]
WARNING: [Synth 8-3848] Net probe_out39 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2024]
WARNING: [Synth 8-3848] Net probe_out40 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2025]
WARNING: [Synth 8-3848] Net probe_out41 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2026]
WARNING: [Synth 8-3848] Net probe_out42 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2027]
WARNING: [Synth 8-3848] Net probe_out43 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2028]
WARNING: [Synth 8-3848] Net probe_out44 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2029]
WARNING: [Synth 8-3848] Net probe_out45 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2030]
WARNING: [Synth 8-3848] Net probe_out46 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2031]
WARNING: [Synth 8-3848] Net probe_out47 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2032]
WARNING: [Synth 8-3848] Net probe_out48 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2033]
WARNING: [Synth 8-3848] Net probe_out49 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2034]
WARNING: [Synth 8-3848] Net probe_out50 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2035]
WARNING: [Synth 8-3848] Net probe_out51 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2036]
WARNING: [Synth 8-3848] Net probe_out52 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2037]
WARNING: [Synth 8-3848] Net probe_out53 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2038]
WARNING: [Synth 8-3848] Net probe_out54 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2039]
WARNING: [Synth 8-3848] Net probe_out55 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2040]
WARNING: [Synth 8-3848] Net probe_out56 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2041]
WARNING: [Synth 8-3848] Net probe_out57 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2042]
WARNING: [Synth 8-3848] Net probe_out58 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2043]
WARNING: [Synth 8-3848] Net probe_out59 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2044]
WARNING: [Synth 8-3848] Net probe_out60 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2045]
WARNING: [Synth 8-3848] Net probe_out61 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2046]
WARNING: [Synth 8-3848] Net probe_out62 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2047]
WARNING: [Synth 8-3848] Net probe_out63 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2048]
WARNING: [Synth 8-3848] Net probe_out64 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2049]
WARNING: [Synth 8-3848] Net probe_out65 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2050]
WARNING: [Synth 8-3848] Net probe_out66 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2051]
WARNING: [Synth 8-3848] Net probe_out67 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2052]
WARNING: [Synth 8-3848] Net probe_out68 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2053]
WARNING: [Synth 8-3848] Net probe_out69 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2054]
WARNING: [Synth 8-3848] Net probe_out70 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2055]
WARNING: [Synth 8-3848] Net probe_out71 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2056]
WARNING: [Synth 8-3848] Net probe_out72 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2057]
WARNING: [Synth 8-3848] Net probe_out73 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2058]
WARNING: [Synth 8-3848] Net probe_out74 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2059]
WARNING: [Synth 8-3848] Net probe_out75 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2060]
WARNING: [Synth 8-3848] Net probe_out76 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2061]
WARNING: [Synth 8-3848] Net probe_out77 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2062]
WARNING: [Synth 8-3848] Net probe_out78 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2063]
WARNING: [Synth 8-3848] Net probe_out79 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2064]
WARNING: [Synth 8-3848] Net probe_out80 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2065]
WARNING: [Synth 8-3848] Net probe_out81 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2066]
WARNING: [Synth 8-3848] Net probe_out82 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2067]
WARNING: [Synth 8-3848] Net probe_out83 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2068]
WARNING: [Synth 8-3848] Net probe_out84 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2069]
WARNING: [Synth 8-3848] Net probe_out85 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2070]
WARNING: [Synth 8-3848] Net probe_out86 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2071]
WARNING: [Synth 8-3848] Net probe_out87 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2072]
WARNING: [Synth 8-3848] Net probe_out88 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2073]
WARNING: [Synth 8-3848] Net probe_out89 in module/entity bd_9d24_g_inst_0_gigantic_mux does not have driver. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_1/bd_9d24_g_inst_0_gigantic_mux.v:2074]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/synth/bd_9d24.v:42]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/synth/bd_9d24.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/synth/bd_5d75.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/synth/bd_5d75.v:81]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/synth/bd_9db4.v:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/synth/bd_9db4.v:95]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc1_r_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv:358]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc2_r_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv:359]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc3_r_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv:360]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_r_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv:362]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_r_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv:363]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_r_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv:364]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_rising_held_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv:411]
WARNING: [Synth 8-6014] Unused sequential element adc2_start_rising_held_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv:426]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_rising_held_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_constants_config.sv:441]
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_bgt_fsm.v:126]
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_por_fsm_disabled.sv:133]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'blk_mem_gen_0'. This will prevent further optimization [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1142]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_blk_ram_reader_0'. This will prevent further optimization [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1299]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/synth/summer_design.v:1146]
WARNING: [Synth 8-6014] Unused sequential element adc01_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2492]
WARNING: [Synth 8-6014] Unused sequential element adc01_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2493]
WARNING: [Synth 8-6014] Unused sequential element adc02_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2505]
WARNING: [Synth 8-6014] Unused sequential element adc02_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2506]
WARNING: [Synth 8-6014] Unused sequential element adc03_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2518]
WARNING: [Synth 8-6014] Unused sequential element adc03_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2519]
WARNING: [Synth 8-6014] Unused sequential element adc10_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2732]
WARNING: [Synth 8-6014] Unused sequential element adc10_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2733]
WARNING: [Synth 8-6014] Unused sequential element adc11_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2745]
WARNING: [Synth 8-6014] Unused sequential element adc11_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2746]
WARNING: [Synth 8-6014] Unused sequential element adc12_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2758]
WARNING: [Synth 8-6014] Unused sequential element adc12_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2759]
WARNING: [Synth 8-6014] Unused sequential element adc13_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2771]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2772]
WARNING: [Synth 8-6014] Unused sequential element adc20_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2985]
WARNING: [Synth 8-6014] Unused sequential element adc20_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2986]
WARNING: [Synth 8-6014] Unused sequential element adc21_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2998]
WARNING: [Synth 8-6014] Unused sequential element adc21_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:2999]
WARNING: [Synth 8-6014] Unused sequential element adc22_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3011]
WARNING: [Synth 8-6014] Unused sequential element adc22_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3012]
WARNING: [Synth 8-6014] Unused sequential element adc23_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3024]
WARNING: [Synth 8-6014] Unused sequential element adc23_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3025]
WARNING: [Synth 8-6014] Unused sequential element adc30_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3238]
WARNING: [Synth 8-6014] Unused sequential element adc30_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3239]
WARNING: [Synth 8-6014] Unused sequential element adc31_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3251]
WARNING: [Synth 8-6014] Unused sequential element adc31_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3252]
WARNING: [Synth 8-6014] Unused sequential element adc32_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3264]
WARNING: [Synth 8-6014] Unused sequential element adc32_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3265]
WARNING: [Synth 8-6014] Unused sequential element adc33_cal_freeze_reg_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3277]
WARNING: [Synth 8-6014] Unused sequential element adc33_disable_cal_freeze_input_reg was removed.  [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_block.v:3278]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:01:49 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:50 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:50 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3687.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1033 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_clocks.xdc] for cell 'summer_design_i/usp_rf_data_converter_0/inst'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_clocks.xdc] for cell 'summer_design_i/usp_rf_data_converter_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/summer_design_zynq_ultra_ps_e_0_0.xdc] for cell 'summer_design_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/summer_design_zynq_ultra_ps_e_0_0.xdc] for cell 'summer_design_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_0_0/summer_design_proc_sys_reset_0_0_board.xdc] for cell 'summer_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_0_0/summer_design_proc_sys_reset_0_0_board.xdc] for cell 'summer_design_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_0_0/summer_design_proc_sys_reset_0_0.xdc] for cell 'summer_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_0_0/summer_design_proc_sys_reset_0_0.xdc] for cell 'summer_design_i/proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_0_0/summer_design_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'summer_design_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'summer_design_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'summer_design_i/ila_0/inst'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'summer_design_i/ila_0/inst'
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_1_0/summer_design_proc_sys_reset_1_0_board.xdc] for cell 'summer_design_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_1_0/summer_design_proc_sys_reset_1_0_board.xdc] for cell 'summer_design_i/proc_sys_reset_1/U0'
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_1_0/summer_design_proc_sys_reset_1_0.xdc] for cell 'summer_design_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_1_0/summer_design_proc_sys_reset_1_0.xdc] for cell 'summer_design_i/proc_sys_reset_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_1_0/summer_design_proc_sys_reset_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_0/summer_design_axi_dma_0_0.xdc] for cell 'summer_design_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_0/summer_design_axi_dma_0_0.xdc] for cell 'summer_design_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_0/summer_design_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_1/summer_design_axi_dma_0_1.xdc] for cell 'summer_design_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_1/summer_design_axi_dma_0_1.xdc] for cell 'summer_design_i/axi_dma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_1/summer_design_axi_dma_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'summer_design_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'summer_design_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'summer_design_i/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_system_ila_1_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'summer_design_i/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_2_0/summer_design_proc_sys_reset_2_0_board.xdc] for cell 'summer_design_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_2_0/summer_design_proc_sys_reset_2_0_board.xdc] for cell 'summer_design_i/proc_sys_reset_2/U0'
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_2_0/summer_design_proc_sys_reset_2_0.xdc] for cell 'summer_design_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_2_0/summer_design_proc_sys_reset_2_0.xdc] for cell 'summer_design_i/proc_sys_reset_2/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_proc_sys_reset_2_0/summer_design_proc_sys_reset_2_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0.xdc] for cell 'summer_design_i/usp_rf_data_converter_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0.xdc:257]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0.xdc:259]
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0.xdc] for cell 'summer_design_i/usp_rf_data_converter_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_0/summer_design_axi_dma_0_0_clocks.xdc] for cell 'summer_design_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_0/summer_design_axi_dma_0_0_clocks.xdc] for cell 'summer_design_i/axi_dma_0/U0'
Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_1/summer_design_axi_dma_0_1_clocks.xdc] for cell 'summer_design_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_axi_dma_0_1/summer_design_axi_dma_0_1_clocks.xdc] for cell 'summer_design_i/axi_dma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/summer_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/summer_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 144 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3687.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 815 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 712 instances
  CFGLUT5 => SRLC32E: 40 instances
  FDR => FDRE: 60 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.839 . Memory (MB): peak = 3687.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:02:19 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:02:19 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for summer_design_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_zynq_ultra_ps_e_0_0/summer_design_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/zynq_ultra_ps_e_0/inst. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/proc_sys_reset_0/U0. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 107).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_0/inst/ila_lib/inst. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ila_0/inst. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/proc_sys_reset_1/U0. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_0/U0. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_1/U0. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_1/inst/ila_lib/inst. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 151).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_2/inst/ila_lib/inst. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 163).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/proc_sys_reset_2/U0. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 175).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 183).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst. (constraint file  D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/dont_touch.xdc, line 188).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/tx_blk_ram_reader_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_0/inst/ila_lib. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_0/inst/g_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/adc2axis_IQ_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_1/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_1/inst/ila_lib. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_1/inst/g_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_2/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_2/inst/ila_lib. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/system_ila_2/inst/g_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/cdc_adc0_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/cdc_dac1_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER /I_TSTRB_FIFO/\USE_SYNC_FIFO.I_SYNC_FIFO /\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER /I_TSTRB_FIFO/\USE_SYNC_FIFO.I_SYNC_FIFO /\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for summer_design_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:02:19 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch summer_design_blk_mem_gen_0_0
got a mismatch blk_mem_gen_v8_4_7
got a mismatch blk_mem_gen_v8_4_7_synth
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_top
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_input_block
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_generic_cstr
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper_init
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized0
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper_init__parameterized0
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized1
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper_init__parameterized1
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized2
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper_init__parameterized2
got a mismatch blk_mem_gen_v8_4_7_blk_mem_output_block
got a mismatch summer_design_ila_0_0
Is not a child genome
got a mismatch ila_v6_2_14_ila
got a mismatch ila_v6_2_14_ila_core
Is not a child genome
got a mismatch ila_v6_2_14_ila_trigger
got a mismatch ila_v6_2_14_ila_trig_match
got a mismatch ltlib_v1_0_1_match__parameterized1
got a mismatch ltlib_v1_0_1_allx_typeA__parameterized1
got a mismatch ila_v6_2_14_ila_trace_memory
got a mismatch blk_mem_gen_v8_4_7__parameterized0
got a mismatch blk_mem_gen_v8_4_7_synth__parameterized0
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_top__parameterized0
got a mismatch blk_mem_gen_v8_4_7_blk_mem_input_block__parameterized0
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_generic_cstr__parameterized0
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized3
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized4
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized5
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized6
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized7
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized8
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized9
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized10
got a mismatch blk_mem_gen_v8_4_7_blk_mem_output_block__parameterized0
got a mismatch ltlib_v1_0_1_generic_memrd
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized11
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized12
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized13
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized14
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized15
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized16
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized17
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized18
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized19
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized20
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized21
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized123
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized124
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized125
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized126
Is not a child genome
got a mismatch ltlib_v1_0_1_all_typeA__parameterized2
got a mismatch ltlib_v1_0_1_all_typeA__parameterized2
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized127
Is not a child genome
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized134
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized135
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized136
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized137
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized138
got a mismatch ltlib_v1_0_1_all_typeA__parameterized3
got a mismatch ltlib_v1_0_1_all_typeA__parameterized2
got a mismatch ltlib_v1_0_1_all_typeA__parameterized3
got a mismatch ltlib_v1_0_1_all_typeA__parameterized2
got a mismatch ltlib_v1_0_1_all_typeA__parameterized3
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized244
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized245
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized246
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized247
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized255
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized256
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized257
got a mismatch blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized258
got a mismatch summer_design_tx_blk_ram_reader_0_0
got a mismatch tx_blk_ram_reader
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:59 ; elapsed = 00:02:23 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:59 ; elapsed = 00:02:23 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized2__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized2__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'summer_design_usp_rf_data_converter_0_0_tile_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc0_reg' in module 'summer_design_usp_rf_data_converter_0_0_constants_config'
INFO: [Synth 8-3936] Found unconnected internal register 'rdata_status_reg' and it is trimmed from '16' to '1' bits. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ip/summer_design_usp_rf_data_converter_0_0/synth/summer_design_usp_rf_data_converter_0_0_bgt_fsm.v:303]
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'summer_design_usp_rf_data_converter_0_0_bgt_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'summer_design_usp_rf_data_converter_0_0_drp_arbiter_adc'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm_disabled'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'summer_design_usp_rf_data_converter_0_0_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'summer_design_usp_rf_data_converter_0_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'summer_design_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=23) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign__xdcDup__1'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized2__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized2__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_28_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_3_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_1_generic_memrd__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_for_drp |                              001 |                              011
            memory_delay |                              010 |                              001
        check_tile_index |                              011 |                              010
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
                finished |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc0_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              111
         gnt_tile_config |                              010 |                              001
        gnt_const_config |                              011 |                              010
              gnt_status |                              100 |                              011
                 gnt_por |                              101 |                              100
                 gnt_bgt |                              110 |                              101
                gnt_user |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_drp_arbiter_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm_disabled'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_por_fsm__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'summer_design_usp_rf_data_converter_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'summer_design_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:02:35 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Port sizes have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "instr_adc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "instr_dac0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instr_dac1" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'adc3_slice3_irq_en_reg[0]' (FDRE) to 'adc3_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc3_slice2_irq_en_reg[0]' (FDRE) to 'adc3_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc3_slice1_irq_en_reg[0]' (FDRE) to 'adc3_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc3_slice0_irq_en_reg[0]' (FDRE) to 'adc3_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc2_slice3_irq_en_reg[0]' (FDRE) to 'adc2_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc2_slice2_irq_en_reg[0]' (FDRE) to 'adc2_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc2_slice1_irq_en_reg[0]' (FDRE) to 'adc2_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc2_slice0_irq_en_reg[0]' (FDRE) to 'adc2_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc1_slice3_irq_en_reg[0]' (FDRE) to 'adc1_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc1_slice2_irq_en_reg[0]' (FDRE) to 'adc1_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc1_slice1_irq_en_reg[0]' (FDRE) to 'adc1_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc1_slice0_irq_en_reg[0]' (FDRE) to 'adc1_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc0_slice3_irq_en_reg[0]' (FDRE) to 'adc0_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc0_slice2_irq_en_reg[0]' (FDRE) to 'adc0_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc0_slice1_irq_en_reg[0]' (FDRE) to 'adc0_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc0_slice0_irq_en_reg[0]' (FDRE) to 'adc0_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac1_slice3_irq_en_reg[0]' (FDRE) to 'dac1_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac1_slice2_irq_en_reg[0]' (FDRE) to 'dac1_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac1_slice1_irq_en_reg[0]' (FDRE) to 'dac1_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac1_slice0_irq_en_reg[0]' (FDRE) to 'dac1_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac0_slice3_irq_en_reg[0]' (FDRE) to 'dac0_slice3_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac0_slice2_irq_en_reg[0]' (FDRE) to 'dac0_slice2_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac0_slice1_irq_en_reg[0]' (FDRE) to 'dac0_slice1_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'dac0_slice0_irq_en_reg[0]' (FDRE) to 'dac0_slice0_irq_en_reg[1]'
INFO: [Synth 8-3886] merging instance 'adc3_slice3_irq_en_reg[1]' (FDRE) to 'adc3_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc3_slice2_irq_en_reg[1]' (FDRE) to 'adc3_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc3_slice1_irq_en_reg[1]' (FDRE) to 'adc3_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc3_slice0_irq_en_reg[1]' (FDRE) to 'adc3_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc2_slice3_irq_en_reg[1]' (FDRE) to 'adc2_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc2_slice2_irq_en_reg[1]' (FDRE) to 'adc2_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc2_slice1_irq_en_reg[1]' (FDRE) to 'adc2_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc2_slice0_irq_en_reg[1]' (FDRE) to 'adc2_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc1_slice3_irq_en_reg[1]' (FDRE) to 'adc1_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc1_slice2_irq_en_reg[1]' (FDRE) to 'adc1_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc1_slice1_irq_en_reg[1]' (FDRE) to 'adc1_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc1_slice0_irq_en_reg[1]' (FDRE) to 'adc1_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc0_slice3_irq_en_reg[1]' (FDRE) to 'adc0_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc0_slice2_irq_en_reg[1]' (FDRE) to 'adc0_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc0_slice1_irq_en_reg[1]' (FDRE) to 'adc0_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc0_slice0_irq_en_reg[1]' (FDRE) to 'adc0_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac1_fifo_disable_reg[1]' (FDRE) to 'dac1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac1_slice3_irq_en_reg[1]' (FDRE) to 'dac1_slice3_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac1_slice2_irq_en_reg[1]' (FDRE) to 'dac1_slice2_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac1_slice1_irq_en_reg[1]' (FDRE) to 'dac1_slice1_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac1_slice0_irq_en_reg[1]' (FDRE) to 'dac1_slice0_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac0_fifo_disable_reg[1]' (FDRE) to 'dac0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac0_slice3_irq_en_reg[1]' (FDRE) to 'dac0_slice3_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac0_slice2_irq_en_reg[1]' (FDRE) to 'dac0_slice2_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac0_slice1_irq_en_reg[1]' (FDRE) to 'dac0_slice1_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac0_slice0_irq_en_reg[1]' (FDRE) to 'dac0_slice0_irq_en_reg[2]'
INFO: [Synth 8-3886] merging instance 'adc3_fifo_disable_reg[2]' (FDRE) to 'adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc2_fifo_disable_reg[2]' (FDRE) to 'adc2_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc1_fifo_disable_reg[2]' (FDRE) to 'adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc0_fifo_disable_reg[2]' (FDRE) to 'adc0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac1_fifo_disable_reg[2]' (FDRE) to 'dac1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac1_slice3_irq_en_reg[2]' (FDRE) to 'dac1_slice3_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac1_slice2_irq_en_reg[2]' (FDRE) to 'dac1_slice2_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac1_slice1_irq_en_reg[2]' (FDRE) to 'dac1_slice1_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac1_slice0_irq_en_reg[2]' (FDRE) to 'dac1_slice0_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac0_fifo_disable_reg[2]' (FDRE) to 'dac0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac0_slice3_irq_en_reg[2]' (FDRE) to 'dac0_slice3_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac0_slice2_irq_en_reg[2]' (FDRE) to 'dac0_slice2_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac0_slice1_irq_en_reg[2]' (FDRE) to 'dac0_slice1_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac0_slice0_irq_en_reg[2]' (FDRE) to 'dac0_slice0_irq_en_reg[3]'
INFO: [Synth 8-3886] merging instance 'adc3_fifo_disable_reg[3]' (FDRE) to 'adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc2_fifo_disable_reg[3]' (FDRE) to 'adc2_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc1_fifo_disable_reg[3]' (FDRE) to 'adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc0_fifo_disable_reg[3]' (FDRE) to 'adc0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac1_fifo_disable_reg[3]' (FDRE) to 'dac1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac1_slice3_irq_en_reg[3]' (FDRE) to 'dac1_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac1_slice2_irq_en_reg[3]' (FDRE) to 'dac1_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac1_slice1_irq_en_reg[3]' (FDRE) to 'dac1_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac1_slice0_irq_en_reg[3]' (FDRE) to 'dac1_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac0_fifo_disable_reg[3]' (FDRE) to 'dac0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac0_slice3_irq_en_reg[3]' (FDRE) to 'dac0_slice3_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac0_slice2_irq_en_reg[3]' (FDRE) to 'dac0_slice2_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac0_slice1_irq_en_reg[3]' (FDRE) to 'dac0_slice1_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac0_slice0_irq_en_reg[3]' (FDRE) to 'dac0_slice0_irq_en_reg[4]'
INFO: [Synth 8-3886] merging instance 'adc3_fifo_disable_reg[4]' (FDRE) to 'adc3_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc3_slice3_irq_en_reg[4]' (FDRE) to 'adc3_slice3_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc3_slice2_irq_en_reg[4]' (FDRE) to 'adc3_slice2_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc3_slice1_irq_en_reg[4]' (FDRE) to 'adc3_slice1_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc3_slice0_irq_en_reg[4]' (FDRE) to 'adc3_slice0_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc2_fifo_disable_reg[4]' (FDRE) to 'adc2_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc2_slice3_irq_en_reg[4]' (FDRE) to 'adc2_slice3_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc2_slice2_irq_en_reg[4]' (FDRE) to 'adc2_slice2_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc2_slice1_irq_en_reg[4]' (FDRE) to 'adc2_slice1_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc2_slice0_irq_en_reg[4]' (FDRE) to 'adc2_slice0_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc1_fifo_disable_reg[4]' (FDRE) to 'adc1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc1_slice3_irq_en_reg[4]' (FDRE) to 'adc1_slice3_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc1_slice2_irq_en_reg[4]' (FDRE) to 'adc1_slice2_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc1_slice1_irq_en_reg[4]' (FDRE) to 'adc1_slice1_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc1_slice0_irq_en_reg[4]' (FDRE) to 'adc1_slice0_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc0_fifo_disable_reg[4]' (FDRE) to 'adc0_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'adc0_slice3_irq_en_reg[4]' (FDRE) to 'adc0_slice3_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc0_slice2_irq_en_reg[4]' (FDRE) to 'adc0_slice2_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc0_slice1_irq_en_reg[4]' (FDRE) to 'adc0_slice1_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'adc0_slice0_irq_en_reg[4]' (FDRE) to 'adc0_slice0_irq_en_reg[5]'
INFO: [Synth 8-3886] merging instance 'dac1_fifo_disable_reg[4]' (FDRE) to 'dac1_fifo_disable_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac1_slice3_irq_en_reg[4]' (FDRE) to 'dac1_slice3_irq_en_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc3_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc3_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc3_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc3_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc2_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc2_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc2_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc2_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc3_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc2_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/\subdrp_index_adc0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cal_const_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clocks_ok_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/\data_stop_adc0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/\subdrp_addr_adc0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rts_drp_access_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rts_drp_access_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rts_drp_access_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/\restart_fg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/\restart_fg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/\mem_data_adc0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/\signal_lost_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_summer_design_usp_rf_data_converter_0_0_powerup_state_irq/dac0_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_summer_design_usp_rf_data_converter_0_0_powerup_state_irq/adc1_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_summer_design_usp_rf_data_converter_0_0_powerup_state_irq/adc2_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_summer_design_usp_rf_data_converter_0_0_powerup_state_irq/adc3_powerup_state_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_axi_lite_ipif/\I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/\ram/data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/\por_timer_start_val_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/\cal_enables_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/\mu_adc0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/\subdrp_addr_adc0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/\signal_lost_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/\drpaddr_por_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/\adc0_drpaddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/\drpaddr_por_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/\drpaddr_por_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/\por_timer_start_val_reg[13] )
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1934]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1935]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19473]
INFO: [Synth 8-6904] The RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=23) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44093]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44088]
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_end_vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_start_vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19473]
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1934]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1935]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:12161]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1934]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1935]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19473]
INFO: [Synth 8-6904] The RAM "axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=23) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44093]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44088]
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_end_vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_start_vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19473]
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1934]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1935]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:12161]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-6904] The RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=23) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-6904] The RAM "axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=23) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_1/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_1/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps8_0_axi_periph/\m02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake /\src_hsdata_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps8_0_axi_periph/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake /\src_hsdata_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps8_0_axi_periph/\m02_couplers/auto_cc /inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake /\src_hsdata_ff_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps8_0_axi_periph/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake /\src_hsdata_ff_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_1/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[133] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__1.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:03:00 . Memory (MB): peak = 3687.586 ; gain = 1878.938
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:03:15 . Memory (MB): peak = 4305.227 ; gain = 2496.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:03:39 . Memory (MB): peak = 4562.516 ; gain = 2753.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:03:55 . Memory (MB): peak = 4562.516 ; gain = 2753.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:540]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:552]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:541]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:596]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:541]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:553]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:597]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:597]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:597]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:597]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:597]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/work/fpga/Thz/CA/prjs/summer/summer.gen/sources_1/bd/summer_design/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v:597]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:583]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/vivado2023/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:588]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:04:01 . Memory (MB): peak = 4562.516 ; gain = 2753.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:04:01 . Memory (MB): peak = 4562.516 ; gain = 2753.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:04:02 . Memory (MB): peak = 4562.516 ; gain = 2753.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:04:02 . Memory (MB): peak = 4562.516 ; gain = 2753.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:04:03 . Memory (MB): peak = 4562.516 ; gain = 2753.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:04:03 . Memory (MB): peak = 4562.516 ; gain = 2753.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG_GT  |     2|
|2     |CARRY4   |   218|
|3     |CARRY8   |    85|
|4     |CFGLUT5  |   752|
|5     |HSADC    |     4|
|6     |HSDAC    |     2|
|7     |LUT1     |   574|
|8     |LUT2     |  2320|
|9     |LUT3     |  2727|
|10    |LUT4     |  1771|
|11    |LUT5     |  1730|
|12    |LUT6     |  5342|
|13    |MUXF7    |   198|
|14    |MUXF8    |    15|
|15    |PS8      |     1|
|16    |RAM32M16 |     6|
|17    |RAM32X1D |     2|
|18    |RAMB18E2 |     5|
|22    |RAMB36E2 |   401|
|41    |SRL16    |     3|
|42    |SRL16E   |  1360|
|43    |SRLC16E  |     8|
|44    |SRLC32E  |   119|
|45    |FDCE     |    40|
|46    |FDR      |    28|
|47    |FDRE     | 18265|
|48    |FDSE     |   435|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:04:03 . Memory (MB): peak = 4562.516 ; gain = 2753.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 945 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:03:40 . Memory (MB): peak = 4562.516 ; gain = 2753.867
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:04:04 . Memory (MB): peak = 4562.516 ; gain = 2753.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.636 . Memory (MB): peak = 4562.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: summer_design_i/ila_0 UUID: 2bf58519-ec9c-59b2-b60e-7333c7daa3b9 
INFO: [Chipscope 16-324] Core: summer_design_i/system_ila_0/inst/ila_lib UUID: 4bbe4d80-150c-5d0c-aaa3-97ad217c5593 
INFO: [Chipscope 16-324] Core: summer_design_i/system_ila_1/inst/ila_lib UUID: 07ee59d5-9646-51bd-8e7d-e483ba93053d 
INFO: [Chipscope 16-324] Core: summer_design_i/system_ila_2/inst/ila_lib UUID: a534e7aa-94c0-5031-a4ea-0038a9bb2093 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC summer_design_i/usp_rf_data_converter_0/inst/summer_design_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT summer_design_i/usp_rf_data_converter_0/inst/i_summer_design_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell summer_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4618.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 911 instances were transformed.
  (CARRY4) => CARRY8: 120 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 712 instances
  CFGLUT5 => SRLC32E: 40 instances
  FDR => FDRE: 28 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRL16 => SRL16E: 3 instances

Synth Design complete | Checksum: 85c0824a
INFO: [Common 17-83] Releasing license: Synthesis
998 Infos, 664 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:04:28 . Memory (MB): peak = 4618.625 ; gain = 3913.035
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4618.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/work/fpga/Thz/CA/prjs/summer/summer.runs/synth_1/summer_design_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4618.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file summer_design_wrapper_utilization_synth.rpt -pb summer_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 20:59:00 2024...
