# CPRE281
A compilation of assignments/projects for Iowa State University's CprE 281 course with Dr. Stoytchev

## Notes: 
* All code is written/run on the Quartus Prime environment
* All *.v code is Verilog HDL
* All code is written for the same FPGA as referenced in the manual(s)

