

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3'
================================================================
* Date:           Tue Sep  6 19:46:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.469 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_271_3  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.97>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%hwReg_layerEnable_load_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %hwReg_layerEnable_load_cast"   --->   Operation 10 'read' 'hwReg_layerEnable_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tobool83_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool83_not"   --->   Operation 11 'read' 'tobool83_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%and_ln285_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln285"   --->   Operation 12 'read' 'and_ln285_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add75_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add75"   --->   Operation 13 'read' 'add75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layerStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layerStartX"   --->   Operation 14 'read' 'layerStartX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bkgpix_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bkgpix_val_V"   --->   Operation 15 'read' 'bkgpix_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bkgpix_val_V_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bkgpix_val_V_1"   --->   Operation 16 'read' 'bkgpix_val_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bkgpix_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bkgpix_val_V_2"   --->   Operation 17 'read' 'bkgpix_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln301_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln301"   --->   Operation 18 'read' 'zext_ln301_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%width_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %width"   --->   Operation 19 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln301_cast = zext i9 %zext_ln301_read"   --->   Operation 20 'zext' 'zext_ln301_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1x, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %srcLayer1Alphax, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %x"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_11 = load i10 %x" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 27 'load' 'x_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i10 %x_11" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 28 'zext' 'zext_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln271_1 = zext i10 %x_11" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 29 'zext' 'zext_ln271_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%icmp_ln271 = icmp_eq  i10 %x_11, i10 %width_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 30 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.12ns)   --->   "%x_12 = add i10 %x_11, i10 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 31 'add' 'x_12' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %for.body55.split, void %for.inc151.loopexit.exitStub" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 32 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln275 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_38" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:275]   --->   Operation 33 'specpipeline' 'specpipeline_ln275' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:241]   --->   Operation 34 'specloopname' 'specloopname_ln241' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%br_ln277 = br i1 %hwReg_layerEnable_load_cast_read, void %for.body.i, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:277]   --->   Operation 35 'br' 'br_ln277' <Predicate = (!icmp_ln271)> <Delay = 1.61>
ST_1 : Operation 36 [1/1] (2.38ns)   --->   "%icmp_ln286 = icmp_ult  i16 %zext_ln271, i16 %layerStartX_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:286]   --->   Operation 36 'icmp' 'icmp_ln286' <Predicate = (!icmp_ln271)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln285)   --->   "%xor_ln286 = xor i1 %icmp_ln286, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:286]   --->   Operation 37 'xor' 'xor_ln286' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.38ns)   --->   "%icmp_ln287 = icmp_ult  i17 %zext_ln271_1, i17 %add75_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:287]   --->   Operation 38 'icmp' 'icmp_ln287' <Predicate = (!icmp_ln271)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln285)   --->   "%and_ln285_2 = and i1 %and_ln285_read, i1 %icmp_ln287" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 39 'and' 'and_ln285_2' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln285)   --->   "%and_ln285_1 = and i1 %and_ln285_2, i1 %xor_ln286" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 40 'and' 'and_ln285_1' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln285)   --->   "%xor_ln285 = xor i1 %and_ln285_1, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 41 'xor' 'xor_ln285' <Predicate = (!icmp_ln271)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln285 = or i1 %tobool83_not_read, i1 %xor_ln285" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 42 'or' 'or_ln285' <Predicate = (!icmp_ln271)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%br_ln285 = br i1 %or_ln285, void %if.then84, void %for.body90" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 43 'br' 'br_ln285' <Predicate = (!icmp_ln271)> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln271 = store i10 %x_12, i10 %x" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 44 'store' 'store_ln271' <Predicate = (!icmp_ln271)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 45 [1/1] (3.90ns)   --->   "%outLayer0_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %outLayer0" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'outLayer0_read' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %outLayer0_read" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %outLayer0_read, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'trunc_ln145_5' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %outLayer0_read, i32 16, i32 23" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'trunc_ln145_6' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.61ns)   --->   "%br_ln278 = br void %for.body.i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:278]   --->   Operation 49 'br' 'br_ln278' <Predicate = (!icmp_ln271 & hwReg_layerEnable_load_cast_read)> <Delay = 1.61>
ST_2 : Operation 50 [1/1] (3.90ns)   --->   "%srcLayer1x_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcLayer1x" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'read' 'srcLayer1x_read' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = trunc i24 %srcLayer1x_read" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'trunc' 'trunc_ln145_1' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcLayer1x_read, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_8' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcLayer1x_read, i32 16, i32 23" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'trunc_ln145_9' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.67ns)   --->   "%srcLayer1Alphax_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %srcLayer1Alphax" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'srcLayer1Alphax_read' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 3.67> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln295 = store i8 %trunc_ln145_9, i8 %p_0_2_0_0_026_out" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:295]   --->   Operation 55 'store' 'store_ln295' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln295 = store i8 %trunc_ln145_8, i8 %p_0_1_0_0_024_out" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:295]   --->   Operation 56 'store' 'store_ln295' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln295 = store i8 %trunc_ln145_1, i8 %p_0_0_0_0_022_out" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:295]   --->   Operation 57 'store' 'store_ln295' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.61ns)   --->   "%br_ln295 = br void %for.body90" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:295]   --->   Operation 58 'br' 'br_ln295' <Predicate = (!icmp_ln271 & !or_ln285)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 8.46>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_6 = phi i8 %trunc_ln145_6, void %if.then, i8 %bkgpix_val_V_2_read, void %for.body55.split" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'phi' 'rhs_6' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_3 = phi i8 %trunc_ln145_5, void %if.then, i8 %bkgpix_val_V_1_read, void %for.body55.split" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'phi' 'rhs_3' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%rhs = phi i8 %trunc_ln145, void %if.then, i8 %bkgpix_val_V_read, void %for.body55.split" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'phi' 'rhs' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty = phi i8 %srcLayer1Alphax_read, void %if.then84, i8 0, void %for.body.i" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%lhs = load i8 %p_0_0_0_0_022_out"   --->   Operation 63 'load' 'lhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_1 = load i8 %p_0_1_0_0_024_out"   --->   Operation 64 'load' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_2 = load i8 %p_0_2_0_0_026_out"   --->   Operation 65 'load' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.47ns)   --->   "%icmp_ln300 = icmp_eq  i8 %empty, i8 255" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:300]   --->   Operation 66 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i8 %empty"   --->   Operation 67 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.08ns)   --->   "%ppalpha_V = select i1 %icmp_ln300, i9 256, i9 %zext_ln260"   --->   Operation 68 'select' 'ppalpha_V' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln301_1 = zext i9 %ppalpha_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:301]   --->   Operation 69 'zext' 'zext_ln301_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (4.46ns)   --->   "%mul_ln301 = mul i17 %zext_ln301_cast, i17 %zext_ln301_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:301]   --->   Operation 70 'mul' 'mul_ln301' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %lhs"   --->   Operation 71 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i8 %rhs"   --->   Operation 72 'zext' 'zext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.11ns)   --->   "%ret_V_6 = sub i9 %zext_ln232, i9 %zext_ln232_1"   --->   Operation 73 'sub' 'ret_V_6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %mul_ln301, i32 8, i32 16"   --->   Operation 74 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i9 %tmp"   --->   Operation 75 'zext' 'zext_ln1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i9 %ret_V_6"   --->   Operation 76 'sext' 'sext_ln1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [3/3] (1.45ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln232 = mul i16 %zext_ln1540, i16 %sext_ln1540"   --->   Operation 77 'mul' 'mul_ln232' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i8 %lhs_1"   --->   Operation 78 'zext' 'zext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i8 %rhs_3"   --->   Operation 79 'zext' 'zext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.11ns)   --->   "%ret_V_7 = sub i9 %zext_ln232_2, i9 %zext_ln232_3"   --->   Operation 80 'sub' 'ret_V_7' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i9 %ret_V_7"   --->   Operation 81 'sext' 'sext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [3/3] (1.45ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln232_1 = mul i16 %zext_ln1540, i16 %sext_ln1540_1"   --->   Operation 82 'mul' 'mul_ln232_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln232_4 = zext i8 %lhs_2"   --->   Operation 83 'zext' 'zext_ln232_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln232_5 = zext i8 %rhs_6"   --->   Operation 84 'zext' 'zext_ln232_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.11ns)   --->   "%ret_V_8 = sub i9 %zext_ln232_4, i9 %zext_ln232_5"   --->   Operation 85 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i9 %ret_V_8"   --->   Operation 86 'sext' 'sext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [3/3] (1.45ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln232_2 = mul i16 %zext_ln1540, i16 %sext_ln1540_2"   --->   Operation 87 'mul' 'mul_ln232_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 88 [2/3] (1.45ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln232 = mul i16 %zext_ln1540, i16 %sext_ln1540"   --->   Operation 88 'mul' 'mul_ln232' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [2/3] (1.45ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln232_1 = mul i16 %zext_ln1540, i16 %sext_ln1540_1"   --->   Operation 89 'mul' 'mul_ln232_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [2/3] (1.45ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln232_2 = mul i16 %zext_ln1540, i16 %sext_ln1540_2"   --->   Operation 90 'mul' 'mul_ln232_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:308]   --->   Operation 91 'bitconcatenate' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln232 = mul i16 %zext_ln1540, i16 %sext_ln1540"   --->   Operation 92 'mul' 'mul_ln232' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i16 %mul_ln232, i16 %rhs_2"   --->   Operation 93 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%rhs_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs_3, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:308]   --->   Operation 94 'bitconcatenate' 'rhs_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln232_1 = mul i16 %zext_ln1540, i16 %sext_ln1540_1"   --->   Operation 95 'mul' 'mul_ln232_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_3 = add i16 %mul_ln232_1, i16 %rhs_5"   --->   Operation 96 'add' 'ret_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs_6, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:308]   --->   Operation 97 'bitconcatenate' 'rhs_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln232_2 = mul i16 %zext_ln1540, i16 %sext_ln1540_2"   --->   Operation 98 'mul' 'mul_ln232_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i16 %mul_ln232_2, i16 %rhs_8"   --->   Operation 99 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln271)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.00>
ST_6 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i16 %mul_ln232, i16 %rhs_2"   --->   Operation 100 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V, i32 8, i32 15"   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_3 = add i16 %mul_ln232_1, i16 %rhs_5"   --->   Operation 102 'add' 'ret_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V_3, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i16 %mul_ln232_2, i16 %rhs_8"   --->   Operation 104 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V_5, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %trunc_ln2, i8 %tmp_1, i8 %trunc_ln1" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (3.90ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outLayer1, i24 %p_0" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln271 = br void %for.body55" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271]   --->   Operation 108 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 4.97ns
The critical path consists of the following:
	'alloca' operation ('x') [18]  (0 ns)
	'load' operation ('x', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271) on local variable 'x' [37]  (0 ns)
	'icmp' operation ('icmp_ln287', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:287) [59]  (2.38 ns)
	'and' operation ('and_ln285_2', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285) [60]  (0 ns)
	'and' operation ('and_ln285_1', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285) [61]  (0 ns)
	'xor' operation ('xor_ln285', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285) [62]  (0 ns)
	'or' operation ('or_ln285', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285) [63]  (0.978 ns)
	multiplexor before 'phi' operation ('empty', /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('srcLayer1Alphax_read', /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [76]  (1.61 ns)

 <State 2>: 3.91ns
The critical path consists of the following:
	fifo read operation ('srcLayer1x_read', /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'srcLayer1x' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [66]  (3.91 ns)

 <State 3>: 8.47ns
The critical path consists of the following:
	'phi' operation ('empty', /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('srcLayer1Alphax_read', /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [76]  (0 ns)
	'icmp' operation ('icmp_ln300', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:300) [80]  (1.48 ns)
	'select' operation ('ppalpha.V') [82]  (1.08 ns)
	'mul' operation ('mul_ln301', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:301) [84]  (4.46 ns)
	'mul' operation of DSP[93] ('mul_ln232') [92]  (1.45 ns)

 <State 4>: 1.45ns
The critical path consists of the following:
	'mul' operation of DSP[93] ('mul_ln232') [92]  (1.45 ns)

 <State 5>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[93] ('ret.V') [93]  (2.1 ns)

 <State 6>: 6.01ns
The critical path consists of the following:
	'add' operation of DSP[93] ('ret.V') [93]  (2.1 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outLayer1' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [112]  (3.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
