Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Dec  2 16:58:07 2016
| Host         : TF-PYB12 running 64-bit Debian GNU/Linux 8.0 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_pound_fironly_v1_wrapper_timing_summary_routed.rpt -rpx test_pound_fironly_v1_wrapper_timing_summary_routed.rpx
| Design       : test_pound_fironly_v1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.286        0.000                      0                 7172        0.029        0.000                      0                 7172        1.845        0.000                       0                  3158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               2.744        0.000                      0                 3643        0.037        0.000                      0                 3643        2.000        0.000                       0                  1660  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.553        0.000                      0                   58        0.220        0.000                      0                   58        3.500        0.000                       0                    60  
clk_fpga_0            0.286        0.000                      0                 3036        0.029        0.000                      0                 3036        3.020        0.000                       0                  1429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             1.686        0.000                      0                  423        0.139        0.000                      0                  423  
adc_clk       clk_fpga_0          3.374        0.000                      0                   36        0.640        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  2.451        0.000                      0                   29        0.573        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               0.426        0.000                      0                  202        0.467        0.000                      0                  202  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.152ns (24.075%)  route 3.633ns (75.925%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.667     4.828    test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X34Y34         FDRE                                         r  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.346 f  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=22, routed)          2.051     7.397    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_en_i
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.150     7.547 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4/O
                         net (fo=1, routed)           0.320     7.867    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.332     8.199 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2/O
                         net (fo=8, routed)           0.868     9.067    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.152     9.219 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[2]_i_1/O
                         net (fo=2, routed)           0.394     9.613    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_next[2]
    SLICE_X7Y34          FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.500    12.412    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_clk_i
    SLICE_X7Y34          FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s_reg[2]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)       -0.283    12.357    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s_reg[2]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.152ns (24.222%)  route 3.604ns (75.778%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.667     4.828    test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X34Y34         FDRE                                         r  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.346 f  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=22, routed)          2.051     7.397    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_en_i
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.150     7.547 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4/O
                         net (fo=1, routed)           0.320     7.867    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.332     8.199 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2/O
                         net (fo=8, routed)           0.868     9.067    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.152     9.219 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[2]_i_1/O
                         net (fo=2, routed)           0.365     9.584    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_next[2]
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.500    12.412    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_clk_i
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[2]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X6Y34          FDSE (Setup_fdse_C_D)       -0.247    12.393    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[2]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.124ns (22.719%)  route 3.823ns (77.281%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.667     4.828    test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X34Y34         FDRE                                         r  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.346 f  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=22, routed)          2.051     7.397    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_en_i
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.150     7.547 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4/O
                         net (fo=1, routed)           0.320     7.867    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.332     8.199 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2/O
                         net (fo=8, routed)           0.868     9.067    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I0_O)        0.124     9.191 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[1]_i_1/O
                         net (fo=2, routed)           0.584     9.776    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_next[1]
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.500    12.412    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_clk_i
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[1]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X6Y34          FDSE (Setup_fdse_C_D)       -0.043    12.597    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[1]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.828ns (16.520%)  route 4.184ns (83.480%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.664     4.825    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/data_clk_i
    SLICE_X15Y19         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     5.281 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/data_en_o_reg/Q
                         net (fo=15, routed)          1.189     6.470    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/p_26_out
    SLICE_X14Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.594 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/data_out_s[30]_i_5/O
                         net (fo=15, routed)          1.594     8.188    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_en_o_reg_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.312 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/data_out_s[24]_i_4/O
                         net (fo=1, routed)           1.401     9.713    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[24]_2
    SLICE_X24Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.837 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s[24]_i_1/O
                         net (fo=1, routed)           0.000     9.837    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst_n_27
    SLICE_X24Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.478    12.390    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X24Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[24]/C
                         clock pessimism              0.263    12.654    
                         clock uncertainty           -0.035    12.618    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)        0.081    12.699    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[24]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.124ns (25.978%)  route 3.203ns (74.022%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.667     4.828    test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X34Y34         FDRE                                         r  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.346 f  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=22, routed)          2.051     7.397    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_en_i
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.150     7.547 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4/O
                         net (fo=1, routed)           0.320     7.867    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.332     8.199 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2/O
                         net (fo=8, routed)           0.317     8.516    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.640 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_1/O
                         net (fo=8, routed)           0.514     9.155    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_next[7]
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.500    12.412    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_clk_i
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[0]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    12.116    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.124ns (25.978%)  route 3.203ns (74.022%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.667     4.828    test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X34Y34         FDRE                                         r  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.346 f  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=22, routed)          2.051     7.397    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_en_i
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.150     7.547 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4/O
                         net (fo=1, routed)           0.320     7.867    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.332     8.199 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2/O
                         net (fo=8, routed)           0.317     8.516    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.640 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_1/O
                         net (fo=8, routed)           0.514     9.155    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_next[7]
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.500    12.412    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_clk_i
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[1]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    12.116    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[1]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.124ns (25.978%)  route 3.203ns (74.022%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.667     4.828    test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X34Y34         FDRE                                         r  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.346 f  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=22, routed)          2.051     7.397    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_en_i
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.150     7.547 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4/O
                         net (fo=1, routed)           0.320     7.867    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.332     8.199 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2/O
                         net (fo=8, routed)           0.317     8.516    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.640 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_1/O
                         net (fo=8, routed)           0.514     9.155    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_next[7]
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.500    12.412    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_clk_i
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[2]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    12.116    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[2]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.124ns (25.978%)  route 3.203ns (74.022%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.667     4.828    test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X34Y34         FDRE                                         r  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.346 f  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=22, routed)          2.051     7.397    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_en_i
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.150     7.547 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4/O
                         net (fo=1, routed)           0.320     7.867    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.332     8.199 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2/O
                         net (fo=8, routed)           0.317     8.516    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.640 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_1/O
                         net (fo=8, routed)           0.514     9.155    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_next[7]
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.500    12.412    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_clk_i
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[3]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    12.116    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[3]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.124ns (25.978%)  route 3.203ns (74.022%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.667     4.828    test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X34Y34         FDRE                                         r  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.346 f  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=22, routed)          2.051     7.397    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_en_i
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.150     7.547 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4/O
                         net (fo=1, routed)           0.320     7.867    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.332     8.199 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2/O
                         net (fo=8, routed)           0.317     8.516    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.640 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_1/O
                         net (fo=8, routed)           0.514     9.155    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_next[7]
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.500    12.412    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_clk_i
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[4]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    12.116    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.124ns (25.978%)  route 3.203ns (74.022%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.667     4.828    test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X34Y34         FDRE                                         r  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.346 f  test_pound_fironly_v1_i/add_const_0/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=22, routed)          2.051     7.397    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_en_i
    SLICE_X7Y34          LUT5 (Prop_lut5_I2_O)        0.150     7.547 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4/O
                         net (fo=1, routed)           0.320     7.867    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_4_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.332     8.199 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2/O
                         net (fo=8, routed)           0.317     8.516    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_2_n_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I0_O)        0.124     8.640 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_s[7]_i_1/O
                         net (fo=8, routed)           0.514     9.155    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val_next[7]
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.500    12.412    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/data_clk_i
    SLICE_X6Y34          FDSE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[5]/C
                         clock pessimism              0.263    12.676    
                         clock uncertainty           -0.035    12.640    
    SLICE_X6Y34          FDSE (Setup_fdse_C_S)       -0.524    12.116    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/cpt_ram/cpt_val2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  2.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.562     1.617    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X29Y42         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[0]/Q
                         net (fo=1, routed)           0.056     1.814    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/DIA0
    SLICE_X28Y42         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.830     1.976    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/WCLK
    SLICE_X28Y42         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.346     1.630    
    SLICE_X28Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.777    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.563     1.618    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X29Y43         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[12]/Q
                         net (fo=1, routed)           0.056     1.815    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/DIA0
    SLICE_X28Y43         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.831     1.977    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/WCLK
    SLICE_X28Y43         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMA/CLK
                         clock pessimism             -0.346     1.631    
    SLICE_X28Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.778    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.231ns (58.820%)  route 0.162ns (41.180%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.547     1.602    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_clk_i
    SLICE_X21Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[27]/Q
                         net (fo=1, routed)           0.111     1.855    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/p_18_out[27]
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.900 f  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s[27]_i_2/O
                         net (fo=1, routed)           0.050     1.950    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[27]_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.995 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s[27]_i_1/O
                         net (fo=1, routed)           0.000     1.995    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst_n_24
    SLICE_X23Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.812     1.958    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X23Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[27]/C
                         clock pessimism             -0.095     1.863    
    SLICE_X23Y25         FDRE (Hold_fdre_C_D)         0.092     1.955    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/process2_en_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_en_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.895%)  route 0.252ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.550     1.605    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_clk_i
    SLICE_X23Y28         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/process2_en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/process2_en_s_reg/Q
                         net (fo=1, routed)           0.252     1.998    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/process2_en_s
    SLICE_X15Y28         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_en_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.819     1.965    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X15Y28         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_en_s_reg/C
                         clock pessimism             -0.095     1.870    
    SLICE_X15Y28         FDRE (Hold_fdre_C_D)         0.075     1.945    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_en_s_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.559     1.614    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X8Y31          FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.778 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][7]/Q
                         net (fo=1, routed)           0.110     1.888    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg_n_0_[0][7]
    SLICE_X8Y30          SRL16E                                       r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.824     1.970    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X8Y30          SRL16E                                       r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][7]_srl8/CLK
                         clock pessimism             -0.343     1.627    
    SLICE_X8Y30          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.810    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][7]_srl8
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/result_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.789%)  route 0.219ns (57.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.550     1.605    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X16Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/result_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.164     1.769 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/result_s_reg[18]/Q
                         net (fo=1, routed)           0.219     1.988    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/result_s[18]
    SLICE_X22Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.812     1.958    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_clk_i
    SLICE_X22Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[18]/C
                         clock pessimism             -0.095     1.863    
    SLICE_X22Y25         FDRE (Hold_fdre_C_D)         0.047     1.910    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/result_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.397%)  route 0.218ns (59.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.550     1.605    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X16Y24         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/result_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDRE (Prop_fdre_C_Q)         0.148     1.753 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/result_s_reg[26]/Q
                         net (fo=1, routed)           0.218     1.972    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/result_s[26]
    SLICE_X22Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.812     1.958    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_clk_i
    SLICE_X22Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[26]/C
                         clock pessimism             -0.095     1.863    
    SLICE_X22Y25         FDRE (Hold_fdre_C_D)         0.023     1.886    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.561     1.616    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X7Y33          FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.757 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][15]/Q
                         net (fo=1, routed)           0.169     1.926    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg_n_0_[0][15]
    SLICE_X8Y33          SRL16E                                       r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.827     1.973    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X8Y33          SRL16E                                       r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][15]_srl8/CLK
                         clock pessimism             -0.324     1.649    
    SLICE_X8Y33          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.832    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[0].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][15]_srl8
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/result_s_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.132%)  route 0.245ns (59.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.550     1.605    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X16Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/result_s_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.164     1.769 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/result_s_reg[17]/Q
                         net (fo=1, routed)           0.245     2.014    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/result_s[17]
    SLICE_X22Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.812     1.958    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_clk_i
    SLICE_X22Y25         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[17]/C
                         clock pessimism             -0.095     1.863    
    SLICE_X22Y25         FDRE (Hold_fdre_C_D)         0.047     1.910    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/data_out_s_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][1]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.735%)  route 0.322ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.550     1.605    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X20Y21         FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.769 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][1]/Q
                         net (fo=2, routed)           0.322     2.091    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][15]_0[1]
    SLICE_X30Y22         SRL16E                                       r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][1]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.818     1.964    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X30Y22         SRL16E                                       r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][1]_srl9/CLK
                         clock pessimism             -0.095     1.869    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.978    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][1]_srl9
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y6      test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y6      test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y12     test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y11     test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y9      test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y10     test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y11     test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y8      test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y7      test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y9      test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y42    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y42    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y42    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y42    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y42    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y42    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y42    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y42    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y43    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y43    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y43    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y43    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y43    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y43    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y43    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            1.250         4.000       2.750      SLICE_X28Y43    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.456ns (18.299%)  route 2.036ns (81.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.036     7.396    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.540     8.452    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.456ns (18.552%)  route 2.002ns (81.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.002     7.362    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.538     8.450    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.456ns (18.587%)  route 1.997ns (81.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.997     7.357    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.538     8.450    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.456ns (18.920%)  route 1.954ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.954     7.314    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.544     8.456    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.456ns (19.373%)  route 1.898ns (80.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.898     7.258    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.535     8.447    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y69         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_11/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.944    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.456ns (19.375%)  route 1.898ns (80.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.898     7.258    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.540     8.452    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.456ns (19.462%)  route 1.887ns (80.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.887     7.247    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.535     8.447    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.456ns (19.699%)  route 1.859ns (80.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.859     7.219    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.535     8.447    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.711%)  route 1.857ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.857     7.218    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.539     8.451    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y66         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.456ns (19.901%)  route 1.835ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.702     4.863    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.743     4.904    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.835     7.195    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.509     8.421    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          1.540     8.452    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y63         ODDR                                         f  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_9/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.949    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  0.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.615%)  route 0.578ns (80.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.590     1.645    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.578     2.364    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.847     1.993    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y70         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_10/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.144    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.209ns (31.795%)  route 0.448ns (68.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.563     1.618    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X32Y46         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     1.782 f  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[9]/Q
                         net (fo=1, routed)           0.448     2.231    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s[9]
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.276 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.276    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[9]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.858     2.004    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X36Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[9]/C
                         clock pessimism             -0.090     1.914    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.092     2.006    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.544%)  route 0.515ns (73.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.563     1.618    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X33Y46         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[10]/Q
                         net (fo=1, routed)           0.515     2.274    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s[10]
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.319 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000     2.319    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[10]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.857     2.003    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X36Y59         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[10]/C
                         clock pessimism             -0.090     1.913    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.091     2.004    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.528%)  route 0.499ns (70.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.564     1.619    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X30Y47         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.783 f  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[6]/Q
                         net (fo=1, routed)           0.499     2.282    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s[6]
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.327 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.327    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[6]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.857     2.003    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X36Y59         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[6]/C
                         clock pessimism             -0.090     1.913    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.092     2.005    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.921%)  route 0.514ns (71.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.564     1.619    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X30Y47         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.783 f  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[4]/Q
                         net (fo=1, routed)           0.514     2.297    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s[4]
    SLICE_X36Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.342 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     2.342    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[4]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.853     1.999    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X36Y64         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[4]/C
                         clock pessimism             -0.090     1.909    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.092     2.001    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.209ns (28.659%)  route 0.520ns (71.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.563     1.618    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X32Y46         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     1.782 f  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[11]/Q
                         net (fo=1, routed)           0.520     2.302    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s[11]
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.347 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000     2.347    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[11]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.857     2.003    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X36Y59         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[11]/C
                         clock pessimism             -0.090     1.913    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.092     2.005    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.209ns (28.372%)  route 0.528ns (71.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.563     1.618    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X32Y46         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     1.782 f  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[8]/Q
                         net (fo=1, routed)           0.528     2.310    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s[8]
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.355 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.355    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[8]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.858     2.004    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X36Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[8]/C
                         clock pessimism             -0.090     1.914    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.092     2.006    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.209ns (27.584%)  route 0.549ns (72.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.564     1.619    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X30Y47         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.783 f  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[7]/Q
                         net (fo=1, routed)           0.549     2.332    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s[7]
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.377 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000     2.377    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[7]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.858     2.004    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X36Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[7]/C
                         clock pessimism             -0.090     1.914    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.091     2.005    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.807%)  route 0.751ns (84.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.590     1.645    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.751     2.537    test_pound_fironly_v1_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.853     1.999    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y57         ODDR                                         r  test_pound_fironly_v1_i/ad9767_0/inst/i_dac_sel/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.150    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.396%)  route 0.609ns (76.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.551     1.606    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.564     1.619    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X31Y47         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.760 f  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s_reg[1]/Q
                         net (fo=1, routed)           0.609     2.369    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_s[1]
    SLICE_X38Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.414 r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[1]_i_1/O
                         net (fo=1, routed)           0.000     2.414    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a[1]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.817     1.963    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=58, routed)          0.848     1.994    test_pound_fironly_v1_i/ad9767_0/inst/dac_clk_i
    SLICE_X38Y69         FDRE                                         r  test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[1]/C
                         clock pessimism             -0.090     1.904    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     2.025    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    test_pound_fironly_v1_i/ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y91    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_b_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y69    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y69    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y69    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y69    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y64    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y64    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y69    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y59    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y59    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y69    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y69    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y69    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y64    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y64    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y64    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y64    test_pound_fironly_v1_i/ad9767_0/inst/dac_dat_a_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.419ns (6.144%)  route 6.400ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.400     9.793    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_reset
    SLICE_X15Y37         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.497    10.689    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X15Y37         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[18]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.601    10.079    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[18]
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.419ns (6.144%)  route 6.400ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.400     9.793    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_reset
    SLICE_X15Y37         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.497    10.689    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X15Y37         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[19]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.601    10.079    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[19]
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.419ns (6.144%)  route 6.400ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.400     9.793    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_reset
    SLICE_X15Y37         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.497    10.689    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X15Y37         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[23]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.601    10.079    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[23]
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/red_pitaya_pidhandComm/axi_araddr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 0.419ns (6.535%)  route 5.992ns (93.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         5.992     9.385    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/red_pitaya_pidhandComm/s00_axi_reset
    SLICE_X10Y44         FDSE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/red_pitaya_pidhandComm/axi_araddr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.507    10.699    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/red_pitaya_pidhandComm/s00_axi_aclk
    SLICE_X10Y44         FDSE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/red_pitaya_pidhandComm/axi_araddr_reg[4]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X10Y44         FDSE (Setup_fdse_C_S)       -0.696     9.994    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/red_pitaya_pidhandComm/axi_araddr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.994    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.419ns (6.543%)  route 5.984ns (93.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         5.984     9.377    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_reset
    SLICE_X14Y39         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.499    10.691    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[21]/C
                         clock pessimism              0.116    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X14Y39         FDRE (Setup_fdre_C_R)       -0.601    10.081    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[21]
  -------------------------------------------------------------------
                         required time                         10.081    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.419ns (6.543%)  route 5.984ns (93.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         5.984     9.377    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_reset
    SLICE_X14Y39         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.499    10.691    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[22]/C
                         clock pessimism              0.116    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X14Y39         FDRE (Setup_fdre_C_R)       -0.601    10.081    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[22]
  -------------------------------------------------------------------
                         required time                         10.081    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.419ns (6.543%)  route 5.984ns (93.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         5.984     9.377    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_reset
    SLICE_X14Y39         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.499    10.691    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X14Y39         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[24]/C
                         clock pessimism              0.116    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X14Y39         FDRE (Setup_fdre_C_R)       -0.601    10.081    test_pound_fironly_v1_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[24]
  -------------------------------------------------------------------
                         required time                         10.081    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.178ns (32.849%)  route 4.452ns (67.151%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.765     3.073    test_pound_fironly_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.129     6.536    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X21Y47         LUT5 (Prop_lut5_I1_O)        0.152     6.688 f  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.690     7.377    test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/s00_axi_wvalid
    SLICE_X21Y46         LUT4 (Prop_lut4_I0_O)        0.360     7.737 r  test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[31]_i_3/O
                         net (fo=18, routed)          0.899     8.637    test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[31]_i_3_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I1_O)        0.332     8.969 r  test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[31]_i_1/O
                         net (fo=14, routed)          0.734     9.703    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/axi_awaddr_reg[3][0]
    SLICE_X23Y38         FDCE                                         r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.492    10.684    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y38         FDCE                                         r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[12]/C
                         clock pessimism              0.130    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X23Y38         FDCE (Setup_fdce_C_CE)      -0.205    10.484    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.484    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.178ns (32.849%)  route 4.452ns (67.151%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.765     3.073    test_pound_fironly_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.129     6.536    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X21Y47         LUT5 (Prop_lut5_I1_O)        0.152     6.688 f  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.690     7.377    test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/s00_axi_wvalid
    SLICE_X21Y46         LUT4 (Prop_lut4_I0_O)        0.360     7.737 r  test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[31]_i_3/O
                         net (fo=18, routed)          0.899     8.637    test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[31]_i_3_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I1_O)        0.332     8.969 r  test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[31]_i_1/O
                         net (fo=14, routed)          0.734     9.703    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/axi_awaddr_reg[3][0]
    SLICE_X23Y38         FDCE                                         r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.492    10.684    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y38         FDCE                                         r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[9]/C
                         clock pessimism              0.130    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X23Y38         FDCE (Setup_fdce_C_CE)      -0.205    10.484    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[9]
  -------------------------------------------------------------------
                         required time                         10.484    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.178ns (32.685%)  route 4.486ns (67.315%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.765     3.073    test_pound_fironly_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.129     6.536    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X21Y47         LUT5 (Prop_lut5_I1_O)        0.152     6.688 f  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.690     7.377    test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/s00_axi_wvalid
    SLICE_X21Y46         LUT4 (Prop_lut4_I0_O)        0.360     7.737 r  test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[31]_i_3/O
                         net (fo=18, routed)          0.899     8.637    test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[31]_i_3_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I1_O)        0.332     8.969 r  test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[31]_i_1/O
                         net (fo=14, routed)          0.768     9.736    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/axi_awaddr_reg[3][0]
    SLICE_X24Y40         FDCE                                         r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.493    10.685    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X24Y40         FDCE                                         r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[2]/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X24Y40         FDCE (Setup_fdce_C_CE)      -0.169    10.521    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.268%)  route 0.207ns (52.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.582     0.923    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.207     1.271    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.045     1.316 r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.316    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X3Y47          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.854     1.224    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y47          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.092     1.287    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.564     0.905    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y38          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.115     1.161    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X6Y38          SRLC32E                                      r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y38          SRLC32E                                      r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X6Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.643%)  route 0.172ns (57.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.586     0.927    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.172     1.227    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[20]
    SLICE_X3Y50          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.853     1.223    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)        -0.007     1.187    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.541%)  route 0.222ns (54.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.557     0.898    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X23Y37         FDCE                                         r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[3]/Q
                         net (fo=2, routed)           0.222     1.261    test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/Q[3]
    SLICE_X21Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.306 r  test_pound_fironly_v1_i/add_const_1/U0/add_constHandComm/readdata_s[3]_i_1/O
                         net (fo=1, routed)           0.000     1.306    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/D[3]
    SLICE_X21Y40         FDCE                                         r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.829     1.199    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y40         FDCE                                         r  test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y40         FDCE (Hold_fdce_C_D)         0.091     1.256    test_pound_fironly_v1_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.682%)  route 0.212ns (62.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.586     0.927    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.212     1.266    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X3Y50          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.853     1.223    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.022     1.216    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.566     0.907    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y44          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.116     1.164    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y43          SRLC32E                                      r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.834     1.204    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.566     0.907    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y45          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.186    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X6Y44          SRLC32E                                      r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.834     1.204    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y44          SRLC32E                                      r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.318%)  route 0.238ns (61.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.563     0.904    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y37          FDRE                                         r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.148     1.052 r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[2]/Q
                         net (fo=1, routed)           0.238     1.290    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][2]
    RAMB18_X0Y14         RAMB18E1                                     r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.874     1.244    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y14         RAMB18E1                                     r  test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.262     0.982    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.225    test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.440%)  route 0.198ns (46.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.585     0.926    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X3Y44          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.198     1.251    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[18]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.099     1.350 r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[19]_i_1/O
                         net (fo=1, routed)           0.000     1.350    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[19]
    SLICE_X3Y51          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.853     1.223    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y51          FDRE                                         r  test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091     1.285    test_pound_fironly_v1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.815%)  route 0.202ns (47.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y50         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg[8]/Q
                         net (fo=1, routed)           0.202     1.233    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_off_s_reg_n_0_[8]
    SLICE_X14Y49         LUT5 (Prop_lut5_I2_O)        0.098     1.331 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s[8]_i_1/O
                         net (fo=1, routed)           0.000     1.331    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/p_0_in[8]
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.092     1.265    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y14   test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y45   test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/addr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y45   test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/addr_reg_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X19Y45   test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X19Y45   test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y45   test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y45   test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y44   test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y45   test_pound_fironly_v1_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/handle_comm/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y38    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y41    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y38    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y44    test_pound_fironly_v1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.715ns (9.941%)  route 6.478ns (90.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         4.958     8.351    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_rst_i
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.296     8.647 r  test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt[0]_i_1/O
                         net (fo=48, routed)          1.519    10.167    test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt
    SLICE_X31Y36         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.494    12.406    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_clk_i
    SLICE_X31Y36         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[4]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.429    11.852    test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.715ns (9.941%)  route 6.478ns (90.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         4.958     8.351    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_rst_i
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.296     8.647 r  test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt[0]_i_1/O
                         net (fo=48, routed)          1.519    10.167    test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt
    SLICE_X31Y36         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.494    12.406    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_clk_i
    SLICE_X31Y36         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[5]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.429    11.852    test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.715ns (9.941%)  route 6.478ns (90.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         4.958     8.351    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_rst_i
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.296     8.647 r  test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt[0]_i_1/O
                         net (fo=48, routed)          1.519    10.167    test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt
    SLICE_X31Y36         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.494    12.406    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_clk_i
    SLICE_X31Y36         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[6]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.429    11.852    test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 0.715ns (9.941%)  route 6.478ns (90.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         4.958     8.351    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_rst_i
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.296     8.647 r  test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt[0]_i_1/O
                         net (fo=48, routed)          1.519    10.167    test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt
    SLICE_X31Y36         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.494    12.406    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_clk_i
    SLICE_X31Y36         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[7]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.429    11.852    test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[7]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.419ns (6.129%)  route 6.417ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.417     9.810    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.507    12.419    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]/C
                         clock pessimism              0.000    12.419    
                         clock uncertainty           -0.125    12.294    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.696    11.598    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.419ns (6.129%)  route 6.417ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.417     9.810    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.507    12.419    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[5]/C
                         clock pessimism              0.000    12.419    
                         clock uncertainty           -0.125    12.294    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.696    11.598    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.419ns (6.129%)  route 6.417ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.417     9.810    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.507    12.419    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[6]/C
                         clock pessimism              0.000    12.419    
                         clock uncertainty           -0.125    12.294    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.696    11.598    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.419ns (6.129%)  route 6.417ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.417     9.810    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_rst_i
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.507    12.419    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[7]/C
                         clock pessimism              0.000    12.419    
                         clock uncertainty           -0.125    12.294    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.696    11.598    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[7]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.715ns (10.095%)  route 6.367ns (89.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         4.958     8.351    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_rst_i
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.296     8.647 r  test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt[0]_i_1/O
                         net (fo=48, routed)          1.409    10.056    test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt
    SLICE_X31Y39         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.497    12.409    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_clk_i
    SLICE_X31Y39         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[16]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X31Y39         FDRE (Setup_fdre_C_R)       -0.429    11.855    test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[16]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.715ns (10.095%)  route 6.367ns (89.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         4.958     8.351    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_rst_i
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.296     8.647 r  test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt[0]_i_1/O
                         net (fo=48, routed)          1.409    10.056    test_pound_fironly_v1_i/moyenneurReal_2/U0/cpt
    SLICE_X31Y39         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.497    12.409    test_pound_fironly_v1_i/moyenneurReal_2/U0/data_clk_i
    SLICE_X31Y39         FDRE                                         r  test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[17]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X31Y39         FDRE (Setup_fdre_C_R)       -0.429    11.855    test_pound_fironly_v1_i/moyenneurReal_2/U0/accum_s_reg[17]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  1.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.290ns (19.720%)  route 1.181ns (80.280%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.567     0.908    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y48         FDSE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDSE (Prop_fdse_C_Q)         0.128     1.036 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[7]/Q
                         net (fo=2, routed)           1.181     2.216    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s[7]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.098     2.314 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/counter_s[4]_i_2/O
                         net (fo=1, routed)           0.000     2.314    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_0[3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.378 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.378    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]_i_1_n_4
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.834     1.980    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[7]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.134     2.239    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.256ns (17.382%)  route 1.217ns (82.618%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.567     0.908    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[24]/Q
                         net (fo=2, routed)           1.217     2.265    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s[24]
    SLICE_X12Y48         LUT3 (Prop_lut3_I1_O)        0.045     2.310 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/counter_s[24]_i_5/O
                         net (fo=1, routed)           0.000     2.310    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_5[0]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.380 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.380    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]_i_1_n_7
    SLICE_X12Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.835     1.981    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.134     2.240    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.292ns (19.785%)  route 1.184ns (80.215%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.563     0.904    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y44         FDSE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDSE (Prop_fdse_C_Q)         0.128     1.031 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[14]/Q
                         net (fo=2, routed)           1.184     2.215    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s[14]
    SLICE_X12Y45         LUT3 (Prop_lut3_I1_O)        0.099     2.314 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/counter_s[12]_i_3/O
                         net (fo=1, routed)           0.000     2.314    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_2[2]
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.379 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.379    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1_n_5
    SLICE_X12Y45         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.834     1.980    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y45         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[14]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.134     2.239    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.292ns (20.205%)  route 1.153ns (79.795%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.567     0.908    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y49         FDSE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDSE (Prop_fdse_C_Q)         0.128     1.036 r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[25]/Q
                         net (fo=2, routed)           1.153     2.189    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s[25]
    SLICE_X13Y48         LUT3 (Prop_lut3_I1_O)        0.099     2.288 r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/counter_s[24]_i_4/O
                         net (fo=1, routed)           0.000     2.288    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/pinc_sw_s_reg_5[1]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.353 r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.353    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[24]_i_1_n_6
    SLICE_X13Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.835     1.981    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X13Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[25]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.105     2.211    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.291ns (19.662%)  route 1.189ns (80.338%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.567     0.908    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[26]/Q
                         net (fo=2, routed)           1.189     2.225    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s[26]
    SLICE_X12Y48         LUT3 (Prop_lut3_I1_O)        0.098     2.323 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/counter_s[24]_i_3/O
                         net (fo=1, routed)           0.000     2.323    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_5[2]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.388 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.388    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]_i_1_n_5
    SLICE_X12Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.835     1.981    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.134     2.240    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.274ns (18.364%)  route 1.218ns (81.636%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.563     0.904    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y46         FDSE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.164     1.067 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[18]/Q
                         net (fo=2, routed)           1.218     2.286    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s[18]
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.331 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/counter_s[16]_i_3/O
                         net (fo=1, routed)           0.000     2.331    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_3[2]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.396 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.396    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[16]_i_1_n_5
    SLICE_X12Y46         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.834     1.980    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y46         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.134     2.239    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.252ns (17.222%)  route 1.211ns (82.778%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.564     0.905    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X17Y49         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[6]/Q
                         net (fo=2, routed)           1.211     2.257    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s[6]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.045     2.302 r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/counter_s[4]_i_3/O
                         net (fo=1, routed)           0.000     2.302    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/pinc_sw_s_reg_0[2]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.368 r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.368    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]_i_1_n_5
    SLICE_X13Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.834     1.980    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X13Y43         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[6]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.105     2.210    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.256ns (17.144%)  route 1.237ns (82.856%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.564     0.905    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[28]/Q
                         net (fo=2, routed)           1.237     2.283    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s[28]
    SLICE_X12Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.328 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/counter_s[28]_i_5/O
                         net (fo=1, routed)           0.000     2.328    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_6[0]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.398 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.398    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[28]_i_1_n_7
    SLICE_X12Y49         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.835     1.981    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[28]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.134     2.240    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.292ns (19.778%)  route 1.184ns (80.222%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.567     0.908    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y49         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[26]/Q
                         net (fo=2, routed)           1.184     2.220    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s[26]
    SLICE_X13Y48         LUT3 (Prop_lut3_I1_O)        0.098     2.318 r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/counter_s[24]_i_3/O
                         net (fo=1, routed)           0.000     2.318    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/pinc_sw_s_reg_5[2]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.384 r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.384    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[24]_i_1_n_5
    SLICE_X13Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.835     1.981    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X13Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[26]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.105     2.211    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.291ns (19.300%)  route 1.217ns (80.700%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.567     0.908    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[24]/Q
                         net (fo=2, routed)           1.217     2.265    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s[24]
    SLICE_X12Y48         LUT3 (Prop_lut3_I1_O)        0.045     2.310 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/counter_s[24]_i_5/O
                         net (fo=1, routed)           0.000     2.310    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_5[0]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.415 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.415    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]_i_1_n_6
    SLICE_X12Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.835     1.981    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.134     2.240    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.343ns (64.815%)  route 0.729ns (35.185%))
  Logic Levels:           0  
  Clock Path Skew:        -2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.673     4.834    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/WCLK
    SLICE_X28Y42         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.177 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB/O
                         net (fo=1, routed)           0.729     6.906    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[2]
    SLICE_X22Y43         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.495    10.687    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X22Y43         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[2]/C
                         clock pessimism              0.000    10.687    
                         clock uncertainty           -0.125    10.562    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)       -0.282    10.280    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[2]
  -------------------------------------------------------------------
                         required time                         10.280    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.344ns (65.196%)  route 0.717ns (34.804%))
  Logic Levels:           0  
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.674     4.835    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/WCLK
    SLICE_X28Y44         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.179 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMA/O
                         net (fo=1, routed)           0.717     6.897    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[6]
    SLICE_X24Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.495    10.687    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X24Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[6]/C
                         clock pessimism              0.000    10.687    
                         clock uncertainty           -0.125    10.562    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.220    10.342    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[6]
  -------------------------------------------------------------------
                         required time                         10.342    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 1.343ns (67.652%)  route 0.642ns (32.348%))
  Logic Levels:           0  
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.674     4.835    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/WCLK
    SLICE_X28Y44         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.178 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB/O
                         net (fo=1, routed)           0.642     6.820    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[8]
    SLICE_X26Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.499    10.691    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X26Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[8]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)       -0.282    10.284    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[8]
  -------------------------------------------------------------------
                         required time                         10.284    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 1.344ns (68.372%)  route 0.622ns (31.628%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.673     4.834    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/WCLK
    SLICE_X28Y42         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.178 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA/O
                         net (fo=1, routed)           0.622     6.800    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[0]
    SLICE_X27Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.499    10.691    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X27Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[0]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X27Y44         FDRE (Setup_fdre_C_D)       -0.251    10.315    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[0]
  -------------------------------------------------------------------
                         required time                         10.315    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 1.336ns (70.928%)  route 0.548ns (29.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.674     4.835    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/WCLK
    SLICE_X28Y44         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     6.171 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC/O
                         net (fo=1, routed)           0.548     6.719    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[10]
    SLICE_X24Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.495    10.687    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X24Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[10]/C
                         clock pessimism              0.000    10.687    
                         clock uncertainty           -0.125    10.562    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.250    10.312    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[10]
  -------------------------------------------------------------------
                         required time                         10.312    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.343ns (73.218%)  route 0.491ns (26.782%))
  Logic Levels:           0  
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.674     4.835    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/WCLK
    SLICE_X28Y43         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.178 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB/O
                         net (fo=1, routed)           0.491     6.669    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[14]
    SLICE_X26Y43         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.499    10.691    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X26Y43         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[14]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)       -0.291    10.275    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[14]
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 1.336ns (73.366%)  route 0.485ns (26.634%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.673     4.834    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/WCLK
    SLICE_X28Y42         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     6.170 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC/O
                         net (fo=1, routed)           0.485     6.655    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[4]
    SLICE_X26Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.499    10.691    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X26Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[4]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)       -0.288    10.278    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[4]
  -------------------------------------------------------------------
                         required time                         10.278    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 1.309ns (64.984%)  route 0.705ns (35.016%))
  Logic Levels:           0  
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.673     4.834    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/WCLK
    SLICE_X28Y42         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     6.143 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.705     6.848    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[1]
    SLICE_X23Y42         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.494    10.686    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[1]/C
                         clock pessimism              0.000    10.686    
                         clock uncertainty           -0.125    10.561    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)       -0.067    10.494    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[1]
  -------------------------------------------------------------------
                         required time                         10.494    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 1.317ns (64.827%)  route 0.715ns (35.173%))
  Logic Levels:           0  
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.674     4.835    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/WCLK
    SLICE_X28Y43         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     6.152 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.715     6.867    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[15]
    SLICE_X24Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.495    10.687    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X24Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[15]/C
                         clock pessimism              0.000    10.687    
                         clock uncertainty           -0.125    10.562    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.028    10.534    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[15]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 1.317ns (65.234%)  route 0.702ns (34.766%))
  Logic Levels:           0  
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.674     4.835    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/WCLK
    SLICE_X28Y44         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     6.152 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.702     6.854    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[9]
    SLICE_X24Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.495    10.687    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X24Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]/C
                         clock pessimism              0.000    10.687    
                         clock uncertainty           -0.125    10.562    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)       -0.030    10.532    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]
  -------------------------------------------------------------------
                         required time                         10.532    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  3.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.558%)  route 0.260ns (55.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.567     1.622    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[29]/Q
                         net (fo=3, routed)           0.260     2.046    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[7]
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.045     2.091 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s[7]_i_1/O
                         net (fo=1, routed)           0.000     2.091    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/p_0_in[7]
    SLICE_X10Y48         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.835     1.205    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X10Y48         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.125     1.330    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.121     1.451    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.267%)  route 0.352ns (62.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.567     1.622    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/Q
                         net (fo=3, routed)           0.352     2.138    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[4]
    SLICE_X11Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.183 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s[4]_i_1/O
                         net (fo=1, routed)           0.000     2.183    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/p_0_in[4]
    SLICE_X11Y45         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.834     1.204    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X11Y45         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.125     1.329    
    SLICE_X11Y45         FDCE (Hold_fdce_C_D)         0.092     1.421    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.031%)  route 0.355ns (62.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.567     1.622    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[28]/Q
                         net (fo=3, routed)           0.355     2.142    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[6]
    SLICE_X14Y49         LUT5 (Prop_lut5_I4_O)        0.045     2.187 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s[6]_i_1/O
                         net (fo=1, routed)           0.000     2.187    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/p_0_in[6]
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.125     1.327    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.092     1.419    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.543%)  route 0.386ns (67.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.567     1.622    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X13Y48         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[25]/Q
                         net (fo=3, routed)           0.386     2.149    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/step_scale_i[3]
    SLICE_X15Y47         LUT5 (Prop_lut5_I4_O)        0.045     2.194 r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s[3]_i_1/O
                         net (fo=1, routed)           0.000     2.194    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/p_0_in[3]
    SLICE_X15Y47         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y47         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[3]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.125     1.327    
    SLICE_X15Y47         FDCE (Hold_fdce_C_D)         0.092     1.419    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.388ns (68.151%)  route 0.181ns (31.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.562     1.617    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/WCLK
    SLICE_X28Y42         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.005 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.181     2.186    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[3]
    SLICE_X26Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.831     1.201    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X26Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.125     1.326    
    SLICE_X26Y44         FDRE (Hold_fdre_C_D)         0.070     1.396    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.595%)  route 0.403ns (68.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.567     1.622    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X13Y49         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[30]/Q
                         net (fo=3, routed)           0.403     2.166    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/step_scale_i[8]
    SLICE_X15Y47         LUT5 (Prop_lut5_I4_O)        0.045     2.211 r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s[8]_i_1/O
                         net (fo=1, routed)           0.000     2.211    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/p_0_in[8]
    SLICE_X15Y47         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y47         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[8]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.125     1.327    
    SLICE_X15Y47         FDCE (Hold_fdce_C_D)         0.092     1.419    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.832%)  route 0.428ns (67.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.567     1.622    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y49         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[30]/Q
                         net (fo=3, routed)           0.428     2.214    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[8]
    SLICE_X14Y49         LUT5 (Prop_lut5_I4_O)        0.045     2.259 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s[8]_i_1/O
                         net (fo=1, routed)           0.000     2.259    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/p_0_in[8]
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.125     1.327    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.092     1.419    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.209ns (32.253%)  route 0.439ns (67.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.567     1.622    test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X12Y47         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  test_pound_fironly_v1_i/nco_counter_0/U0/nco_inst1/counter_s_reg[23]/Q
                         net (fo=3, routed)           0.439     2.225    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.270 r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s[1]_i_1/O
                         net (fo=1, routed)           0.000     2.270    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/p_0_in[1]
    SLICE_X14Y47         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y47         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.125     1.327    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.091     1.418    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.390ns (68.420%)  route 0.180ns (31.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.562     1.617    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/WCLK
    SLICE_X28Y42         RAMD32                                       r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.007 r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC/O
                         net (fo=1, routed)           0.180     2.187    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[4]
    SLICE_X26Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.831     1.201    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X26Y44         FDRE                                         r  test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.125     1.326    
    SLICE_X26Y44         FDRE (Hold_fdre_C_D)        -0.002     1.324    test_pound_fironly_v1_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.935%)  route 0.480ns (72.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.567     1.622    test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X13Y49         FDRE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  test_pound_fironly_v1_i/nco_counter_1/U0/nco_inst1/counter_s_reg[29]/Q
                         net (fo=3, routed)           0.480     2.243    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/step_scale_i[7]
    SLICE_X15Y49         LUT5 (Prop_lut5_I4_O)        0.045     2.288 r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s[7]_i_1/O
                         net (fo=1, routed)           0.000     2.288    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/p_0_in[7]
    SLICE_X15Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[7]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.125     1.327    
    SLICE_X15Y49         FDCE (Hold_fdce_C_D)         0.092     1.419    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.869    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.580ns (9.472%)  route 5.544ns (90.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.804     9.098    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y0          FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.557    12.469    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y0          FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y0          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.580ns (9.538%)  route 5.501ns (90.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.762     9.055    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y3          FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.556    12.468    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y3          FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 0.580ns (9.615%)  route 5.452ns (90.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.713     9.006    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y4          FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.556    12.468    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y4          FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.580ns (9.779%)  route 5.351ns (90.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.612     8.905    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y5          FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.555    12.467    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y5          FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 0.580ns (9.860%)  route 5.302ns (90.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.563     8.856    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y6          FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.555    12.467    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y6          FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y6          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.580ns (10.007%)  route 5.216ns (89.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.477     8.770    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y1          FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.557    12.469    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y1          FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y1          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.580ns (10.441%)  route 4.975ns (89.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.236     8.529    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.551    12.463    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y13         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.580ns (10.533%)  route 4.926ns (89.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.187     8.480    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y14         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.551    12.463    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y14         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.580ns (10.681%)  route 4.850ns (89.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.111     8.404    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y9          FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.554    12.466    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y9          FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.125    12.341    
    ILOGIC_X0Y9          FDCE (Recov_fdce_C_CLR)     -0.795    11.546    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 0.580ns (10.731%)  route 4.825ns (89.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.739     5.169    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.086     8.379    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y15         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        1.550    12.462    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y15         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.125    12.337    
    ILOGIC_X0Y15         FDCE (Recov_fdce_C_CLR)     -0.795    11.542    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  3.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.186ns (11.710%)  route 1.402ns (88.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.640     2.491    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.854     2.000    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y43         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y43         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.186ns (11.606%)  route 1.417ns (88.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.654     2.505    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y49         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.856     2.002    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y49         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.125     2.127    
    ILOGIC_X0Y49         FDCE (Remov_fdce_C_CLR)     -0.207     1.920    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.186ns (10.739%)  route 1.546ns (89.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.784     2.635    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.854     2.000    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y42         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.186ns (10.708%)  route 1.551ns (89.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.789     2.640    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.854     2.000    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y41         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y41         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.186ns (10.333%)  route 1.614ns (89.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.852     2.703    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.854     2.000    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.186ns (10.323%)  route 1.616ns (89.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.853     2.704    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.852     1.998    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.186ns (10.304%)  route 1.619ns (89.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.857     2.708    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.854     2.000    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y39         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.186ns (10.026%)  route 1.669ns (89.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.907     2.758    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.852     1.998    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.186ns (9.621%)  route 1.747ns (90.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.985     2.836    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y34         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.852     1.998    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y34         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y34         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.596%)  route 1.752ns (90.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           0.762     1.806    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.990     2.841    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y33         FDCE                                         f  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_fironly_v1_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=1659, routed)        0.852     1.998    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y33         FDCE                                         r  test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y33         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_fironly_v1_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.925    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X11Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X11Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[10]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.577    10.110    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X11Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X11Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[11]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.577    10.110    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X11Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X11Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[12]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.577    10.110    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X11Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X11Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[13]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.577    10.110    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[13]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X11Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X11Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[9]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.577    10.110    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/setpoint_s_reg[9]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X10Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X10Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[6]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.533    10.154    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X10Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X10Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[7]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.533    10.154    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.154    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X10Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X10Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[10]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.491    10.196    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.196    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X10Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X10Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[11]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.491    10.196    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.196    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.419ns (6.245%)  route 6.291ns (93.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.666     2.974    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.419     3.393 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         6.291     9.684    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_reset
    SLICE_X10Y38         FDCE                                         f  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        1.504    10.696    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/s00_axi_aclk
    SLICE_X10Y38         FDCE                                         r  test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[4]/C
                         clock pessimism              0.116    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.491    10.196    test_pound_fironly_v1_i/red_pitaya_pid_0/U0/axi_red_pitaya_pid_inst/ki_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.196    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.244%)  route 0.257ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.257     1.288    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y51         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.834     1.204    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y51         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[24]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.120     0.821    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.244%)  route 0.257ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.257     1.288    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y51         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.834     1.204    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y51         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[26]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.120     0.821    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.244%)  route 0.257ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.257     1.288    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X12Y51         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.834     1.204    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X12Y51         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[27]/C
                         clock pessimism             -0.263     0.941    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.120     0.821    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.128ns (20.603%)  route 0.493ns (79.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.493     1.524    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X15Y49         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[29]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDCE (Remov_fdce_C_CLR)     -0.145     1.028    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.128ns (20.603%)  route 0.493ns (79.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.493     1.524    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X15Y49         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[7]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDCE (Remov_fdce_C_CLR)     -0.145     1.028    test_pound_fironly_v1_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.128ns (20.460%)  route 0.498ns (79.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.498     1.528    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X14Y49         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[28]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDCE (Remov_fdce_C_CLR)     -0.145     1.028    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.128ns (20.460%)  route 0.498ns (79.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.498     1.528    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X14Y49         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[31]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDCE (Remov_fdce_C_CLR)     -0.145     1.028    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.128ns (20.460%)  route 0.498ns (79.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.498     1.528    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X14Y49         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDCE (Remov_fdce_C_CLR)     -0.145     1.028    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.128ns (20.460%)  route 0.498ns (79.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.498     1.528    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X14Y49         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDCE (Remov_fdce_C_CLR)     -0.145     1.028    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.128ns (19.051%)  route 0.544ns (80.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.562     0.903    test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  test_pound_fironly_v1_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=741, routed)         0.544     1.574    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_reset
    SLICE_X18Y49         FDCE                                         f  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_fironly_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_fironly_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_fironly_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1429, routed)        0.832     1.202    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X18Y49         FDCE                                         r  test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[29]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDCE (Remov_fdce_C_CLR)     -0.145     1.028    test_pound_fironly_v1_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.547    





