Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Nov 20 11:26:13 2025
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     15.579        0.000                      0                  253        0.149        0.000                      0                  253        3.000        0.000                       0                   165


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       15.579        0.000                      0                  253        0.149        0.000                      0                  253        9.500        0.000                       0                   161
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.579ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.854ns (21.216%)  route 3.171ns (78.784%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 18.108 - 20.000 )
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.878    -2.242    inst_uart/clk_out1
    SLICE_X110Y41        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  inst_uart/O_WRITE_ADDR_reg[3]/Q
                         net (fo=29, routed)          1.851     0.065    inst_uart/write_addr[3]
    SLICE_X113Y44        LUT6 (Prop_lut6_I1_O)        0.124     0.189 r  inst_uart/reg_read[11]_i_3/O
                         net (fo=1, routed)           0.151     0.341    inst_uart/reg_read[11]_i_3_n_0
    SLICE_X113Y44        LUT6 (Prop_lut6_I5_O)        0.124     0.465 r  inst_uart/reg_read[11]_i_2/O
                         net (fo=2, routed)           0.597     1.062    inst_uart/reg_read[11]_i_2_n_0
    SLICE_X110Y43        LUT5 (Prop_lut5_I4_O)        0.150     1.212 r  inst_uart/reg_read[11]_i_1/O
                         net (fo=1, routed)           0.572     1.784    inst_regfile/D[11]
    SLICE_X110Y43        FDPE                                         r  inst_regfile/reg_read_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.699    18.108    inst_regfile/clk_out1
    SLICE_X110Y43        FDPE                                         r  inst_regfile/reg_read_reg[11]/C
                         clock pessimism             -0.373    17.734
                         clock uncertainty           -0.108    17.627
    SLICE_X110Y43        FDPE (Setup_fdpe_C_D)       -0.264    17.363    inst_regfile/reg_read_reg[11]
  -------------------------------------------------------------------
                         required time                         17.363
                         arrival time                          -1.784
  -------------------------------------------------------------------
                         slack                                 15.579

Slack (MET) :             15.717ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.730ns (19.105%)  route 3.091ns (80.895%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 18.108 - 20.000 )
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.877    -2.243    inst_uart/clk_out1
    SLICE_X109Y41        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y41        FDCE (Prop_fdce_C_Q)         0.456    -1.787 f  inst_uart/O_WRITE_ADDR_reg[4]/Q
                         net (fo=31, routed)          1.949     0.162    inst_uart/write_addr[4]
    SLICE_X112Y43        LUT6 (Prop_lut6_I4_O)        0.124     0.286 r  inst_uart/reg_read[10]_i_2/O
                         net (fo=1, routed)           0.666     0.953    inst_uart/reg_read[10]_i_2_n_0
    SLICE_X112Y43        LUT5 (Prop_lut5_I3_O)        0.150     1.103 r  inst_uart/reg_read[10]_i_1/O
                         net (fo=1, routed)           0.476     1.578    inst_regfile/D[10]
    SLICE_X110Y43        FDCE                                         r  inst_regfile/reg_read_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.699    18.108    inst_regfile/clk_out1
    SLICE_X110Y43        FDCE                                         r  inst_regfile/reg_read_reg[10]/C
                         clock pessimism             -0.413    17.694
                         clock uncertainty           -0.108    17.587
    SLICE_X110Y43        FDCE (Setup_fdce_C_D)       -0.291    17.296    inst_regfile/reg_read_reg[10]
  -------------------------------------------------------------------
                         required time                         17.296
                         arrival time                          -1.578
  -------------------------------------------------------------------
                         slack                                 15.717

Slack (MET) :             15.881ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.916ns (25.086%)  route 2.735ns (74.914%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.894ns = ( 18.106 - 20.000 )
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.876    -2.244    inst_uart/inst_uart_rx/clk_out1
    SLICE_X108Y40        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDCE (Prop_fdce_C_Q)         0.518    -1.726 f  inst_uart/inst_uart_rx/O_BYTE_reg[1]/Q
                         net (fo=10, routed)          0.951    -0.774    inst_uart/inst_uart_rx/rx_byte[1]
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124    -0.650 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_3/O
                         net (fo=1, routed)           0.667     0.016    inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_3_n_0
    SLICE_X109Y41        LUT6 (Prop_lut6_I5_O)        0.124     0.140 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2/O
                         net (fo=1, routed)           0.433     0.573    inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2_n_0
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.150     0.723 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_1/O
                         net (fo=6, routed)           0.684     1.408    inst_uart/p_1_in[4]
    SLICE_X110Y40        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.697    18.106    inst_uart/clk_out1
    SLICE_X110Y40        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[0]/C
                         clock pessimism             -0.413    17.692
                         clock uncertainty           -0.108    17.585
    SLICE_X110Y40        FDCE (Setup_fdce_C_D)       -0.296    17.289    inst_uart/O_WRITE_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         17.289
                         arrival time                          -1.408
  -------------------------------------------------------------------
                         slack                                 15.881

Slack (MET) :             15.916ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.828ns (20.796%)  route 3.154ns (79.204%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 18.108 - 20.000 )
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.878    -2.242    inst_uart/clk_out1
    SLICE_X110Y41        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDCE (Prop_fdce_C_Q)         0.456    -1.786 r  inst_uart/O_WRITE_ADDR_reg[3]/Q
                         net (fo=29, routed)          2.007     0.221    inst_uart/write_addr[3]
    SLICE_X113Y45        LUT6 (Prop_lut6_I3_O)        0.124     0.345 r  inst_uart/reg_read[2]_i_5/O
                         net (fo=1, routed)           0.860     1.205    inst_uart/reg_read[2]_i_5_n_0
    SLICE_X112Y45        LUT6 (Prop_lut6_I5_O)        0.124     1.329 f  inst_uart/reg_read[2]_i_3/O
                         net (fo=1, routed)           0.287     1.616    inst_uart/reg_read[2]_i_3_n_0
    SLICE_X111Y45        LUT5 (Prop_lut5_I1_O)        0.124     1.740 r  inst_uart/reg_read[2]_i_1/O
                         net (fo=1, routed)           0.000     1.740    inst_regfile/D[2]
    SLICE_X111Y45        FDPE                                         r  inst_regfile/reg_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.699    18.108    inst_regfile/clk_out1
    SLICE_X111Y45        FDPE                                         r  inst_regfile/reg_read_reg[2]/C
                         clock pessimism             -0.373    17.734
                         clock uncertainty           -0.108    17.627
    SLICE_X111Y45        FDPE (Setup_fdpe_C_D)        0.029    17.656    inst_regfile/reg_read_reg[2]
  -------------------------------------------------------------------
                         required time                         17.656
                         arrival time                          -1.740
  -------------------------------------------------------------------
                         slack                                 15.916

Slack (MET) :             15.941ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.728ns (20.209%)  route 2.874ns (79.791%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.894ns = ( 18.106 - 20.000 )
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.876    -2.244    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y40        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y40        FDCE (Prop_fdce_C_Q)         0.456    -1.788 r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/Q
                         net (fo=12, routed)          1.533    -0.255    inst_uart/inst_uart_rx/rx_byte[5]
    SLICE_X109Y41        LUT4 (Prop_lut4_I3_O)        0.124    -0.131 f  inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2/O
                         net (fo=2, routed)           0.531     0.400    inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2_n_0
    SLICE_X108Y41        LUT5 (Prop_lut5_I0_O)        0.148     0.548 r  inst_uart/inst_uart_rx/O_WRITE_DATA[13]_i_1/O
                         net (fo=6, routed)           0.811     1.359    inst_uart/p_1_in[5]
    SLICE_X110Y40        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.697    18.106    inst_uart/clk_out1
    SLICE_X110Y40        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[1]/C
                         clock pessimism             -0.413    17.692
                         clock uncertainty           -0.108    17.585
    SLICE_X110Y40        FDCE (Setup_fdce_C_D)       -0.285    17.300    inst_uart/O_WRITE_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         17.300
                         arrival time                          -1.359
  -------------------------------------------------------------------
                         slack                                 15.941

Slack (MET) :             16.016ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_ADDR_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.728ns (20.405%)  route 2.840ns (79.595%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.895ns = ( 18.105 - 20.000 )
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.876    -2.244    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y40        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y40        FDCE (Prop_fdce_C_Q)         0.456    -1.788 r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/Q
                         net (fo=12, routed)          1.533    -0.255    inst_uart/inst_uart_rx/rx_byte[5]
    SLICE_X109Y41        LUT4 (Prop_lut4_I3_O)        0.124    -0.131 f  inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2/O
                         net (fo=2, routed)           0.531     0.400    inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2_n_0
    SLICE_X108Y41        LUT5 (Prop_lut5_I0_O)        0.148     0.548 r  inst_uart/inst_uart_rx/O_WRITE_DATA[13]_i_1/O
                         net (fo=6, routed)           0.776     1.324    inst_uart/p_1_in[5]
    SLICE_X109Y41        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.696    18.105    inst_uart/clk_out1
    SLICE_X109Y41        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[5]/C
                         clock pessimism             -0.372    17.732
                         clock uncertainty           -0.108    17.625
    SLICE_X109Y41        FDCE (Setup_fdce_C_D)       -0.285    17.340    inst_uart/O_WRITE_ADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         17.340
                         arrival time                          -1.324
  -------------------------------------------------------------------
                         slack                                 16.016

Slack (MET) :             16.031ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.916ns (26.152%)  route 2.587ns (73.848%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 )
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.876    -2.244    inst_uart/inst_uart_rx/clk_out1
    SLICE_X108Y40        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDCE (Prop_fdce_C_Q)         0.518    -1.726 f  inst_uart/inst_uart_rx/O_BYTE_reg[1]/Q
                         net (fo=10, routed)          0.951    -0.774    inst_uart/inst_uart_rx/rx_byte[1]
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.124    -0.650 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_3/O
                         net (fo=1, routed)           0.667     0.016    inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_3_n_0
    SLICE_X109Y41        LUT6 (Prop_lut6_I5_O)        0.124     0.140 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2/O
                         net (fo=1, routed)           0.433     0.573    inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_2_n_0
    SLICE_X109Y41        LUT2 (Prop_lut2_I0_O)        0.150     0.723 r  inst_uart/inst_uart_rx/O_WRITE_DATA[12]_i_1/O
                         net (fo=6, routed)           0.536     1.259    inst_uart/p_1_in[4]
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.698    18.107    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[12]/C
                         clock pessimism             -0.413    17.693
                         clock uncertainty           -0.108    17.586
    SLICE_X111Y42        FDCE (Setup_fdce_C_D)       -0.296    17.290    inst_uart/O_WRITE_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                         17.290
                         arrival time                          -1.259
  -------------------------------------------------------------------
                         slack                                 16.031

Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_ADDR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.728ns (21.025%)  route 2.734ns (78.975%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 )
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.876    -2.244    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y40        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y40        FDCE (Prop_fdce_C_Q)         0.456    -1.788 r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/Q
                         net (fo=12, routed)          1.533    -0.255    inst_uart/inst_uart_rx/rx_byte[5]
    SLICE_X109Y41        LUT4 (Prop_lut4_I3_O)        0.124    -0.131 f  inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2/O
                         net (fo=2, routed)           0.531     0.400    inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2_n_0
    SLICE_X108Y41        LUT5 (Prop_lut5_I0_O)        0.148     0.548 r  inst_uart/inst_uart_rx/O_WRITE_DATA[13]_i_1/O
                         net (fo=6, routed)           0.671     1.219    inst_uart/p_1_in[5]
    SLICE_X110Y41        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.698    18.107    inst_uart/clk_out1
    SLICE_X110Y41        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[1]/C
                         clock pessimism             -0.413    17.693
                         clock uncertainty           -0.108    17.586
    SLICE_X110Y41        FDCE (Setup_fdce_C_D)       -0.285    17.301    inst_uart/O_WRITE_ADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         17.301
                         arrival time                          -1.219
  -------------------------------------------------------------------
                         slack                                 16.082

Slack (MET) :             16.095ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.728ns (21.106%)  route 2.721ns (78.894%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 18.107 - 20.000 )
    Source Clock Delay      (SCD):    -2.244ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.876    -2.244    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y40        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y40        FDCE (Prop_fdce_C_Q)         0.456    -1.788 r  inst_uart/inst_uart_rx/O_BYTE_reg[5]/Q
                         net (fo=12, routed)          1.533    -0.255    inst_uart/inst_uart_rx/rx_byte[5]
    SLICE_X109Y41        LUT4 (Prop_lut4_I3_O)        0.124    -0.131 f  inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2/O
                         net (fo=2, routed)           0.531     0.400    inst_uart/inst_uart_rx/O_WRITE_DATA[14]_i_2_n_0
    SLICE_X108Y41        LUT5 (Prop_lut5_I0_O)        0.148     0.548 r  inst_uart/inst_uart_rx/O_WRITE_DATA[13]_i_1/O
                         net (fo=6, routed)           0.658     1.206    inst_uart/p_1_in[5]
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.698    18.107    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[13]/C
                         clock pessimism             -0.413    17.693
                         clock uncertainty           -0.108    17.586
    SLICE_X111Y42        FDCE (Setup_fdce_C_D)       -0.285    17.301    inst_uart/O_WRITE_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                         17.301
                         arrival time                          -1.206
  -------------------------------------------------------------------
                         slack                                 16.095

Slack (MET) :             16.101ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.940ns (25.005%)  route 2.819ns (74.995%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 18.108 - 20.000 )
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.877    -2.243    inst_uart/clk_out1
    SLICE_X109Y41        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y41        FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  inst_uart/O_WRITE_ADDR_reg[4]/Q
                         net (fo=31, routed)          1.800     0.013    inst_uart/write_addr[4]
    SLICE_X110Y45        LUT5 (Prop_lut5_I2_O)        0.152     0.165 f  inst_uart/reg_read[15]_i_2/O
                         net (fo=3, routed)           1.019     1.185    inst_uart/reg_read[15]_i_2_n_0
    SLICE_X111Y43        LUT6 (Prop_lut6_I0_O)        0.332     1.517 r  inst_uart/reg_read[15]_i_1/O
                         net (fo=1, routed)           0.000     1.517    inst_regfile/D[15]
    SLICE_X111Y43        FDPE                                         r  inst_regfile/reg_read_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         1.699    18.108    inst_regfile/clk_out1
    SLICE_X111Y43        FDPE                                         r  inst_regfile/reg_read_reg[15]/C
                         clock pessimism             -0.413    17.694
                         clock uncertainty           -0.108    17.587
    SLICE_X111Y43        FDPE (Setup_fdpe_C_D)        0.031    17.618    inst_regfile/reg_read_reg[15]
  -------------------------------------------------------------------
                         required time                         17.618
                         arrival time                          -1.517
  -------------------------------------------------------------------
                         slack                                 16.101





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.639    -0.488    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/O_WRITE_DATA_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.246    inst_regfile/reg_16_bits_reg[15]_2[12]
    SLICE_X112Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.910    -0.254    inst_regfile/clk_out1
    SLICE_X112Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[12]/C
                         clock pessimism             -0.218    -0.472
    SLICE_X112Y42        FDCE (Hold_fdce_C_D)         0.076    -0.396    inst_regfile/reg_16_bits_reg[12]
  -------------------------------------------------------------------
                         required time                          0.396
                         arrival time                          -0.246
  -------------------------------------------------------------------
                         slack                                  0.149

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.639    -0.488    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/O_WRITE_DATA_reg[14]/Q
                         net (fo=1, routed)           0.100    -0.246    inst_regfile/reg_16_bits_reg[15]_2[14]
    SLICE_X113Y43        FDCE                                         r  inst_regfile/reg_16_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.911    -0.253    inst_regfile/clk_out1
    SLICE_X113Y43        FDCE                                         r  inst_regfile/reg_16_bits_reg[14]/C
                         clock pessimism             -0.218    -0.471
    SLICE_X113Y43        FDCE (Hold_fdce_C_D)         0.066    -0.405    inst_regfile/reg_16_bits_reg[14]
  -------------------------------------------------------------------
                         required time                          0.405
                         arrival time                          -0.246
  -------------------------------------------------------------------
                         slack                                  0.158

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.639    -0.488    inst_uart/clk_out1
    SLICE_X111Y42        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  inst_uart/O_WRITE_DATA_reg[13]/Q
                         net (fo=1, routed)           0.102    -0.245    inst_regfile/reg_16_bits_reg[15]_2[13]
    SLICE_X112Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.910    -0.254    inst_regfile/clk_out1
    SLICE_X112Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[13]/C
                         clock pessimism             -0.218    -0.472
    SLICE_X112Y42        FDCE (Hold_fdce_C_D)         0.063    -0.409    inst_regfile/reg_16_bits_reg[13]
  -------------------------------------------------------------------
                         required time                          0.409
                         arrival time                          -0.245
  -------------------------------------------------------------------
                         slack                                  0.164

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.638    -0.489    inst_uart/clk_out1
    SLICE_X108Y42        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  inst_uart/O_WRITE_DATA_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.212    inst_regfile/reg_16_bits_reg[15]_2[8]
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.910    -0.254    inst_regfile/clk_out1
    SLICE_X110Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[8]/C
                         clock pessimism             -0.196    -0.450
    SLICE_X110Y42        FDCE (Hold_fdce_C_D)         0.071    -0.379    inst_regfile/reg_16_bits_reg[8]
  -------------------------------------------------------------------
                         required time                          0.379
                         arrival time                          -0.212
  -------------------------------------------------------------------
                         slack                                  0.167

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/oversample_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.637    -0.490    inst_uart/inst_uart_rx/clk_out1
    SLICE_X106Y39        FDCE                                         r  inst_uart/inst_uart_rx/oversample_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  inst_uart/inst_uart_rx/oversample_counter_reg[0]/Q
                         net (fo=10, routed)          0.095    -0.254    inst_uart/inst_uart_rx/oversample_counter_reg_n_0_[0]
    SLICE_X107Y39        LUT6 (Prop_lut6_I4_O)        0.045    -0.209 r  inst_uart/inst_uart_rx/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    inst_uart/inst_uart_rx/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X107Y39        FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.908    -0.256    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y39        FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.221    -0.477
    SLICE_X107Y39        FDCE (Hold_fdce_C_D)         0.092    -0.385    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385
                         arrival time                          -0.209
  -------------------------------------------------------------------
                         slack                                  0.176

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/oversample_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.637    -0.490    inst_uart/inst_uart_rx/clk_out1
    SLICE_X106Y39        FDCE                                         r  inst_uart/inst_uart_rx/oversample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  inst_uart/inst_uart_rx/oversample_counter_reg[3]/Q
                         net (fo=7, routed)           0.097    -0.251    inst_uart/inst_uart_rx/oversample_counter_reg_n_0_[3]
    SLICE_X107Y39        LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  inst_uart/inst_uart_rx/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    inst_uart/inst_uart_rx/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X107Y39        FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.908    -0.256    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y39        FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.221    -0.477
    SLICE_X107Y39        FDCE (Hold_fdce_C_D)         0.092    -0.385    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385
                         arrival time                          -0.206
  -------------------------------------------------------------------
                         slack                                  0.178

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.637    -0.490    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y39        FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y39        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.244    inst_uart/inst_uart_rx/next_stop_bit_error
    SLICE_X107Y38        LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  inst_uart/inst_uart_rx/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    inst_uart/inst_uart_rx/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X107Y38        FDPE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.908    -0.256    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y38        FDPE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.218    -0.474
    SLICE_X107Y38        FDPE (Hold_fdpe_C_D)         0.092    -0.382    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382
                         arrival time                          -0.199
  -------------------------------------------------------------------
                         slack                                  0.182

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.638    -0.489    inst_uart/clk_out1
    SLICE_X108Y42        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  inst_uart/O_WRITE_DATA_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.208    inst_regfile/reg_16_bits_reg[15]_2[10]
    SLICE_X112Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.910    -0.254    inst_regfile/clk_out1
    SLICE_X112Y42        FDCE                                         r  inst_regfile/reg_16_bits_reg[10]/C
                         clock pessimism             -0.196    -0.450
    SLICE_X112Y42        FDCE (Hold_fdce_C_D)         0.059    -0.391    inst_regfile/reg_16_bits_reg[10]
  -------------------------------------------------------------------
                         required time                          0.391
                         arrival time                          -0.208
  -------------------------------------------------------------------
                         slack                                  0.182

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_tx/tx_data_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.639    -0.488    inst_uart/inst_uart_tx/clk_out1
    SLICE_X108Y44        FDPE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDPE (Prop_fdpe_C_Q)         0.148    -0.340 r  inst_uart/inst_uart_tx/tx_data_reg_reg[8]/Q
                         net (fo=1, routed)           0.057    -0.282    inst_uart/inst_uart_tx/tx_data_reg[8]
    SLICE_X108Y44        LUT6 (Prop_lut6_I0_O)        0.098    -0.184 r  inst_uart/inst_uart_tx/tx_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    inst_uart/inst_uart_tx/tx_data_reg0_in[7]
    SLICE_X108Y44        FDPE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.910    -0.254    inst_uart/inst_uart_tx/clk_out1
    SLICE_X108Y44        FDPE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[7]/C
                         clock pessimism             -0.234    -0.488
    SLICE_X108Y44        FDPE (Hold_fdpe_C_D)         0.121    -0.367    inst_uart/inst_uart_tx/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367
                         arrival time                          -0.184
  -------------------------------------------------------------------
                         slack                                  0.182

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_tx/tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/O_UART_TX_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.639    -0.488    inst_uart/inst_uart_tx/clk_out1
    SLICE_X108Y44        FDPE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDPE (Prop_fdpe_C_Q)         0.164    -0.324 r  inst_uart/inst_uart_tx/tx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.213    inst_uart/inst_uart_tx/tx_data_reg_reg_n_0_[0]
    SLICE_X108Y43        LUT3 (Prop_lut3_I1_O)        0.045    -0.168 r  inst_uart/inst_uart_tx/O_UART_TX_i_1/O
                         net (fo=1, routed)           0.000    -0.168    inst_uart/inst_uart_tx/O_UART_TX_i_1_n_0
    SLICE_X108Y43        FDPE                                         r  inst_uart/inst_uart_tx/O_UART_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=159, routed)         0.910    -0.254    inst_uart/inst_uart_tx/clk_out1
    SLICE_X108Y43        FDPE                                         r  inst_uart/inst_uart_tx/O_UART_TX_reg/C
                         clock pessimism             -0.218    -0.472
    SLICE_X108Y43        FDPE (Hold_fdpe_C_D)         0.120    -0.352    inst_uart/inst_uart_tx/O_UART_TX_reg
  -------------------------------------------------------------------
                         required time                          0.352
                         arrival time                          -0.168
  -------------------------------------------------------------------
                         slack                                  0.183





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X106Y42   inst_regfile/O_READ_DATA_VALID_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X113Y43   inst_regfile/reg_16_bits_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X112Y42   inst_regfile/reg_16_bits_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X112Y42   inst_regfile/reg_16_bits_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X113Y43   inst_regfile/reg_16_bits_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X112Y42   inst_regfile/reg_16_bits_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X106Y42   inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X106Y42   inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X113Y43   inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X113Y43   inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X106Y42   inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X106Y42   inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X113Y43   inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X113Y43   inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y42   inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X112Y42   inst_regfile/reg_16_bits_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   inst_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal           |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock              |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
PAD_I_CLK | PAD_I_RST_H    | FDCE    | -     |     7.858 (r) | SLOW    |    -1.374 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_0 | FDCE    | -     |     6.138 (r) | SLOW    |    -1.604 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_1 | FDCE    | -     |     6.068 (r) | SLOW    |    -1.573 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_2 | FDCE    | -     |     6.104 (r) | SLOW    |    -1.575 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_UART_RX  | FDPE    | -     |     8.273 (r) | SLOW    |    -2.619 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+


Output Ports Clock-to-out

----------+---------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output        | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port          | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+---------------+--------+-------+----------------+---------+----------------+---------+--------------------+
PAD_I_CLK | PAD_O_LED_0   | FDPE   | -     |      3.828 (r) | SLOW    |      1.032 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_UART_TX | FDPE   | -     |      7.861 (r) | SLOW    |      3.022 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+---------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
PAD_I_CLK | PAD_I_CLK   |         4.421 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
