// Seed: 776657953
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5
);
  logic [7:0] \id_7 = !id_1;
  logic id_8;
  assign \id_7 [-1] = {-1 && \id_7 - 1, 1'b0, -1};
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  uwire id_4;
  assign id_0 = id_4;
  assign id_0 = -1 >> -1;
  assign id_1 = id_2 == -1;
  assign id_1 = id_4;
  wire  id_5;
  logic id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_4 = id_6 + 1'b0;
endmodule
