<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-debug.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-debug.h</h1><a href="cvmx-debug_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2010  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 <span class="comment"></span>
<a name="l00040"></a>00040 <span class="comment">/**</span>
<a name="l00041"></a>00041 <span class="comment"> * @file</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Interface to debug exception handler</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> */</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="preprocessor">#ifndef __CVMX_DEBUG_H__</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_DEBUG_H__</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="cvmx-core_8h.html" title="Module to support operations on core such as TLB config, etc.">cvmx-core.h</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="cvmx-spinlock_8h.html" title="Implementation of spinlocks.">cvmx-spinlock.h</a>&quot;</span>
<a name="l00052"></a>00052 
<a name="l00053"></a><a class="code" href="cvmx-debug_8h.html#abe97782351c51e1306fba07f0388ee15">00053</a> <span class="preprocessor">#define CVMX_DEBUG_MAX_REQUEST_SIZE 1024 + 34   </span><span class="comment">/* Enough room for setting memory of 512 bytes. */</span>
<a name="l00054"></a><a class="code" href="cvmx-debug_8h.html#aa0a2f3d426cdb0e0a318a8264b600838">00054</a> <span class="preprocessor">#define CVMX_DEBUG_MAX_RESPONSE_SIZE 1024 + 5</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a><a class="code" href="cvmx-debug_8h.html#a266b10c3b113e5436331d090566b37f4">00056</a> <span class="preprocessor">#define CVMX_DEBUG_GLOBALS_BLOCK_NAME &quot;cvmx-debug-globals&quot;</span>
<a name="l00057"></a><a class="code" href="cvmx-debug_8h.html#a4710f501823d76cecba9b7ede2733725">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_DEBUG_GLOBALS_VERSION 6</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>
<a name="l00059"></a>00059 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00061"></a>00061 <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00062"></a>00062 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00063"></a>00063 <span class="preprocessor">#endif</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 <span class="keywordtype">void</span> <a class="code" href="cvmx-debug_8c.html#a79efc9da8e33691d6f03ec8ec74d445f">cvmx_debug_init</a>(<span class="keywordtype">void</span>);
<a name="l00066"></a>00066 <span class="keywordtype">void</span> <a class="code" href="cvmx-debug_8c.html#a111ade3adc8ef611a5d03ae54cf01abd" title="Inform debugger about the end of the program.">cvmx_debug_finish</a>(<span class="keywordtype">void</span>);
<a name="l00067"></a>00067 <span class="keywordtype">void</span> <a class="code" href="cvmx-debug_8c.html#a24d135fae531cbb9da5dbcb2e8761e80">cvmx_debug_trigger_exception</a>(<span class="keywordtype">void</span>);
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="keyword">extern</span> uint32_t <a class="code" href="cvmx-debug_8c.html#a0c33af2da40e9bc24502cf986ed8eb40">__cvmx_debug_is_octeon3</a>;
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="preprocessor">#ifdef CVMX_BUILD_FOR_TOOLCHAIN</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="keywordtype">int</span> __octeon_debug_booted;
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-debug_8h.html#a7a193ab40b184fde1b8dc6e4a617652e">cvmx_debug_booted</a>(<span class="keywordtype">void</span>)
<a name="l00075"></a>00075 {
<a name="l00076"></a>00076     <span class="keywordflow">return</span> __octeon_debug_booted;
<a name="l00077"></a>00077 }
<a name="l00078"></a>00078 <span class="preprocessor">#else</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a><a class="code" href="cvmx-debug_8h.html#a7a193ab40b184fde1b8dc6e4a617652e">00080</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-debug_8h.html#a7a193ab40b184fde1b8dc6e4a617652e">cvmx_debug_booted</a>(<span class="keywordtype">void</span>)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordflow">return</span> <a class="code" href="cvmx-sysinfo_8c.html#accfd43a83b0d1a8af4fe2728880e3e56" title="This function returns the application information as obtained by the bootloader.">cvmx_sysinfo_get</a>()-&gt;<a class="code" href="structcvmx__sysinfo.html#a45406ee8235173c87a7485c7e3d12be8" title="configuration flags from bootloader">bootloader_config_flags</a> &amp; <a class="code" href="cvmx-app-init_8h.html#aeee6b8a1152213d5757b9e6750c9fdd5">CVMX_BOOTINFO_CFG_FLAG_DEBUG</a>;
<a name="l00083"></a>00083 }
<a name="l00084"></a>00084 <span class="preprocessor">#endif</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="comment">/* There are 64 TLB entries in CN5XXX and 32 TLB entries in CN3XXX and</span>
<a name="l00086"></a>00086 <span class="comment">   128 TLB entries in CN6XXX. TLB entries increased to 256 in Octeon3 70xx and 78xx*/</span>
<a name="l00087"></a><a class="code" href="cvmx-debug_8h.html#a24a0fba27421f9ba9862848c21cfa3a9">00087</a> <span class="preprocessor">#define CVMX_DEBUG_N_TLB_ENTRIES 256</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="comment">/* Maximium number of hardware breakpoints/watchpoints allowed */</span>
<a name="l00089"></a><a class="code" href="cvmx-debug_8h.html#ab0806c447a22e961bbada72542bd1f9d">00089</a> <span class="preprocessor">#define CVMX_DEBUG_MAX_OCTEON_HW_BREAKPOINTS 4</span>
<a name="l00090"></a><a class="code" href="structcvmx__debug__core__context__t.html">00090</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00091"></a>00091     <span class="comment">/* 0 means the core is not the focus core or no controlled.  Otherwise the value</span>
<a name="l00092"></a>00092 <span class="comment">       is equal to cvmx_debug_command_t */</span>
<a name="l00093"></a><a class="code" href="structcvmx__debug__core__context__t.html#a086a2f4a6ca6c774f4f9f95bdf11fe42">00093</a>     <span class="keyword">volatile</span> uint64_t remote_controlled;
<a name="l00094"></a><a class="code" href="structcvmx__debug__core__context__t.html#a5f61344540fabf895072ea991e723bc6">00094</a>     uint64_t regs[32];
<a name="l00095"></a>00095     <span class="comment">/*mpy_regs are product registers P0-P5 and MPL0-MPL5(Octeon3 added p3-p5 and MPL3-MPL5) */</span>
<a name="l00096"></a><a class="code" href="structcvmx__debug__core__context__t.html#aed376c1d7c985f913b02f49c4ed3ac78">00096</a>     uint64_t mpy_regs[12];
<a name="l00097"></a>00097     <span class="comment">/*fp_regs are floating point registers f0-f31 */</span>
<a name="l00098"></a><a class="code" href="structcvmx__debug__core__context__t.html#a4cfcd82969730ffaaa464f2e98302845">00098</a>     uint64_t fp_regs[32];
<a name="l00099"></a><a class="code" href="structcvmx__debug__core__context__t.html#a23284f708f7b378f3643364f8c8018c0">00099</a>     uint64_t lo;
<a name="l00100"></a><a class="code" href="structcvmx__debug__core__context__t.html#a41283cf08eda79715ef52bfcc18876b6">00100</a>     uint64_t hi;
<a name="l00101"></a>00101 
<a name="l00102"></a><a class="code" href="cvmx-debug_8h.html#a66f007e333a78d377578e91a96e9f51f">00102</a> <span class="preprocessor">#define CVMX_DEBUG_BASIC_CONTEXT                \</span>
<a name="l00103"></a>00103 <span class="preprocessor">    F(remote_controlled);                       \</span>
<a name="l00104"></a>00104 <span class="preprocessor">    {   int i;                                  \</span>
<a name="l00105"></a>00105 <span class="preprocessor">        for (i = 0; i &lt; 32; i++)                \</span>
<a name="l00106"></a>00106 <span class="preprocessor">            F(regs[i]);                         \</span>
<a name="l00107"></a>00107 <span class="preprocessor">    }                                           \</span>
<a name="l00108"></a>00108 <span class="preprocessor">    {   int i;                                  \</span>
<a name="l00109"></a>00109 <span class="preprocessor">        for (i = 0; i &lt; 12; i++)                 \</span>
<a name="l00110"></a>00110 <span class="preprocessor">            F(mpy_regs[i]);                         \</span>
<a name="l00111"></a>00111 <span class="preprocessor">    }                                           \</span>
<a name="l00112"></a>00112 <span class="preprocessor">    F(lo);                                      \</span>
<a name="l00113"></a>00113 <span class="preprocessor">    F(hi);</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a><a class="code" href="cvmx-debug_8h.html#a92113ec303b4f333315264890d5f7a84">00115</a> <span class="preprocessor">#define CVMX_DEBUG_FP_CONTEXT                   \</span>
<a name="l00116"></a>00116 <span class="preprocessor">    {   int i;                                  \</span>
<a name="l00117"></a>00117 <span class="preprocessor">        for (i = 0; i &lt; 32; i++)                \</span>
<a name="l00118"></a>00118 <span class="preprocessor">            F(fp_regs[i]);                      \</span>
<a name="l00119"></a>00119 <span class="preprocessor">    } </span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>    <span class="keyword">struct </span>{
<a name="l00121"></a><a class="code" href="structcvmx__debug__core__context__t.html#a51616f19d97ea37681457d20c89c128e">00121</a>         uint64_t index;
<a name="l00122"></a><a class="code" href="structcvmx__debug__core__context__t.html#aed9486045050f55d514c871a85fccdc1">00122</a>         uint64_t entrylo[2];
<a name="l00123"></a><a class="code" href="structcvmx__debug__core__context__t.html#a8fe6312343b8d199c617d655f7b7012a">00123</a>         uint64_t entryhi;
<a name="l00124"></a><a class="code" href="structcvmx__debug__core__context__t.html#a62e74a3fd3716524803d7a181087cf88">00124</a>         uint64_t pagemask;
<a name="l00125"></a><a class="code" href="structcvmx__debug__core__context__t.html#a0533109a18c51e3c1e253493ad1ffd41">00125</a>         uint64_t status;
<a name="l00126"></a><a class="code" href="structcvmx__debug__core__context__t.html#afad1d244d073342daca3bf7050fde7a5">00126</a>         uint64_t badvaddr;
<a name="l00127"></a><a class="code" href="structcvmx__debug__core__context__t.html#a19098f5c602533f66aa0fff19e898cee">00127</a>         uint64_t cause;
<a name="l00128"></a><a class="code" href="structcvmx__debug__core__context__t.html#a5f66a706e3f698f9e45fb44e51d04760">00128</a>         uint64_t config[4];
<a name="l00129"></a><a class="code" href="structcvmx__debug__core__context__t.html#a5597c3fb6ddd1014898feb4cca91f367">00129</a>         uint64_t depc;
<a name="l00130"></a><a class="code" href="structcvmx__debug__core__context__t.html#abfba99a24bc433035088c891431d8a5f">00130</a>         uint64_t desave;
<a name="l00131"></a><a class="code" href="structcvmx__debug__core__context__t.html#a57d615ef1ec6851626335704cc8426d4">00131</a>         uint64_t <a class="code" href="cvmx-bch_8c.html#a6342d87e4f91ba01444a8783f2fbc08c">debug</a>;
<a name="l00132"></a><a class="code" href="structcvmx__debug__core__context__t.html#af7dbcf8d7abfd9d166b185d43f3ff746">00132</a>         uint64_t multicoredebug;
<a name="l00133"></a><a class="code" href="structcvmx__debug__core__context__t.html#a43b35c0a3781d66c7d8cd68f30543023">00133</a>         uint64_t perfval[2];
<a name="l00134"></a><a class="code" href="structcvmx__debug__core__context__t.html#a9b11373a2bfe0b996f3b40edb0d06c10">00134</a>         uint64_t perfctrl[2];
<a name="l00135"></a>00135     } cop0;
<a name="l00136"></a>00136 
<a name="l00137"></a><a class="code" href="cvmx-debug_8h.html#abd56b0d6c31a7e07a39472e74c0f58d3">00137</a> <span class="preprocessor">#define CVMX_DEBUG_COP0_CONTEXT                 \</span>
<a name="l00138"></a>00138 <span class="preprocessor">    F(cop0.index);                              \</span>
<a name="l00139"></a>00139 <span class="preprocessor">    F(cop0.entrylo[0]);                         \</span>
<a name="l00140"></a>00140 <span class="preprocessor">    F(cop0.entrylo[1]);                         \</span>
<a name="l00141"></a>00141 <span class="preprocessor">    F(cop0.entryhi);                            \</span>
<a name="l00142"></a>00142 <span class="preprocessor">    F(cop0.pagemask);                           \</span>
<a name="l00143"></a>00143 <span class="preprocessor">    F(cop0.status);                             \</span>
<a name="l00144"></a>00144 <span class="preprocessor">    F(cop0.badvaddr);                           \</span>
<a name="l00145"></a>00145 <span class="preprocessor">    F(cop0.cause);                              \</span>
<a name="l00146"></a>00146 <span class="preprocessor">    F(cop0.config[0]);              \</span>
<a name="l00147"></a>00147 <span class="preprocessor">    F(cop0.config[1]);              \</span>
<a name="l00148"></a>00148 <span class="preprocessor">    F(cop0.config[2]);              \</span>
<a name="l00149"></a>00149 <span class="preprocessor">    F(cop0.config[3]);              \</span>
<a name="l00150"></a>00150 <span class="preprocessor">    F(cop0.depc);                               \</span>
<a name="l00151"></a>00151 <span class="preprocessor">    F(cop0.desave);                             \</span>
<a name="l00152"></a>00152 <span class="preprocessor">    F(cop0.debug);                              \</span>
<a name="l00153"></a>00153 <span class="preprocessor">    F(cop0.multicoredebug);                     \</span>
<a name="l00154"></a>00154 <span class="preprocessor">    F(cop0.perfval[0]);                         \</span>
<a name="l00155"></a>00155 <span class="preprocessor">    F(cop0.perfval[1]);                         \</span>
<a name="l00156"></a>00156 <span class="preprocessor">    F(cop0.perfctrl[0]);                        \</span>
<a name="l00157"></a>00157 <span class="preprocessor">    F(cop0.perfctrl[1]);</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159     <span class="keyword">struct </span>{
<a name="l00160"></a><a class="code" href="structcvmx__debug__core__context__t.html#aba2656ae67bc6cea1232587bde62b585">00160</a>         uint64_t fir;
<a name="l00161"></a><a class="code" href="structcvmx__debug__core__context__t.html#ad6002e1f469e12d9f207006e596f225b">00161</a>         uint64_t fcsr;
<a name="l00162"></a>00162         } cop1;
<a name="l00163"></a>00163 
<a name="l00164"></a><a class="code" href="cvmx-debug_8h.html#a5c3878557c46a5fd10e442ecc7bd86d7">00164</a> <span class="preprocessor">#define CVMX_DEBUG_COP1_CONTEXT                 \</span>
<a name="l00165"></a>00165 <span class="preprocessor">    F(cop1.fir);                            \</span>
<a name="l00166"></a>00166 <span class="preprocessor">    F(cop1.fcsr);                           </span>
<a name="l00167"></a>00167 <span class="preprocessor"></span>
<a name="l00168"></a>00168     <span class="keyword">struct </span>{
<a name="l00169"></a>00169         uint64_t status;
<a name="l00170"></a><a class="code" href="structcvmx__debug__core__context__t.html#a708808314d9669d19b1274df82146cd0">00170</a>         uint64_t address[4];
<a name="l00171"></a><a class="code" href="structcvmx__debug__core__context__t.html#a4322b1e63a20aa1c61765de284be11bc">00171</a>         uint64_t address_mask[4];
<a name="l00172"></a><a class="code" href="structcvmx__debug__core__context__t.html#aaaca7aff203738e9d2e3deccba91539d">00172</a>         uint64_t asid[4];
<a name="l00173"></a><a class="code" href="structcvmx__debug__core__context__t.html#ad8746c279b31f4fce009878482a342f8">00173</a>         uint64_t control[4];
<a name="l00174"></a>00174     } hw_ibp, hw_dbp;
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <span class="comment">/* Hardware Instruction Break Point */</span>
<a name="l00177"></a>00177 
<a name="l00178"></a><a class="code" href="cvmx-debug_8h.html#a8206286a0c5be0a1b753c7d67eaa6861">00178</a> <span class="preprocessor">#define CVMX_DEBUG_HW_IBP_CONTEXT       \</span>
<a name="l00179"></a>00179 <span class="preprocessor">    F(hw_ibp.status);               \</span>
<a name="l00180"></a>00180 <span class="preprocessor">    F(hw_ibp.address[0]);           \</span>
<a name="l00181"></a>00181 <span class="preprocessor">    F(hw_ibp.address[1]);           \</span>
<a name="l00182"></a>00182 <span class="preprocessor">    F(hw_ibp.address[2]);           \</span>
<a name="l00183"></a>00183 <span class="preprocessor">    F(hw_ibp.address[3]);           \</span>
<a name="l00184"></a>00184 <span class="preprocessor">    F(hw_ibp.address_mask[0]);          \</span>
<a name="l00185"></a>00185 <span class="preprocessor">    F(hw_ibp.address_mask[1]);          \</span>
<a name="l00186"></a>00186 <span class="preprocessor">    F(hw_ibp.address_mask[2]);          \</span>
<a name="l00187"></a>00187 <span class="preprocessor">    F(hw_ibp.address_mask[3]);          \</span>
<a name="l00188"></a>00188 <span class="preprocessor">    F(hw_ibp.asid[0]);              \</span>
<a name="l00189"></a>00189 <span class="preprocessor">    F(hw_ibp.asid[1]);              \</span>
<a name="l00190"></a>00190 <span class="preprocessor">    F(hw_ibp.asid[2]);              \</span>
<a name="l00191"></a>00191 <span class="preprocessor">    F(hw_ibp.asid[3]);              \</span>
<a name="l00192"></a>00192 <span class="preprocessor">    F(hw_ibp.control[0]);           \</span>
<a name="l00193"></a>00193 <span class="preprocessor">    F(hw_ibp.control[1]);           \</span>
<a name="l00194"></a>00194 <span class="preprocessor">    F(hw_ibp.control[2]);           \</span>
<a name="l00195"></a>00195 <span class="preprocessor">    F(hw_ibp.control[3]);</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span>
<a name="l00197"></a>00197 <span class="comment">/* Hardware Data Break Point */</span>
<a name="l00198"></a><a class="code" href="cvmx-debug_8h.html#aa5ec722f395efbffe4fd5550f5b19328">00198</a> <span class="preprocessor">#define CVMX_DEBUG_HW_DBP_CONTEXT       \</span>
<a name="l00199"></a>00199 <span class="preprocessor">    F(hw_dbp.status);               \</span>
<a name="l00200"></a>00200 <span class="preprocessor">    F(hw_dbp.address[0]);           \</span>
<a name="l00201"></a>00201 <span class="preprocessor">    F(hw_dbp.address[1]);           \</span>
<a name="l00202"></a>00202 <span class="preprocessor">    F(hw_dbp.address[2]);           \</span>
<a name="l00203"></a>00203 <span class="preprocessor">    F(hw_dbp.address[3]);           \</span>
<a name="l00204"></a>00204 <span class="preprocessor">    F(hw_dbp.address_mask[0]);          \</span>
<a name="l00205"></a>00205 <span class="preprocessor">    F(hw_dbp.address_mask[1]);          \</span>
<a name="l00206"></a>00206 <span class="preprocessor">    F(hw_dbp.address_mask[2]);          \</span>
<a name="l00207"></a>00207 <span class="preprocessor">    F(hw_dbp.address_mask[3]);          \</span>
<a name="l00208"></a>00208 <span class="preprocessor">    F(hw_dbp.asid[0]);              \</span>
<a name="l00209"></a>00209 <span class="preprocessor">    F(hw_dbp.asid[1]);              \</span>
<a name="l00210"></a>00210 <span class="preprocessor">    F(hw_dbp.asid[2]);              \</span>
<a name="l00211"></a>00211 <span class="preprocessor">    F(hw_dbp.asid[3]);              \</span>
<a name="l00212"></a>00212 <span class="preprocessor">    F(hw_dbp.control[0]);           \</span>
<a name="l00213"></a>00213 <span class="preprocessor">    F(hw_dbp.control[1]);           \</span>
<a name="l00214"></a>00214 <span class="preprocessor">    F(hw_dbp.control[2]);           \</span>
<a name="l00215"></a>00215 <span class="preprocessor">    F(hw_dbp.control[3]);</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span>
<a name="l00217"></a><a class="code" href="structcvmx__debug__core__context__t_1_1cvmx__debug__tlb__t.html">00217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__debug__core__context__t_1_1cvmx__debug__tlb__t.html">cvmx_debug_tlb_t</a> {
<a name="l00218"></a><a class="code" href="structcvmx__debug__core__context__t_1_1cvmx__debug__tlb__t.html#af58100f75a02f167cb2f3406611e7155">00218</a>         uint64_t entryhi;
<a name="l00219"></a><a class="code" href="structcvmx__debug__core__context__t_1_1cvmx__debug__tlb__t.html#ad8e1e95dfc5af6714711c269ee80051f">00219</a>         uint64_t pagemask;
<a name="l00220"></a><a class="code" href="structcvmx__debug__core__context__t_1_1cvmx__debug__tlb__t.html#a0d4622e23393a5a17e90ddba4cf04a54">00220</a>         uint64_t entrylo[2];
<a name="l00221"></a><a class="code" href="structcvmx__debug__core__context__t_1_1cvmx__debug__tlb__t.html#abc0e6a3d851f77260ccc31948d26f4b4">00221</a>         uint64_t reserved;
<a name="l00222"></a>00222     } tlbs[<a class="code" href="cvmx-debug_8h.html#a24a0fba27421f9ba9862848c21cfa3a9">CVMX_DEBUG_N_TLB_ENTRIES</a>];
<a name="l00223"></a>00223 
<a name="l00224"></a><a class="code" href="cvmx-debug_8h.html#aa1d2d202b515ba09d758c18c028ae77b">00224</a> <span class="preprocessor">#define CVMX_DEBUG_TLB_CONTEXT                          \</span>
<a name="l00225"></a>00225 <span class="preprocessor">    {   int i;                                          \</span>
<a name="l00226"></a>00226 <span class="preprocessor">        for (i = 0; i &lt; CVMX_DEBUG_N_TLB_ENTRIES; i++)  \</span>
<a name="l00227"></a>00227 <span class="preprocessor">        {                                               \</span>
<a name="l00228"></a>00228 <span class="preprocessor">            F(tlbs[i].entryhi);                         \</span>
<a name="l00229"></a>00229 <span class="preprocessor">            F(tlbs[i].pagemask);                        \</span>
<a name="l00230"></a>00230 <span class="preprocessor">            F(tlbs[i].entrylo[0]);                      \</span>
<a name="l00231"></a>00231 <span class="preprocessor">            F(tlbs[i].entrylo[1]);                      \</span>
<a name="l00232"></a>00232 <span class="preprocessor">        }                                               \</span>
<a name="l00233"></a>00233 <span class="preprocessor">    }</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span>
<a name="l00235"></a>00235 } <a class="code" href="structcvmx__debug__core__context__t.html">cvmx_debug_core_context_t</a>;
<a name="l00236"></a>00236 
<a name="l00237"></a><a class="code" href="cvmx-debug_8h.html#a98297fc1faa2221da3c921f54f54844a">00237</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="cvmx-debug_8h.html#a98297fc1faa2221da3c921f54f54844a">cvmx_debug_tlb_t</a> <a class="code" href="cvmx-debug_8h.html#a98297fc1faa2221da3c921f54f54844a">cvmx_debug_tlb_t</a>;
<a name="l00238"></a>00238 
<a name="l00239"></a><a class="code" href="cvmx-debug_8h.html#a9b284ece987a3dc849ce4340d05c7c23">00239</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="cvmx-debug_8h.html#a9b284ece987a3dc849ce4340d05c7c23">cvmx_debug_comm_type_e</a> {
<a name="l00240"></a><a class="code" href="cvmx-debug_8h.html#a9b284ece987a3dc849ce4340d05c7c23aaf4b9442ca66d2f23c46a10dec1f5f11">00240</a>     <a class="code" href="cvmx-debug_8h.html#a9b284ece987a3dc849ce4340d05c7c23aaf4b9442ca66d2f23c46a10dec1f5f11">COMM_UART</a>,
<a name="l00241"></a><a class="code" href="cvmx-debug_8h.html#a9b284ece987a3dc849ce4340d05c7c23a80e90b844e7f9eeab1405c96adad52cd">00241</a>     <a class="code" href="cvmx-debug_8h.html#a9b284ece987a3dc849ce4340d05c7c23a80e90b844e7f9eeab1405c96adad52cd">COMM_REMOTE</a>,
<a name="l00242"></a><a class="code" href="cvmx-debug_8h.html#a9b284ece987a3dc849ce4340d05c7c23a46f632e42e10c4b866659a8373a2b63e">00242</a>     <a class="code" href="cvmx-debug_8h.html#a9b284ece987a3dc849ce4340d05c7c23a46f632e42e10c4b866659a8373a2b63e">COMM_SIZE</a>
<a name="l00243"></a>00243 } <a class="code" href="cvmx-debug_8h.html#a44ed7a072961459ea87a5d429b2ba2e7">cvmx_debug_comm_type_t</a>;
<a name="l00244"></a>00244 
<a name="l00245"></a><a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecd">00245</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {
<a name="l00246"></a><a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecda24f9f8546b35f3104473f46d8c67d7f7">00246</a>     <a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecda24f9f8546b35f3104473f46d8c67d7f7">COMMAND_NOT_CONTROLED</a> = 0,
<a name="l00247"></a><a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecdaa5a477069d0f6c19e6039e2cd3a8f71a">00247</a>     <a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecdaa5a477069d0f6c19e6039e2cd3a8f71a" title="Core doesn&amp;#39;t need to do anything.">COMMAND_NOP</a>,        <span class="comment">/**&lt; Core doesn&apos;t need to do anything. Just stay in exception handler */</span>
<a name="l00248"></a><a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecda200acfcf1e990c6d09e02449e14123eb">00248</a>     <a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecda200acfcf1e990c6d09e02449e14123eb" title="Core needs to perform a single instruction step.">COMMAND_STEP</a>,       <span class="comment">/**&lt; Core needs to perform a single instruction step */</span>
<a name="l00249"></a><a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecda13d6d602f98b7d031ecd4c0cce8d588a">00249</a>     <a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecda13d6d602f98b7d031ecd4c0cce8d588a" title="Core need to start running.">COMMAND_CONTINUE</a>,    <span class="comment">/**&lt; Core need to start running. Doesn&apos;t return until some debug event occurs */</span>
<a name="l00250"></a><a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecda58e85298a446d7d8af15d88cbc400cbc">00250</a>     <a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecda58e85298a446d7d8af15d88cbc400cbc" title="The focus core changed.">COMMAND_NOT_FOCUS</a><span class="comment"></span>
<a name="l00251"></a>00251 <span class="comment">            /**&lt; The focus core changed */</span>
<a name="l00252"></a>00252 } <a class="code" href="cvmx-debug_8h.html#a69045fa716113d925dab05c16ebe7ecd">cvmx_debug_command_t</a>;
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 <span class="comment">/* Every field in this struct has to be uint64_t. */</span>
<a name="l00255"></a><a class="code" href="structcvmx__debug__state__t.html">00255</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00256"></a><a class="code" href="structcvmx__debug__state__t.html#a478a14f227eba5d4a911941b01ad0cf7">00256</a>     uint64_t known_cores;
<a name="l00257"></a>00257     uint64_t step_isr;<span class="comment"></span>
<a name="l00258"></a><a class="code" href="structcvmx__debug__state__t.html#a1316674952ddadd1c556e68b4d37dafd">00258</a> <span class="comment">                /**&lt; True if we are going to step into ISR&apos;s. */</span>
<a name="l00259"></a>00259     uint64_t focus_switch;<span class="comment"></span>
<a name="l00260"></a><a class="code" href="structcvmx__debug__state__t.html#a60c8e8afa6cbcf65f96686d9a48d2ce2">00260</a> <span class="comment">                /**&lt; Focus can be switched. */</span>
<a name="l00261"></a>00261     uint64_t core_finished;<span class="comment"></span>
<a name="l00262"></a><a class="code" href="structcvmx__debug__state__t.html#aeff2de7aeecf95b63c8a94c718624e02">00262</a> <span class="comment">                /**&lt; True if a core has finished and not been processed yet.  */</span>
<a name="l00263"></a>00263     uint64_t command;<span class="comment"></span>
<a name="l00264"></a><a class="code" href="structcvmx__debug__state__t.html#a8ffcd87a5a3c1b4a9179d9f9f3c6f070">00264</a> <span class="comment">                /**&lt; Command for all cores (cvmx_debug_command_t) */</span>
<a name="l00265"></a>00265     uint64_t step_all;<span class="comment"></span>
<a name="l00266"></a><a class="code" href="structcvmx__debug__state__t.html#add513f5f00e38d4a38fd5fee964943bf">00266</a> <span class="comment">                /**&lt; True if step and continue should affect all cores. False, only the focus core is affected */</span>
<a name="l00267"></a>00267     uint64_t focus_core;<span class="comment"></span>
<a name="l00268"></a><a class="code" href="structcvmx__debug__state__t.html#a83816445adb4bb7d27f72bf03a0f7ad9">00268</a> <span class="comment">                /**&lt; Core currently under control of the debugger */</span>
<a name="l00269"></a>00269     uint64_t active_cores;<span class="comment"></span>
<a name="l00270"></a><a class="code" href="structcvmx__debug__state__t.html#aa29d58f9776f8807cf6ea2229a480a26">00270</a> <span class="comment">                /**&lt; Bitmask of cores that should stop on a breakpoint */</span>
<a name="l00271"></a>00271     uint64_t handler_cores;<span class="comment"></span>
<a name="l00272"></a><a class="code" href="structcvmx__debug__state__t.html#ac491770782c7f7d2422f2fd5e78b7470">00272</a> <span class="comment">                /**&lt; Bitmask of cores currently running the exception handler */</span>
<a name="l00273"></a>00273     uint64_t ever_been_in_debug;<span class="comment"></span>
<a name="l00274"></a><a class="code" href="structcvmx__debug__state__t.html#a31019e25c420faf686371c8bba121930">00274</a> <span class="comment">                    /**&lt; True if we have been ever been in the debugger stub at all.  */</span>
<a name="l00275"></a>00275 } __attribute__ ((aligned(<span class="keyword">sizeof</span>(uint64_t)))) <a class="code" href="structcvmx__debug__state__t.html">cvmx_debug_state_t</a>;
<a name="l00276"></a>00276 
<a name="l00277"></a><a class="code" href="cvmx-debug_8h.html#ac67155eb8399b9f47f72edafe053786a">00277</a> typedef <span class="keywordtype">int</span> <a class="code" href="cvmx-debug_8h.html#ac67155eb8399b9f47f72edafe053786a">cvmx_debug_state_t_should_fit_inside_a_cache_block</a>[sizeof(cvmx_debug_state_t) + sizeof(<a class="code" href="structcvmx__spinlock__t.html">cvmx_spinlock_t</a>) + 4 * sizeof(uint64_t) &gt; 128 ? -1 : 1];
<a name="l00278"></a>00278 
<a name="l00279"></a><a class="code" href="structcvmx__debug__globals__s.html">00279</a> typedef struct <a class="code" href="structcvmx__debug__globals__s.html">cvmx_debug_globals_s</a> {
<a name="l00280"></a><a class="code" href="structcvmx__debug__globals__s.html#a24a29684ba455fd9d2c8f976ac4120f9">00280</a>     uint64_t version;   <span class="comment">/* This is always the first element of this struct */</span>
<a name="l00281"></a><a class="code" href="structcvmx__debug__globals__s.html#a145197aa887f464fe4f897489b03adf2">00281</a>     uint64_t comm_type; <span class="comment">/* cvmx_debug_comm_type_t */</span>
<a name="l00282"></a><a class="code" href="structcvmx__debug__globals__s.html#af59dc9606cc400fdbea8ef32bb10df1c">00282</a>     <span class="keyword">volatile</span> uint64_t comm_changed; <span class="comment">/* cvmx_debug_comm_type_t+1 when someone wants to change it. */</span>
<a name="l00283"></a><a class="code" href="structcvmx__debug__globals__s.html#a7f67970f9ff272babd6f89797a925217">00283</a>     <span class="keyword">volatile</span> uint64_t init_complete;
<a name="l00284"></a><a class="code" href="structcvmx__debug__globals__s.html#ab98bdbe75e7c4ad77d55e3f3d87ba74d">00284</a>     uint64_t tlb_entries;
<a name="l00285"></a><a class="code" href="structcvmx__debug__globals__s.html#adc5f1ae935fe78fbf29a07248a2e17f1">00285</a>     uint64_t <a class="code" href="cvmx-coremask_8c.html#a011fd79dedb753c38d0be337369be477" title="This structure defines the private state maintained by coremask module.">state</a>[<span class="keyword">sizeof</span>(cvmx_debug_state_t) / <span class="keyword">sizeof</span>(uint64_t)];
<a name="l00286"></a><a class="code" href="structcvmx__debug__globals__s.html#af620b0019d12b3236d58f9d0b87a6dd5">00286</a>     <a class="code" href="structcvmx__spinlock__t.html">cvmx_spinlock_t</a> <a class="code" href="cvmx-coremask_8c.html#ae60754825db1a07056a529a78c7059bf" title="mutex spinlock">lock</a>;
<a name="l00287"></a><a class="code" href="structcvmx__debug__globals__s.html#a3d981ac4e56fec6c7d6522adc6847204">00287</a>     uint32_t pad;
<a name="l00288"></a>00288 
<a name="l00289"></a><a class="code" href="structcvmx__debug__globals__s.html#ade31c4400ede1f2be813731dc65cafad">00289</a>     <span class="keyword">volatile</span> <a class="code" href="structcvmx__debug__core__context__t.html">cvmx_debug_core_context_t</a> contextes[<a class="code" href="cvmx-asm_8h.html#abdeae60ffa4a92a1400432f9a668031a">CVMX_MAX_CORES</a>];
<a name="l00290"></a>00290 } <a class="code" href="structcvmx__debug__globals__s.html">cvmx_debug_globals_t</a>;
<a name="l00291"></a>00291 
<a name="l00292"></a><a class="code" href="unioncvmx__debug__register__t.html">00292</a> <span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00293"></a><a class="code" href="unioncvmx__debug__register__t.html#ab5ecfcdf8d098960780efa9a97531e3d">00293</a>     uint64_t u64;
<a name="l00294"></a>00294     <span class="keyword">struct </span>{
<a name="l00295"></a>00295         uint64_t rsrvd:32;<span class="comment"></span>
<a name="l00296"></a><a class="code" href="unioncvmx__debug__register__t.html#a8f7e32c5fe0fd380253672a28be7b6ad">00296</a> <span class="comment">                /**&lt; Unused */</span>
<a name="l00297"></a>00297         uint64_t dbd:1;<span class="comment"></span>
<a name="l00298"></a><a class="code" href="unioncvmx__debug__register__t.html#a5e467d17fe41a3de262afb8e8a30e34c">00298</a> <span class="comment">                /**&lt; Indicates whether the last debug exception or</span>
<a name="l00299"></a>00299 <span class="comment">                                    exception in Debug Mode occurred in a branch or</span>
<a name="l00300"></a>00300 <span class="comment">                                    jump delay slot */</span>
<a name="l00301"></a>00301         uint64_t dm:1;<span class="comment"></span>
<a name="l00302"></a><a class="code" href="unioncvmx__debug__register__t.html#a037896970af0d9a7f448797d85b49ebd">00302</a> <span class="comment">                /**&lt; Indicates that the processor is operating in Debug</span>
<a name="l00303"></a>00303 <span class="comment">                                    Mode: */</span>
<a name="l00304"></a>00304         uint64_t nodcr:1;<span class="comment"></span>
<a name="l00305"></a><a class="code" href="unioncvmx__debug__register__t.html#a5e0f5670d791ace7f7fbac893641fe32">00305</a> <span class="comment">                /**&lt; Indicates whether the dseg segment is present */</span>
<a name="l00306"></a>00306         uint64_t lsnm:1;<span class="comment"></span>
<a name="l00307"></a><a class="code" href="unioncvmx__debug__register__t.html#adc859d21d5cfbada024ec72549f1bc31">00307</a> <span class="comment">                /**&lt; Controls access of loads/stores between the dseg</span>
<a name="l00308"></a>00308 <span class="comment">                                    segment and remaining memory when the dseg</span>
<a name="l00309"></a>00309 <span class="comment">                                    segment is present */</span>
<a name="l00310"></a>00310         uint64_t doze:1;<span class="comment"></span>
<a name="l00311"></a><a class="code" href="unioncvmx__debug__register__t.html#a1d2aea8d677ffde99056877a0711cabd">00311</a> <span class="comment">                /**&lt; Indicates that the processor was in a low-power mode</span>
<a name="l00312"></a>00312 <span class="comment">                                    when a debug exception occurred */</span>
<a name="l00313"></a>00313         uint64_t halt:1;<span class="comment"></span>
<a name="l00314"></a><a class="code" href="unioncvmx__debug__register__t.html#a6df71ed437f69acfbcf8fd106740c577">00314</a> <span class="comment">                /**&lt; Indicates that the internal processor system bus clock</span>
<a name="l00315"></a>00315 <span class="comment">                                    was stopped when the debug exception occurred */</span>
<a name="l00316"></a>00316         uint64_t countdm:1;<span class="comment"></span>
<a name="l00317"></a><a class="code" href="unioncvmx__debug__register__t.html#a16d497545f87603cca7ff87f84d9791f">00317</a> <span class="comment">                /**&lt; Controls or indicates the Count register behavior in</span>
<a name="l00318"></a>00318 <span class="comment">                                    Debug Mode. Implementations can have fixed</span>
<a name="l00319"></a>00319 <span class="comment">                                    behavior, in which case this bit is read-only (R), or</span>
<a name="l00320"></a>00320 <span class="comment">                                    the implementation can allow this bit to control the</span>
<a name="l00321"></a>00321 <span class="comment">                                    behavior, in which case this bit is read/write (R/W).</span>
<a name="l00322"></a>00322 <span class="comment">                                    The reset value of this bit indicates the behavior after</span>
<a name="l00323"></a>00323 <span class="comment">                                    reset, and depends on the implementation.</span>
<a name="l00324"></a>00324 <span class="comment">                                    Encoding of the bit is:</span>
<a name="l00325"></a>00325 <span class="comment">                                    - 0      Count register stopped in Debug Mode Count register is running in Debug</span>
<a name="l00326"></a>00326 <span class="comment">                                    - 1      Mode</span>
<a name="l00327"></a>00327 <span class="comment">                                    This bit is read-only (R) and reads as zero if not implemented. */</span>
<a name="l00328"></a>00328         uint64_t ibusep:1;<span class="comment"></span>
<a name="l00329"></a><a class="code" href="unioncvmx__debug__register__t.html#a033deab047e1d95a4eb1687efe95a940">00329</a> <span class="comment">                /**&lt; Indicates if a Bus Error exception is pending from an</span>
<a name="l00330"></a>00330 <span class="comment">                                    instruction fetch. Set when an instruction fetch bus</span>
<a name="l00331"></a>00331 <span class="comment">                                    error event occurs or a 1 is written to the bit by</span>
<a name="l00332"></a>00332 <span class="comment">                                    software. Cleared when a Bus Error exception on an</span>
<a name="l00333"></a>00333 <span class="comment">                                    instruction fetch is taken by the processor. If IBusEP</span>
<a name="l00334"></a>00334 <span class="comment">                                    is set when IEXI is cleared, a Bus Error exception on</span>
<a name="l00335"></a>00335 <span class="comment">                                    an instruction fetch is taken by the processor, and</span>
<a name="l00336"></a>00336 <span class="comment">                                    IBusEP is cleared.</span>
<a name="l00337"></a>00337 <span class="comment">                                    In Debug Mode, a Bus Error exception applies to a</span>
<a name="l00338"></a>00338 <span class="comment">                                    Debug Mode Bus Error exception.</span>
<a name="l00339"></a>00339 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00340"></a>00340 <span class="comment">                                    implemented. */</span>
<a name="l00341"></a>00341         uint64_t mcheckp:1;<span class="comment"></span>
<a name="l00342"></a><a class="code" href="unioncvmx__debug__register__t.html#a7bbdd1ac9e38f0a6e7d4e33b444f38bf">00342</a> <span class="comment">                /**&lt; Indicates if a Machine Check exception is pending.</span>
<a name="l00343"></a>00343 <span class="comment">                                    Set when a machine check event occurs or a 1 is</span>
<a name="l00344"></a>00344 <span class="comment">                                    written to the bit by software. Cleared when a</span>
<a name="l00345"></a>00345 <span class="comment">                                    Machine Check exception is taken by the processor.</span>
<a name="l00346"></a>00346 <span class="comment">                                    If MCheckP is set when IEXI is cleared, a Machine</span>
<a name="l00347"></a>00347 <span class="comment">                                    Check exception is taken by the processor, and</span>
<a name="l00348"></a>00348 <span class="comment">                                    MCheckP is cleared.</span>
<a name="l00349"></a>00349 <span class="comment">                                    In Debug Mode, a Machine Check exception applies</span>
<a name="l00350"></a>00350 <span class="comment">                                    to a Debug Mode Machine Check exception.</span>
<a name="l00351"></a>00351 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00352"></a>00352 <span class="comment">                                    implemented. */</span>
<a name="l00353"></a>00353         uint64_t cacheep:1;<span class="comment"></span>
<a name="l00354"></a><a class="code" href="unioncvmx__debug__register__t.html#a8e6ad05d618b7a419a2c28c4e548b29c">00354</a> <span class="comment">                /**&lt; Indicates if a Cache Error is pending. Set when a</span>
<a name="l00355"></a>00355 <span class="comment">                                    cache error event occurs or a 1 is written to the bit by</span>
<a name="l00356"></a>00356 <span class="comment">                                    software. Cleared when a Cache Error exception is</span>
<a name="l00357"></a>00357 <span class="comment">                                    taken by the processor. If CacheEP is set when IEXI</span>
<a name="l00358"></a>00358 <span class="comment">                                    is cleared, a Cache Error exception is taken by the</span>
<a name="l00359"></a>00359 <span class="comment">                                    processor, and CacheEP is cleared.</span>
<a name="l00360"></a>00360 <span class="comment">                                    In Debug Mode, a Cache Error exception applies to a</span>
<a name="l00361"></a>00361 <span class="comment">                                    Debug Mode Cache Error exception.</span>
<a name="l00362"></a>00362 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00363"></a>00363 <span class="comment">                                    implemented. */</span>
<a name="l00364"></a>00364         uint64_t dbusep:1;<span class="comment"></span>
<a name="l00365"></a><a class="code" href="unioncvmx__debug__register__t.html#a8b1fde4a2a8a9cf234cd9b830f23c41f">00365</a> <span class="comment">                /**&lt; Indicates if a Data Access Bus Error exception is</span>
<a name="l00366"></a>00366 <span class="comment">                                    pending. Set when a data access bus error event</span>
<a name="l00367"></a>00367 <span class="comment">                                    occurs or a 1 is written to the bit by software. Cleared</span>
<a name="l00368"></a>00368 <span class="comment">                                    when a Bus Error exception on data access is taken by</span>
<a name="l00369"></a>00369 <span class="comment">                                    the processor. If DBusEP is set when IEXI is cleared,</span>
<a name="l00370"></a>00370 <span class="comment">                                    a Bus Error exception on data access is taken by the</span>
<a name="l00371"></a>00371 <span class="comment">                                    processor, and DBusEP is cleared.</span>
<a name="l00372"></a>00372 <span class="comment">                                    In Debug Mode, a Bus Error exception applies to a</span>
<a name="l00373"></a>00373 <span class="comment">                                    Debug Mode Bus Error exception.</span>
<a name="l00374"></a>00374 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00375"></a>00375 <span class="comment">                                    implemented. */</span>
<a name="l00376"></a>00376         uint64_t iexi:1;<span class="comment"></span>
<a name="l00377"></a><a class="code" href="unioncvmx__debug__register__t.html#a0b0566f910be1fe3c94ae7c87fd46a74">00377</a> <span class="comment">                /**&lt; An Imprecise Error eXception Inhibit (IEXI) controls</span>
<a name="l00378"></a>00378 <span class="comment">                                    exceptions taken due to imprecise error indications.</span>
<a name="l00379"></a>00379 <span class="comment">                                    Set when the processor takes a debug exception or an</span>
<a name="l00380"></a>00380 <span class="comment">                                    exception in Debug Mode occurs. Cleared by</span>
<a name="l00381"></a>00381 <span class="comment">                                    execution of the DERET instruction. Otherwise</span>
<a name="l00382"></a>00382 <span class="comment">                                    modifiable by Debug Mode software.</span>
<a name="l00383"></a>00383 <span class="comment">                                    When IEXI is set, then the imprecise error exceptions</span>
<a name="l00384"></a>00384 <span class="comment">                                    from bus errors on instruction fetches or data</span>
<a name="l00385"></a>00385 <span class="comment">                                    accesses, cache errors, or machine checks are</span>
<a name="l00386"></a>00386 <span class="comment">                                    inhibited and deferred until the bit is cleared.</span>
<a name="l00387"></a>00387 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00388"></a>00388 <span class="comment">                                    implemented. */</span>
<a name="l00389"></a>00389         uint64_t ddbsimpr:1;<span class="comment"></span>
<a name="l00390"></a><a class="code" href="unioncvmx__debug__register__t.html#ae5a40be8f23b108bd83eb130ed9e4320">00390</a> <span class="comment">                /**&lt; Indicates that a Debug Data Break Store Imprecise</span>
<a name="l00391"></a>00391 <span class="comment">                                    exception due to a store was the cause of the debug</span>
<a name="l00392"></a>00392 <span class="comment">                                    exception, or that an imprecise data hardware break</span>
<a name="l00393"></a>00393 <span class="comment">                                    due to a store was indicated after another debug</span>
<a name="l00394"></a>00394 <span class="comment">                                    exception occurred. Cleared on exception in Debug</span>
<a name="l00395"></a>00395 <span class="comment">                                    Mode.</span>
<a name="l00396"></a>00396 <span class="comment">                                        - 0 No match of an imprecise data hardware breakpoint on store</span>
<a name="l00397"></a>00397 <span class="comment">                                        - 1 Match of imprecise data hardware breakpoint on store</span>
<a name="l00398"></a>00398 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00399"></a>00399 <span class="comment">                                    implemented. */</span>
<a name="l00400"></a>00400         uint64_t ddblimpr:1;<span class="comment"></span>
<a name="l00401"></a><a class="code" href="unioncvmx__debug__register__t.html#afabc260c5a0ffff4bfc52d51ae24f7b7">00401</a> <span class="comment">                /**&lt; Indicates that a Debug Data Break Load Imprecise</span>
<a name="l00402"></a>00402 <span class="comment">                                    exception due to a load was the cause of the debug</span>
<a name="l00403"></a>00403 <span class="comment">                                    exception, or that an imprecise data hardware break</span>
<a name="l00404"></a>00404 <span class="comment">                                    due to a load was indicated after another debug</span>
<a name="l00405"></a>00405 <span class="comment">                                    exception occurred. Cleared on exception in Debug</span>
<a name="l00406"></a>00406 <span class="comment">                                    Mode.</span>
<a name="l00407"></a>00407 <span class="comment">                                        - 0 No match of an imprecise data hardware breakpoint on load</span>
<a name="l00408"></a>00408 <span class="comment">                                        - 1 Match of imprecise data hardware breakpoint on load</span>
<a name="l00409"></a>00409 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00410"></a>00410 <span class="comment">                                    implemented. */</span>
<a name="l00411"></a>00411         uint64_t ejtagver:3;<span class="comment"></span>
<a name="l00412"></a><a class="code" href="unioncvmx__debug__register__t.html#a107d00376e1a50d0a362b3d5abcdd65d">00412</a> <span class="comment">                /**&lt; Provides the EJTAG version.</span>
<a name="l00413"></a>00413 <span class="comment">                                        - 0      Version 1 and 2.0</span>
<a name="l00414"></a>00414 <span class="comment">                                        - 1      Version 2.5</span>
<a name="l00415"></a>00415 <span class="comment">                                        - 2      Version 2.6</span>
<a name="l00416"></a>00416 <span class="comment">                                        - 3-7    Reserved */</span>
<a name="l00417"></a>00417         uint64_t dexccode:5;<span class="comment"></span>
<a name="l00418"></a><a class="code" href="unioncvmx__debug__register__t.html#a349337c7dd0941e1220316dbad2f3760">00418</a> <span class="comment">                /**&lt; Indicates the cause of the latest exception in Debug</span>
<a name="l00419"></a>00419 <span class="comment">                                    Mode.</span>
<a name="l00420"></a>00420 <span class="comment">                                    The field is encoded as the ExcCode field in the</span>
<a name="l00421"></a>00421 <span class="comment">                                    Cause register for those exceptions that can occur in</span>
<a name="l00422"></a>00422 <span class="comment">                                    Debug Mode (the encoding is shown in MIPS32 and</span>
<a name="l00423"></a>00423 <span class="comment">                                    MIPS64 specifications), with addition of code 30</span>
<a name="l00424"></a>00424 <span class="comment">                                    with the mnemonic CacheErr for cache errors and the</span>
<a name="l00425"></a>00425 <span class="comment">                                    use of code 9 with mnemonic Bp for the SDBBP</span>
<a name="l00426"></a>00426 <span class="comment">                                    instruction.</span>
<a name="l00427"></a>00427 <span class="comment">                                    This value is undefined after a debug exception. */</span>
<a name="l00428"></a>00428         uint64_t nosst:1;<span class="comment"></span>
<a name="l00429"></a><a class="code" href="unioncvmx__debug__register__t.html#a8dc9a13ba021e462b5afe80d54007853">00429</a> <span class="comment">                /**&lt; Indicates whether the single-step feature controllable</span>
<a name="l00430"></a>00430 <span class="comment">                                    by the SSt bit is available in this implementation:</span>
<a name="l00431"></a>00431 <span class="comment">                                          - 0      Single-step feature available</span>
<a name="l00432"></a>00432 <span class="comment">                                          - 1      No single-step feature available</span>
<a name="l00433"></a>00433 <span class="comment">                                    A minimum number of hardware instruction</span>
<a name="l00434"></a>00434 <span class="comment">                                    breakpoints must be available if no single-step</span>
<a name="l00435"></a>00435 <span class="comment">                                    feature is implemented in hardware. Refer to Section</span>
<a name="l00436"></a>00436 <span class="comment">                                    4.8.1 on page 69 for more information. */</span>
<a name="l00437"></a>00437         uint64_t sst:1;<span class="comment"></span>
<a name="l00438"></a><a class="code" href="unioncvmx__debug__register__t.html#a31d6c353e10e64fd1628352de0f1272a">00438</a> <span class="comment">                /**&lt; Controls whether single-step feature is enabled:</span>
<a name="l00439"></a>00439 <span class="comment">                                          - 0       No enable of single-step feature</span>
<a name="l00440"></a>00440 <span class="comment">                                          - 1       Single-step feature enabled</span>
<a name="l00441"></a>00441 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00442"></a>00442 <span class="comment">                                    implemented due to no single-step feature (NoSSt is</span>
<a name="l00443"></a>00443 <span class="comment">                                    1). */</span>
<a name="l00444"></a>00444         uint64_t rsrvd2:2;<span class="comment"></span>
<a name="l00445"></a><a class="code" href="unioncvmx__debug__register__t.html#ae6d65d033a7332e5e9ef05b2d4764c20">00445</a> <span class="comment">                /**&lt; Must be zero */</span>
<a name="l00446"></a>00446         uint64_t dint:1;<span class="comment"></span>
<a name="l00447"></a><a class="code" href="unioncvmx__debug__register__t.html#affaba515b350721d24314e005d0152ae">00447</a> <span class="comment">                /**&lt; Indicates that a Debug Interrupt exception occurred.</span>
<a name="l00448"></a>00448 <span class="comment">                                    Cleared on exception in Debug Mode.</span>
<a name="l00449"></a>00449 <span class="comment">                                          - 0       No Debug Interrupt exception</span>
<a name="l00450"></a>00450 <span class="comment">                                          - 1       Debug Interrupt exception</span>
<a name="l00451"></a>00451 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00452"></a>00452 <span class="comment">                                    implemented. */</span>
<a name="l00453"></a>00453         uint64_t dib:1;<span class="comment"></span>
<a name="l00454"></a><a class="code" href="unioncvmx__debug__register__t.html#af5594ca4514cc273a1bc8d8a800df632">00454</a> <span class="comment">                /**&lt; Indicates that a Debug Instruction Break exception</span>
<a name="l00455"></a>00455 <span class="comment">                                    occurred. Cleared on exception in Debug Mode.</span>
<a name="l00456"></a>00456 <span class="comment">                                          - 0       No Debug Instruction Break exception</span>
<a name="l00457"></a>00457 <span class="comment">                                          - 1       Debug Instruction Break exception</span>
<a name="l00458"></a>00458 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00459"></a>00459 <span class="comment">                                    implemented. */</span>
<a name="l00460"></a>00460         uint64_t ddbs:1;<span class="comment"></span>
<a name="l00461"></a><a class="code" href="unioncvmx__debug__register__t.html#abc9997da5ebc42383f6e27e0a4ee06e2">00461</a> <span class="comment">                /**&lt; Indicates that a Debug Data Break Store exception</span>
<a name="l00462"></a>00462 <span class="comment">                                    occurred on a store due to a precise data hardware</span>
<a name="l00463"></a>00463 <span class="comment">                                    break. Cleared on exception in Debug Mode.</span>
<a name="l00464"></a>00464 <span class="comment">                                          - 0       No Debug Data Break Store Exception</span>
<a name="l00465"></a>00465 <span class="comment">                                          - 1       Debug Data Break Store Exception</span>
<a name="l00466"></a>00466 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00467"></a>00467 <span class="comment">                                    implemented. */</span>
<a name="l00468"></a>00468         uint64_t ddbl:1;<span class="comment"></span>
<a name="l00469"></a><a class="code" href="unioncvmx__debug__register__t.html#aac224dd796f712c78e5963fde7ebba1b">00469</a> <span class="comment">                /**&lt; Indicates that a Debug Data Break Load exception</span>
<a name="l00470"></a>00470 <span class="comment">                                    occurred on a load due to a precise data hardware</span>
<a name="l00471"></a>00471 <span class="comment">                                    break. Cleared on exception in Debug Mode.</span>
<a name="l00472"></a>00472 <span class="comment">                                          - 0       No Debug Data Break Store Exception</span>
<a name="l00473"></a>00473 <span class="comment">                                          - 1       Debug Data Break Store Exception</span>
<a name="l00474"></a>00474 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00475"></a>00475 <span class="comment">                                    implemented. */</span>
<a name="l00476"></a>00476         uint64_t dbp:1;<span class="comment"></span>
<a name="l00477"></a><a class="code" href="unioncvmx__debug__register__t.html#a6efd07fde249dfd53c4f71f24369964d">00477</a> <span class="comment">                /**&lt; Indicates that a Debug Breakpoint exception</span>
<a name="l00478"></a>00478 <span class="comment">                                    occurred. Cleared on exception in Debug Mode.</span>
<a name="l00479"></a>00479 <span class="comment">                                          - 0      No Debug Breakpoint exception</span>
<a name="l00480"></a>00480 <span class="comment">                                          - 1      Debug Breakpoint exception */</span>
<a name="l00481"></a>00481         uint64_t dss:1;<span class="comment"></span>
<a name="l00482"></a><a class="code" href="unioncvmx__debug__register__t.html#af92d7343872672acef713f59866d74c5">00482</a> <span class="comment">                /**&lt; Indicates that a Debug Single Step exception</span>
<a name="l00483"></a>00483 <span class="comment">                                    occurred. Cleared on exception in Debug Mode.</span>
<a name="l00484"></a>00484 <span class="comment">                                          - 0       No debug single-step exception</span>
<a name="l00485"></a>00485 <span class="comment">                                          - 1       Debug single-step exception</span>
<a name="l00486"></a>00486 <span class="comment">                                    This bit is read-only (R) and reads as zero if not</span>
<a name="l00487"></a>00487 <span class="comment">                                    implemented. */</span>
<a name="l00488"></a>00488     } <a class="code" href="cvmx-coremask_8c.html#a7cc33a7fd56e1ab82f778fe3f0e88c25">s</a>;
<a name="l00489"></a>00489 } <a class="code" href="unioncvmx__debug__register__t.html">cvmx_debug_register_t</a>;
<a name="l00490"></a>00490 
<a name="l00491"></a><a class="code" href="structcvmx__debug__comm__t.html">00491</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00492"></a>00492     void (*init) (void);
<a name="l00493"></a>00493     void (*install_break_handler) (void);
<a name="l00494"></a><a class="code" href="structcvmx__debug__comm__t.html#a7c3c3c065e87e17ba7f88db44c6516df">00494</a>     <span class="keywordtype">int</span> needs_proxy;
<a name="l00495"></a>00495     int (*getpacket) (<span class="keywordtype">char</span> *, size_t);
<a name="l00496"></a>00496     int (*putpacket) (<span class="keywordtype">char</span> *);
<a name="l00497"></a>00497     int (*wait_for_resume) (<span class="keyword">volatile</span> <a class="code" href="structcvmx__debug__core__context__t.html">cvmx_debug_core_context_t</a> *);
<a name="l00498"></a>00498     void (*change_core) (int, int);
<a name="l00499"></a>00499 } <a class="code" href="structcvmx__debug__comm__t.html">cvmx_debug_comm_t</a>;
<a name="l00500"></a>00500 
<a name="l00501"></a>00501 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00503"></a>00503 }
<a name="l00504"></a>00504 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00505"></a>00505 <span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span>
<a name="l00507"></a>00507 <span class="preprocessor">#endif </span><span class="comment">/* __CVMX_DEBUG_H__ */</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
