

================================================================
== Vivado HLS Report for 'exp_33_17_s'
================================================================
* Date:           Thu May  2 10:26:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W32_16f10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    303|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     474|    174|    -|
|Memory           |        5|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        4|      -|     707|    162|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|     12|    1181|    639|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      5|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |cnn_mul_47ns_50nsjbC_U18  |cnn_mul_47ns_50nsjbC  |        0|      6|  237|  87|    0|
    |cnn_mul_50ns_50nskbM_U19  |cnn_mul_50ns_50nskbM  |        0|      6|  237|  87|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                     |                      |        0|     12|  474| 174|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U  |exp_33_17_s_exp_xibs  |        2|  0|   0|    0|   256|   50|     1|        12800|
    |f_x_msb_3_table_V_U    |exp_33_17_s_f_x_mg8j  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |f_x_msb_2_table_V_U    |exp_33_17_s_f_x_mhbi  |        2|  0|   0|    0|   256|   46|     1|        11776|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |        5|  0|   0|    0|   544|  128|     3|        25600|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ret_V_4_fu_752_p2          |     +    |      0|  0|   8|          57|          57|
    |ret_V_5_fu_761_p2          |     +    |      0|  0|   8|          57|          57|
    |ret_V_fu_676_p2            |     +    |      0|  0|  15|           9|           9|
    |y_l_V_fu_802_p2            |     +    |      0|  0|  57|          50|          50|
    |and_ln281_fu_545_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln281_1_fu_539_p2     |   icmp   |      0|  0|  18|          23|          20|
    |icmp_ln281_fu_533_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln456_1_fu_884_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln456_fu_868_p2       |   icmp   |      0|  0|   8|           2|           1|
    |or_ln281_10_fu_611_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln281_11_fu_617_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln281_12_fu_623_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln281_13_fu_629_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln281_14_fu_635_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln281_15_fu_641_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln281_16_fu_647_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln281_17_fu_653_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln281_18_fu_830_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln281_1_fu_557_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln281_2_fu_563_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln281_3_fu_569_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln281_4_fu_575_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln281_5_fu_581_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln281_6_fu_587_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln281_7_fu_593_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln281_8_fu_599_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln281_9_fu_605_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln281_fu_551_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln456_1_fu_890_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln456_fu_862_p2         |    or    |      0|  0|   2|           2|           2|
    |ap_return                  |  select  |      0|  0|  33|           1|          32|
    |p_Val2_18_fu_834_p3        |  select  |      0|  0|  46|           1|          46|
    |select_ln282_fu_822_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln278_10_fu_381_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_11_fu_395_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_12_fu_409_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_13_fu_423_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_14_fu_437_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_15_fu_451_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_16_fu_465_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_17_fu_479_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_18_fu_493_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_1_fu_255_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_2_fu_269_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_3_fu_283_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_4_fu_297_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_5_fu_311_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_6_fu_325_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_7_fu_339_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_8_fu_353_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_9_fu_367_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln278_fu_241_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln282_fu_817_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 303|         254|         326|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_1002         |  50|   0|   50|          0|
    |exp_x_msb_2_3_4_lsb_s_reg_997  |  50|   0|   50|          0|
    |f_x_msb_3_V_reg_955            |  32|   0|   32|          0|
    |or_ln281_17_reg_950            |   1|   0|    1|          0|
    |or_ln281_8_reg_945             |   1|   0|    1|          0|
    |p_Result_18_reg_920            |   7|   0|    7|          0|
    |ret_V_reg_960                  |   9|   0|    9|          0|
    |rhs_V_3_reg_972                |  37|   0|   47|         10|
    |rhs_V_3_reg_972_pp0_iter3_reg  |  37|   0|   47|         10|
    |tmp_V_1_reg_930                |   5|   0|    5|          0|
    |tmp_V_1_reg_930_pp0_iter1_reg  |   5|   0|    5|          0|
    |tmp_V_reg_925                  |   8|   0|    8|          0|
    |tmp_reg_914                    |   1|   0|    1|          0|
    |tmp_s_reg_987                  |  45|   0|   45|          0|
    |trunc_ln612_2_reg_966          |  41|   0|   41|          0|
    |y_lo_s_V_reg_1018              |  48|   0|   48|          0|
    |exp_x_msb_1_V_reg_1002         |   1|   1|   50|          0|
    |or_ln281_17_reg_950            |  64|  32|    1|          0|
    |or_ln281_8_reg_945             |  64|  32|    1|          0|
    |p_Result_18_reg_920            |  64|  32|    7|          0|
    |ret_V_reg_960                  |  64|  32|    9|          0|
    |tmp_reg_914                    |  64|  32|    1|          0|
    |trunc_ln612_2_reg_966          |   1|   1|   41|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 707| 162|  515|         20|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  exp<33, 17> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  exp<33, 17> | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  exp<33, 17> | return value |
|ap_done    | out |    1| ap_ctrl_hs |  exp<33, 17> | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  exp<33, 17> | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  exp<33, 17> | return value |
|ap_return  | out |   33| ap_ctrl_hs |  exp<33, 17> | return value |
|x_V        |  in |   33|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_V_read = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %x_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:269]   --->   Operation 9 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_l_V = sext i33 %x_V_read to i47" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:269]   --->   Operation 10 'sext' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_27 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %x_V_read, i32 16, i32 20)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:272]   --->   Operation 11 'partselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i33 %x_V_read to i16" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 12 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_28 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %trunc_ln612, i7 0)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 13 'bitconcatenate' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %x_V_read, i32 32)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 20)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 15 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%xor_ln278 = xor i1 %tmp, %p_Result_s" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 16 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 21)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 17 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%xor_ln278_1 = xor i1 %tmp, %p_Result_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 18 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 22)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 19 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_2 = xor i1 %tmp, %p_Result_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 20 'xor' 'xor_ln278_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 23)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 21 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_3 = xor i1 %tmp, %p_Result_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 22 'xor' 'xor_ln278_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 24)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 23 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_4 = xor i1 %tmp, %p_Result_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 24 'xor' 'xor_ln278_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 25)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 25 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%xor_ln278_5 = xor i1 %tmp, %p_Result_5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 26 'xor' 'xor_ln278_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 26)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 27 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%xor_ln278_6 = xor i1 %tmp, %p_Result_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 28 'xor' 'xor_ln278_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 27)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 29 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_7 = xor i1 %tmp, %p_Result_7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 30 'xor' 'xor_ln278_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 28)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 31 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_8 = xor i1 %tmp, %p_Result_8" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 32 'xor' 'xor_ln278_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 29)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 33 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_9 = xor i1 %tmp, %p_Result_9" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 34 'xor' 'xor_ln278_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%p_Result_s_56 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 30)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 35 'bitselect' 'p_Result_s_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%xor_ln278_10 = xor i1 %tmp, %p_Result_s_56" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 36 'xor' 'xor_ln278_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 31)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 37 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%xor_ln278_11 = xor i1 %tmp, %p_Result_10" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 38 'xor' 'xor_ln278_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 32)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 39 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_12 = xor i1 %tmp, %p_Result_11" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 40 'xor' 'xor_ln278_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 33)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 41 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_13 = xor i1 %tmp, %p_Result_12" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 42 'xor' 'xor_ln278_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 34)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 43 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_14 = xor i1 %tmp, %p_Result_13" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 44 'xor' 'xor_ln278_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 35)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 45 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%xor_ln278_15 = xor i1 %tmp, %p_Result_14" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 46 'xor' 'xor_ln278_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 36)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 47 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%xor_ln278_16 = xor i1 %tmp, %p_Result_15" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 48 'xor' 'xor_ln278_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 37)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 49 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%xor_ln278_17 = xor i1 %tmp, %p_Result_16" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 50 'xor' 'xor_ln278_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %x_l_V, i32 38)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 51 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%xor_ln278_18 = xor i1 %tmp, %p_Result_17" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 52 'xor' 'xor_ln278_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_18 = call i7 @_ssdm_op_PartSelect.i7.i33.i32.i32(i33 %x_V_read, i32 13, i32 19)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:289]   --->   Operation 53 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i33.i32.i32(i33 %x_V_read, i32 5, i32 12)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:291]   --->   Operation 54 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i33 %x_V_read to i5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:293]   --->   Operation 55 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %tmp_V_1 to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 56 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_ad = getelementptr [32 x i32]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 57 'getelementptr' 'f_x_msb_3_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 58 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %tmp_V to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 59 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_ad = getelementptr [256 x i46]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 60 'getelementptr' 'f_x_msb_2_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 61 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln281 = icmp eq i5 %p_Result_27, 15" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 62 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.44ns)   --->   "%icmp_ln281_1 = icmp ugt i23 %p_Result_28, -483309" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 63 'icmp' 'icmp_ln281_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%and_ln281 = and i1 %icmp_ln281_1, %icmp_ln281" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 64 'and' 'and_ln281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%or_ln281 = or i1 %xor_ln278, %xor_ln278_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 65 'or' 'or_ln281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%or_ln281_1 = or i1 %xor_ln278_3, %xor_ln278_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 66 'or' 'or_ln281_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_2 = or i1 %or_ln281_1, %xor_ln278_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 67 'or' 'or_ln281_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_3 = or i1 %or_ln281_2, %or_ln281" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 68 'or' 'or_ln281_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%or_ln281_4 = or i1 %xor_ln278_5, %xor_ln278_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 69 'or' 'or_ln281_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%or_ln281_5 = or i1 %xor_ln278_8, %xor_ln278_9" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 70 'or' 'or_ln281_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_6 = or i1 %or_ln281_5, %xor_ln278_7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 71 'or' 'or_ln281_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%or_ln281_7 = or i1 %or_ln281_6, %or_ln281_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 72 'or' 'or_ln281_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_8 = or i1 %or_ln281_7, %or_ln281_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 73 'or' 'or_ln281_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%or_ln281_9 = or i1 %xor_ln278_10, %xor_ln278_11" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 74 'or' 'or_ln281_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%or_ln281_10 = or i1 %xor_ln278_13, %xor_ln278_14" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 75 'or' 'or_ln281_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_11 = or i1 %or_ln281_10, %xor_ln278_12" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 76 'or' 'or_ln281_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_12 = or i1 %or_ln281_11, %or_ln281_9" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 77 'or' 'or_ln281_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%or_ln281_13 = or i1 %xor_ln278_15, %xor_ln278_16" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 78 'or' 'or_ln281_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%or_ln281_14 = or i1 %xor_ln278_18, %and_ln281" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 79 'or' 'or_ln281_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_15 = or i1 %or_ln281_14, %xor_ln278_17" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 80 'or' 'or_ln281_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%or_ln281_16 = or i1 %or_ln281_15, %or_ln281_13" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 81 'or' 'or_ln281_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_17 = or i1 %or_ln281_16, %or_ln281_12" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 82 'or' 'or_ln281_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 83 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 84 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_30 = call i5 @_ssdm_op_PartSelect.i5.i46.i32.i32(i46 %f_x_msb_2_V, i32 41, i32 45)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:370]   --->   Operation 85 'partselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V = zext i5 %p_Result_30 to i9" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 86 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %tmp_V to i9" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 87 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.91ns)   --->   "%ret_V = add i9 %lhs_V, %rhs_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 88 'add' 'ret_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln612_2 = trunc i46 %f_x_msb_2_V to i41" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:374]   --->   Operation 89 'trunc' 'trunc_ln612_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.62>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V, i3 0)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 90 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_31 = call i50 @_ssdm_op_BitConcatenate.i50.i9.i41(i9 %ret_V, i41 %trunc_ln612_2)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:374]   --->   Operation 91 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i50 %p_Result_31 to i97" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 92 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i47 %rhs_V_3 to i97" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 93 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (8.62ns)   --->   "%r_V_4 = mul i97 %zext_ln1118, %zext_ln1116" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 94 'mul' 'r_V_4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.62>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_29 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp, i7 %p_Result_18)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:289]   --->   Operation 95 'bitconcatenate' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (8.62ns)   --->   "%r_V_4 = mul i97 %zext_ln1118, %zext_ln1116" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 96 'mul' 'r_V_4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = call i45 @_ssdm_op_PartSelect.i45.i97.i32.i32(i97 %r_V_4, i32 52, i32 96)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:377]   --->   Operation 97 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %p_Result_29 to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 98 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [256 x i50]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 99 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 100 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 5.13>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i45 %tmp_s to i57" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 101 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6(i9 %ret_V, i41 %trunc_ln612_2, i6 0)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 102 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i56 %rhs_V_1 to i57" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 103 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_4 = add i57 %lhs_V_1, %zext_ln728" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 104 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i47 %rhs_V_3 to i57" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 105 'zext' 'zext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (5.13ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i57 %zext_ln703_4, %ret_V_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 106 'add' 'ret_V_5' <Predicate = true> <Delay = 5.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_s = call i50 @_ssdm_op_PartSelect.i50.i57.i32.i32(i57 %ret_V_5, i32 6, i32 55)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 107 'partselect' 'exp_x_msb_2_3_4_lsb_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 108 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 8.62>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%r_V = zext i50 %exp_x_msb_1_V to i100" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 109 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i50 %exp_x_msb_2_3_4_lsb_s to i100" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 110 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (8.62ns)   --->   "%r_V_5 = mul i100 %r_V, %zext_ln1118_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 111 'mul' 'r_V_5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 112 [1/2] (8.62ns)   --->   "%r_V_5 = mul i100 %r_V, %zext_ln1118_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 112 'mul' 'r_V_5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i48 @_ssdm_op_PartSelect.i48.i100.i32.i32(i100 %r_V_5, i32 52, i32 99)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:448]   --->   Operation 113 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str517) nounwind" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 114 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i48 %y_lo_s_V to i50" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:449]   --->   Operation 115 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (3.15ns)   --->   "%y_l_V = add i50 %zext_ln703, %exp_x_msb_1_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:449]   --->   Operation 116 'add' 'y_l_V' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%y_V = call i46 @_ssdm_op_PartSelect.i46.i50.i32.i32(i50 %y_l_V, i32 4, i32 49)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:450]   --->   Operation 117 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%xor_ln282 = xor i1 %tmp, true" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:282]   --->   Operation 118 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%select_ln282 = select i1 %xor_ln282, i46 -1, i46 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:282]   --->   Operation 119 'select' 'select_ln282' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln281_18 = or i1 %or_ln281_17, %or_ln281_8" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 120 'or' 'or_ln281_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (1.11ns) (out node of the LUT)   --->   "%p_Val2_18 = select i1 %or_ln281_18, i46 %select_ln282, i46 %y_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 121 'select' 'p_Val2_18' <Predicate = true> <Delay = 1.11> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln456)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i46.i32.i32(i46 %p_Val2_18, i32 44, i32 45)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 122 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln456)   --->   "%tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i46.i32.i32(i46 %p_Val2_18, i32 42, i32 43)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 123 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln456)   --->   "%or_ln456 = or i2 %tmp_4, %tmp_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 124 'or' 'or_ln456' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln456 = icmp ne i2 %or_ln456, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 125 'icmp' 'icmp_ln456' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i46.i32.i32(i46 %p_Val2_18, i32 39, i32 41)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 126 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.13ns)   --->   "%icmp_ln456_1 = icmp ne i3 %tmp_5, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 127 'icmp' 'icmp_ln456_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%or_ln456_1 = or i1 %icmp_ln456_1, %icmp_ln456" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:456]   --->   Operation 128 'or' 'or_ln456_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_1 = call i33 @_ssdm_op_PartSelect.i33.i46.i32.i32(i46 %p_Val2_18, i32 7, i32 39)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:468]   --->   Operation 129 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_3 = select i1 %or_ln456_1, i33 4294967295, i33 %tmp_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:468]   --->   Operation 130 'select' 'r_V_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "ret i33 %r_V_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 131 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read              (read          ) [ 000000000]
x_l_V                 (sext          ) [ 000000000]
p_Result_27           (partselect    ) [ 000000000]
trunc_ln612           (trunc         ) [ 000000000]
p_Result_28           (bitconcatenate) [ 000000000]
tmp                   (bitselect     ) [ 011111111]
p_Result_s            (bitselect     ) [ 000000000]
xor_ln278             (xor           ) [ 000000000]
p_Result_1            (bitselect     ) [ 000000000]
xor_ln278_1           (xor           ) [ 000000000]
p_Result_2            (bitselect     ) [ 000000000]
xor_ln278_2           (xor           ) [ 000000000]
p_Result_3            (bitselect     ) [ 000000000]
xor_ln278_3           (xor           ) [ 000000000]
p_Result_4            (bitselect     ) [ 000000000]
xor_ln278_4           (xor           ) [ 000000000]
p_Result_5            (bitselect     ) [ 000000000]
xor_ln278_5           (xor           ) [ 000000000]
p_Result_6            (bitselect     ) [ 000000000]
xor_ln278_6           (xor           ) [ 000000000]
p_Result_7            (bitselect     ) [ 000000000]
xor_ln278_7           (xor           ) [ 000000000]
p_Result_8            (bitselect     ) [ 000000000]
xor_ln278_8           (xor           ) [ 000000000]
p_Result_9            (bitselect     ) [ 000000000]
xor_ln278_9           (xor           ) [ 000000000]
p_Result_s_56         (bitselect     ) [ 000000000]
xor_ln278_10          (xor           ) [ 000000000]
p_Result_10           (bitselect     ) [ 000000000]
xor_ln278_11          (xor           ) [ 000000000]
p_Result_11           (bitselect     ) [ 000000000]
xor_ln278_12          (xor           ) [ 000000000]
p_Result_12           (bitselect     ) [ 000000000]
xor_ln278_13          (xor           ) [ 000000000]
p_Result_13           (bitselect     ) [ 000000000]
xor_ln278_14          (xor           ) [ 000000000]
p_Result_14           (bitselect     ) [ 000000000]
xor_ln278_15          (xor           ) [ 000000000]
p_Result_15           (bitselect     ) [ 000000000]
xor_ln278_16          (xor           ) [ 000000000]
p_Result_16           (bitselect     ) [ 000000000]
xor_ln278_17          (xor           ) [ 000000000]
p_Result_17           (bitselect     ) [ 000000000]
xor_ln278_18          (xor           ) [ 000000000]
p_Result_18           (partselect    ) [ 011110000]
tmp_V                 (partselect    ) [ 011000000]
tmp_V_1               (trunc         ) [ 011100000]
zext_ln544            (zext          ) [ 000000000]
f_x_msb_3_table_V_ad  (getelementptr ) [ 011000000]
zext_ln544_1          (zext          ) [ 000000000]
f_x_msb_2_table_V_ad  (getelementptr ) [ 011000000]
icmp_ln281            (icmp          ) [ 000000000]
icmp_ln281_1          (icmp          ) [ 000000000]
and_ln281             (and           ) [ 000000000]
or_ln281              (or            ) [ 000000000]
or_ln281_1            (or            ) [ 000000000]
or_ln281_2            (or            ) [ 000000000]
or_ln281_3            (or            ) [ 000000000]
or_ln281_4            (or            ) [ 000000000]
or_ln281_5            (or            ) [ 000000000]
or_ln281_6            (or            ) [ 000000000]
or_ln281_7            (or            ) [ 000000000]
or_ln281_8            (or            ) [ 011111111]
or_ln281_9            (or            ) [ 000000000]
or_ln281_10           (or            ) [ 000000000]
or_ln281_11           (or            ) [ 000000000]
or_ln281_12           (or            ) [ 000000000]
or_ln281_13           (or            ) [ 000000000]
or_ln281_14           (or            ) [ 000000000]
or_ln281_15           (or            ) [ 000000000]
or_ln281_16           (or            ) [ 000000000]
or_ln281_17           (or            ) [ 011111111]
f_x_msb_3_V           (load          ) [ 010100000]
f_x_msb_2_V           (load          ) [ 000000000]
p_Result_30           (partselect    ) [ 000000000]
lhs_V                 (zext          ) [ 000000000]
rhs_V                 (zext          ) [ 000000000]
ret_V                 (add           ) [ 010111000]
trunc_ln612_2         (trunc         ) [ 010111000]
rhs_V_3               (bitconcatenate) [ 010011000]
p_Result_31           (bitconcatenate) [ 000000000]
zext_ln1116           (zext          ) [ 010010000]
zext_ln1118           (zext          ) [ 010010000]
p_Result_29           (bitconcatenate) [ 000000000]
r_V_4                 (mul           ) [ 000000000]
tmp_s                 (partselect    ) [ 010001000]
zext_ln544_2          (zext          ) [ 000000000]
exp_x_msb_1_table_V_s (getelementptr ) [ 010001000]
lhs_V_1               (zext          ) [ 000000000]
rhs_V_1               (bitconcatenate) [ 000000000]
zext_ln728            (zext          ) [ 000000000]
ret_V_4               (add           ) [ 000000000]
zext_ln703_4          (zext          ) [ 000000000]
ret_V_5               (add           ) [ 000000000]
exp_x_msb_2_3_4_lsb_s (partselect    ) [ 010000100]
exp_x_msb_1_V         (load          ) [ 010000111]
r_V                   (zext          ) [ 010000010]
zext_ln1118_1         (zext          ) [ 010000010]
r_V_5                 (mul           ) [ 000000000]
y_lo_s_V              (partselect    ) [ 010000001]
specpipeline_ln41     (specpipeline  ) [ 000000000]
zext_ln703            (zext          ) [ 000000000]
y_l_V                 (add           ) [ 000000000]
y_V                   (partselect    ) [ 000000000]
xor_ln282             (xor           ) [ 000000000]
select_ln282          (select        ) [ 000000000]
or_ln281_18           (or            ) [ 000000000]
p_Val2_18             (select        ) [ 000000000]
tmp_3                 (partselect    ) [ 000000000]
tmp_4                 (partselect    ) [ 000000000]
or_ln456              (or            ) [ 000000000]
icmp_ln456            (icmp          ) [ 000000000]
tmp_5                 (partselect    ) [ 000000000]
icmp_ln456_1          (icmp          ) [ 000000000]
or_ln456_1            (or            ) [ 000000000]
tmp_1                 (partselect    ) [ 000000000]
r_V_3                 (select        ) [ 000000000]
ret_ln867             (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i47.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i97.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i9.i41.i6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str517"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i33.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="x_V_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="33" slack="0"/>
<pin id="156" dir="0" index="1" bw="33" slack="0"/>
<pin id="157" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="f_x_msb_3_table_V_ad_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_ad/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="f_x_msb_2_table_V_ad_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="46" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_ad/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="exp_x_msb_1_table_V_s_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="50" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_s/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_l_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="33" slack="0"/>
<pin id="201" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_l_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_27_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="33" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="0" index="3" bw="6" slack="0"/>
<pin id="208" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_27/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln612_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="33" slack="0"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Result_28_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="23" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_28/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="33" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_s_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="33" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln278_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Result_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="33" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln278_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Result_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="33" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="xor_ln278_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Result_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="33" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xor_ln278_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_3/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Result_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="33" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="xor_ln278_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_4/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Result_5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="33" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xor_ln278_5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_5/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Result_6_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="33" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="xor_ln278_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_6/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Result_7_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="33" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="xor_ln278_7_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_7/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_8_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="33" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="xor_ln278_8_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_8/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="33" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="xor_ln278_9_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_9/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_s_56_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="33" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_56/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="xor_ln278_10_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_10/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Result_10_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="33" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="xor_ln278_11_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_11/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Result_11_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="33" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="xor_ln278_12_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_12/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Result_12_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="33" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="xor_ln278_13_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_13/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_13_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="33" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln278_14_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_14/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_14_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="33" slack="0"/>
<pin id="446" dir="0" index="2" bw="7" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="xor_ln278_15_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_15/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_Result_15_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="33" slack="0"/>
<pin id="460" dir="0" index="2" bw="7" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln278_16_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_16/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_Result_16_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="33" slack="0"/>
<pin id="474" dir="0" index="2" bw="7" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln278_17_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_17/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_Result_17_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="33" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="xor_ln278_18_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_18/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_Result_18_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="33" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_V_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="33" slack="0"/>
<pin id="512" dir="0" index="2" bw="4" slack="0"/>
<pin id="513" dir="0" index="3" bw="5" slack="0"/>
<pin id="514" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_V_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="33" slack="0"/>
<pin id="521" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln544_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln544_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln281_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln281_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="23" slack="0"/>
<pin id="541" dir="0" index="1" bw="23" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281_1/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln281_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln281/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="or_ln281_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln281_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_1/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln281_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_2/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln281_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_3/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln281_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_4/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln281_5_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_5/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="or_ln281_6_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_6/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln281_7_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_7/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln281_8_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_8/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln281_9_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_9/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln281_10_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_10/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln281_11_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_11/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln281_12_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_12/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="or_ln281_13_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_13/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln281_14_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_14/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="or_ln281_15_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_15/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="or_ln281_16_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_16/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_ln281_17_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_17/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Result_30_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="0" index="1" bw="46" slack="0"/>
<pin id="662" dir="0" index="2" bw="7" slack="0"/>
<pin id="663" dir="0" index="3" bw="7" slack="0"/>
<pin id="664" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_30/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="lhs_V_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="rhs_V_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="1"/>
<pin id="675" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="ret_V_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="trunc_ln612_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="46" slack="0"/>
<pin id="684" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612_2/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="rhs_V_3_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="47" slack="0"/>
<pin id="688" dir="0" index="1" bw="5" slack="2"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="0" index="3" bw="32" slack="1"/>
<pin id="691" dir="0" index="4" bw="1" slack="0"/>
<pin id="692" dir="1" index="5" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="p_Result_31_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="50" slack="0"/>
<pin id="698" dir="0" index="1" bw="9" slack="1"/>
<pin id="699" dir="0" index="2" bw="41" slack="1"/>
<pin id="700" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln1116_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="50" slack="0"/>
<pin id="704" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln1118_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="47" slack="0"/>
<pin id="708" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="47" slack="0"/>
<pin id="712" dir="0" index="1" bw="50" slack="0"/>
<pin id="713" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Result_29_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="3"/>
<pin id="719" dir="0" index="2" bw="7" slack="3"/>
<pin id="720" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_29/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_s_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="45" slack="0"/>
<pin id="724" dir="0" index="1" bw="97" slack="0"/>
<pin id="725" dir="0" index="2" bw="7" slack="0"/>
<pin id="726" dir="0" index="3" bw="8" slack="0"/>
<pin id="727" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln544_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="lhs_V_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="45" slack="1"/>
<pin id="739" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="rhs_V_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="56" slack="0"/>
<pin id="742" dir="0" index="1" bw="9" slack="3"/>
<pin id="743" dir="0" index="2" bw="41" slack="3"/>
<pin id="744" dir="0" index="3" bw="1" slack="0"/>
<pin id="745" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln728_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="56" slack="0"/>
<pin id="750" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="ret_V_4_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="45" slack="0"/>
<pin id="754" dir="0" index="1" bw="56" slack="0"/>
<pin id="755" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln703_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="47" slack="2"/>
<pin id="760" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="ret_V_5_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="47" slack="0"/>
<pin id="763" dir="0" index="1" bw="57" slack="0"/>
<pin id="764" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="exp_x_msb_2_3_4_lsb_s_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="50" slack="0"/>
<pin id="769" dir="0" index="1" bw="57" slack="0"/>
<pin id="770" dir="0" index="2" bw="4" slack="0"/>
<pin id="771" dir="0" index="3" bw="7" slack="0"/>
<pin id="772" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_x_msb_2_3_4_lsb_s/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="r_V_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="50" slack="1"/>
<pin id="779" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln1118_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="50" slack="1"/>
<pin id="782" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="grp_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="50" slack="0"/>
<pin id="785" dir="0" index="1" bw="50" slack="0"/>
<pin id="786" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="y_lo_s_V_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="48" slack="0"/>
<pin id="791" dir="0" index="1" bw="100" slack="0"/>
<pin id="792" dir="0" index="2" bw="7" slack="0"/>
<pin id="793" dir="0" index="3" bw="8" slack="0"/>
<pin id="794" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/7 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln703_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="48" slack="1"/>
<pin id="801" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/8 "/>
</bind>
</comp>

<comp id="802" class="1004" name="y_l_V_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="48" slack="0"/>
<pin id="804" dir="0" index="1" bw="50" slack="3"/>
<pin id="805" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="y_V_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="46" slack="0"/>
<pin id="809" dir="0" index="1" bw="50" slack="0"/>
<pin id="810" dir="0" index="2" bw="4" slack="0"/>
<pin id="811" dir="0" index="3" bw="7" slack="0"/>
<pin id="812" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="xor_ln282_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="7"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln282/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="select_ln282_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="46" slack="0"/>
<pin id="825" dir="0" index="2" bw="46" slack="0"/>
<pin id="826" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282/8 "/>
</bind>
</comp>

<comp id="830" class="1004" name="or_ln281_18_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="7"/>
<pin id="832" dir="0" index="1" bw="1" slack="7"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln281_18/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="p_Val2_18_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="46" slack="0"/>
<pin id="837" dir="0" index="2" bw="46" slack="0"/>
<pin id="838" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_3_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="0"/>
<pin id="844" dir="0" index="1" bw="46" slack="0"/>
<pin id="845" dir="0" index="2" bw="7" slack="0"/>
<pin id="846" dir="0" index="3" bw="7" slack="0"/>
<pin id="847" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_4_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="0" index="1" bw="46" slack="0"/>
<pin id="855" dir="0" index="2" bw="7" slack="0"/>
<pin id="856" dir="0" index="3" bw="7" slack="0"/>
<pin id="857" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="862" class="1004" name="or_ln456_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="0" index="1" bw="2" slack="0"/>
<pin id="865" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln456/8 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp_ln456_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="2" slack="0"/>
<pin id="870" dir="0" index="1" bw="2" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln456/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_5_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="0"/>
<pin id="876" dir="0" index="1" bw="46" slack="0"/>
<pin id="877" dir="0" index="2" bw="7" slack="0"/>
<pin id="878" dir="0" index="3" bw="7" slack="0"/>
<pin id="879" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="icmp_ln456_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="0"/>
<pin id="886" dir="0" index="1" bw="3" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln456_1/8 "/>
</bind>
</comp>

<comp id="890" class="1004" name="or_ln456_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln456_1/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="33" slack="0"/>
<pin id="898" dir="0" index="1" bw="46" slack="0"/>
<pin id="899" dir="0" index="2" bw="4" slack="0"/>
<pin id="900" dir="0" index="3" bw="7" slack="0"/>
<pin id="901" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="906" class="1004" name="r_V_3_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="33" slack="0"/>
<pin id="909" dir="0" index="2" bw="33" slack="0"/>
<pin id="910" dir="1" index="3" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_3/8 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="3"/>
<pin id="916" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="920" class="1005" name="p_Result_18_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="7" slack="3"/>
<pin id="922" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_V_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_V_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="2"/>
<pin id="932" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="f_x_msb_3_table_V_ad_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="5" slack="1"/>
<pin id="937" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_ad "/>
</bind>
</comp>

<comp id="940" class="1005" name="f_x_msb_2_table_V_ad_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="1"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_ad "/>
</bind>
</comp>

<comp id="945" class="1005" name="or_ln281_8_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="7"/>
<pin id="947" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln281_8 "/>
</bind>
</comp>

<comp id="950" class="1005" name="or_ln281_17_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="7"/>
<pin id="952" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="or_ln281_17 "/>
</bind>
</comp>

<comp id="955" class="1005" name="f_x_msb_3_V_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_V "/>
</bind>
</comp>

<comp id="960" class="1005" name="ret_V_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="9" slack="1"/>
<pin id="962" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="966" class="1005" name="trunc_ln612_2_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="41" slack="1"/>
<pin id="968" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln612_2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="rhs_V_3_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="47" slack="2"/>
<pin id="974" dir="1" index="1" bw="47" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_3 "/>
</bind>
</comp>

<comp id="977" class="1005" name="zext_ln1116_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="97" slack="1"/>
<pin id="979" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="982" class="1005" name="zext_ln1118_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="97" slack="1"/>
<pin id="984" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_s_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="45" slack="1"/>
<pin id="989" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="992" class="1005" name="exp_x_msb_1_table_V_s_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="1"/>
<pin id="994" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_s "/>
</bind>
</comp>

<comp id="997" class="1005" name="exp_x_msb_2_3_4_lsb_s_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="50" slack="1"/>
<pin id="999" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_s "/>
</bind>
</comp>

<comp id="1002" class="1005" name="exp_x_msb_1_V_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="50" slack="1"/>
<pin id="1004" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="1008" class="1005" name="r_V_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="100" slack="1"/>
<pin id="1010" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1013" class="1005" name="zext_ln1118_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="100" slack="1"/>
<pin id="1015" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="y_lo_s_V_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="48" slack="1"/>
<pin id="1020" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="72" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="154" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="154" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="154" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="154" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="199" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="225" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="233" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="199" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="225" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="247" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="199" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="225" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="261" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="199" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="225" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="275" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="199" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="225" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="289" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="199" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="225" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="303" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="199" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="225" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="317" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="199" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="225" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="331" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="24" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="199" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="225" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="345" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="199" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="225" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="359" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="199" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="225" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="373" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="24" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="199" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="225" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="24" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="199" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="22" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="225" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="401" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="199" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="48" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="225" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="415" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="24" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="199" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="225" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="429" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="24" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="199" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="52" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="225" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="443" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="24" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="199" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="54" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="225" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="457" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="24" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="199" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="225" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="471" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="24" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="199" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="225" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="485" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="154" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="64" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="515"><net_src comp="66" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="154" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="68" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="522"><net_src comp="154" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="531"><net_src comp="509" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="537"><net_src comp="203" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="74" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="217" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="76" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="533" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="241" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="255" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="283" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="297" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="269" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="551" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="311" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="325" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="353" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="367" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="339" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="575" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="569" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="381" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="395" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="423" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="437" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="409" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="605" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="451" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="465" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="493" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="545" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="479" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="629" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="623" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="665"><net_src comp="78" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="180" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="80" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="82" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="672"><net_src comp="659" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="680"><net_src comp="669" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="180" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="693"><net_src comp="84" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="18" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="86" pin="0"/><net_sink comp="686" pin=4"/></net>

<net id="701"><net_src comp="88" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="696" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="686" pin="5"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="702" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="90" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="728"><net_src comp="92" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="710" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="94" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="731"><net_src comp="96" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="735"><net_src comp="716" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="746"><net_src comp="98" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="100" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="751"><net_src comp="740" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="737" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="752" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="773"><net_src comp="102" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="104" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="106" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="787"><net_src comp="777" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="108" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="94" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="110" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="813"><net_src comp="122" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="802" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="124" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="126" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="821"><net_src comp="128" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="130" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="132" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="839"><net_src comp="830" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="822" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="807" pin="4"/><net_sink comp="834" pin=2"/></net>

<net id="848"><net_src comp="134" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="834" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="136" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="82" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="858"><net_src comp="134" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="834" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="138" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="140" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="866"><net_src comp="852" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="842" pin="4"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="862" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="142" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="880"><net_src comp="144" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="834" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="146" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="883"><net_src comp="80" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="888"><net_src comp="874" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="86" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="884" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="868" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="902"><net_src comp="148" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="834" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="150" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="905"><net_src comp="146" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="911"><net_src comp="890" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="152" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="896" pin="4"/><net_sink comp="906" pin=2"/></net>

<net id="917"><net_src comp="225" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="923"><net_src comp="499" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="928"><net_src comp="509" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="933"><net_src comp="519" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="938"><net_src comp="160" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="943"><net_src comp="173" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="948"><net_src comp="599" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="953"><net_src comp="653" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="958"><net_src comp="167" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="686" pin=3"/></net>

<net id="963"><net_src comp="676" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="969"><net_src comp="682" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="975"><net_src comp="686" pin="5"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="980"><net_src comp="702" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="985"><net_src comp="706" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="990"><net_src comp="722" pin="4"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="995"><net_src comp="186" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1000"><net_src comp="767" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1005"><net_src comp="193" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1011"><net_src comp="777" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1016"><net_src comp="780" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1021"><net_src comp="789" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="799" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<33, 17> : x_V | {1 }
	Port: exp<33, 17> : f_x_msb_3_table_V | {1 2 }
	Port: exp<33, 17> : f_x_msb_2_table_V | {1 2 }
	Port: exp<33, 17> : exp_x_msb_1_table_V | {4 5 }
  - Chain level:
	State 1
		p_Result_28 : 1
		p_Result_s : 1
		xor_ln278 : 2
		p_Result_1 : 1
		xor_ln278_1 : 2
		p_Result_2 : 1
		xor_ln278_2 : 2
		p_Result_3 : 1
		xor_ln278_3 : 2
		p_Result_4 : 1
		xor_ln278_4 : 2
		p_Result_5 : 1
		xor_ln278_5 : 2
		p_Result_6 : 1
		xor_ln278_6 : 2
		p_Result_7 : 1
		xor_ln278_7 : 2
		p_Result_8 : 1
		xor_ln278_8 : 2
		p_Result_9 : 1
		xor_ln278_9 : 2
		p_Result_s_56 : 1
		xor_ln278_10 : 2
		p_Result_10 : 1
		xor_ln278_11 : 2
		p_Result_11 : 1
		xor_ln278_12 : 2
		p_Result_12 : 1
		xor_ln278_13 : 2
		p_Result_13 : 1
		xor_ln278_14 : 2
		p_Result_14 : 1
		xor_ln278_15 : 2
		p_Result_15 : 1
		xor_ln278_16 : 2
		p_Result_16 : 1
		xor_ln278_17 : 2
		p_Result_17 : 1
		xor_ln278_18 : 2
		zext_ln544 : 1
		f_x_msb_3_table_V_ad : 2
		f_x_msb_3_V : 3
		zext_ln544_1 : 1
		f_x_msb_2_table_V_ad : 2
		f_x_msb_2_V : 3
		icmp_ln281 : 1
		icmp_ln281_1 : 2
		and_ln281 : 3
		or_ln281 : 2
		or_ln281_1 : 2
		or_ln281_2 : 2
		or_ln281_3 : 2
		or_ln281_4 : 2
		or_ln281_5 : 2
		or_ln281_6 : 2
		or_ln281_7 : 2
		or_ln281_8 : 2
		or_ln281_9 : 2
		or_ln281_10 : 2
		or_ln281_11 : 2
		or_ln281_12 : 2
		or_ln281_13 : 2
		or_ln281_14 : 3
		or_ln281_15 : 3
		or_ln281_16 : 3
		or_ln281_17 : 3
	State 2
		p_Result_30 : 1
		lhs_V : 2
		ret_V : 3
		trunc_ln612_2 : 1
	State 3
		zext_ln1116 : 1
		zext_ln1118 : 1
		r_V_4 : 2
	State 4
		tmp_s : 1
		zext_ln544_2 : 1
		exp_x_msb_1_table_V_s : 2
		exp_x_msb_1_V : 3
	State 5
		zext_ln728 : 1
		ret_V_4 : 2
		ret_V_5 : 3
		exp_x_msb_2_3_4_lsb_s : 4
	State 6
		r_V_5 : 1
	State 7
		y_lo_s_V : 1
	State 8
		y_l_V : 1
		y_V : 2
		p_Val2_18 : 3
		tmp_3 : 4
		tmp_4 : 4
		or_ln456 : 5
		icmp_ln456 : 5
		tmp_5 : 4
		icmp_ln456_1 : 5
		or_ln456_1 : 6
		tmp_1 : 4
		r_V_3 : 6
		ret_ln867 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_710          |    6    |   237   |    87   |
|          |          grp_fu_783          |    6    |   237   |    87   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln282_fu_822     |    0    |    0    |    46   |
|  select  |       p_Val2_18_fu_834       |    0    |    0    |    46   |
|          |         r_V_3_fu_906         |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |         ret_V_fu_676         |    0    |    0    |    15   |
|    add   |        ret_V_4_fu_752        |    0    |    0    |    8    |
|          |        ret_V_5_fu_761        |    0    |    0    |    8    |
|          |         y_l_V_fu_802         |    0    |    0    |    57   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln281_fu_533      |    0    |    0    |    11   |
|   icmp   |      icmp_ln281_1_fu_539     |    0    |    0    |    18   |
|          |       icmp_ln456_fu_868      |    0    |    0    |    8    |
|          |      icmp_ln456_1_fu_884     |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln281_fu_551       |    0    |    0    |    2    |
|          |       or_ln281_1_fu_557      |    0    |    0    |    2    |
|          |       or_ln281_2_fu_563      |    0    |    0    |    2    |
|          |       or_ln281_3_fu_569      |    0    |    0    |    2    |
|          |       or_ln281_4_fu_575      |    0    |    0    |    2    |
|          |       or_ln281_5_fu_581      |    0    |    0    |    2    |
|          |       or_ln281_6_fu_587      |    0    |    0    |    2    |
|          |       or_ln281_7_fu_593      |    0    |    0    |    2    |
|          |       or_ln281_8_fu_599      |    0    |    0    |    2    |
|          |       or_ln281_9_fu_605      |    0    |    0    |    2    |
|    or    |      or_ln281_10_fu_611      |    0    |    0    |    2    |
|          |      or_ln281_11_fu_617      |    0    |    0    |    2    |
|          |      or_ln281_12_fu_623      |    0    |    0    |    2    |
|          |      or_ln281_13_fu_629      |    0    |    0    |    2    |
|          |      or_ln281_14_fu_635      |    0    |    0    |    2    |
|          |      or_ln281_15_fu_641      |    0    |    0    |    2    |
|          |      or_ln281_16_fu_647      |    0    |    0    |    2    |
|          |      or_ln281_17_fu_653      |    0    |    0    |    2    |
|          |      or_ln281_18_fu_830      |    0    |    0    |    2    |
|          |        or_ln456_fu_862       |    0    |    0    |    2    |
|          |       or_ln456_1_fu_890      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln278_fu_241       |    0    |    0    |    2    |
|          |      xor_ln278_1_fu_255      |    0    |    0    |    2    |
|          |      xor_ln278_2_fu_269      |    0    |    0    |    2    |
|          |      xor_ln278_3_fu_283      |    0    |    0    |    2    |
|          |      xor_ln278_4_fu_297      |    0    |    0    |    2    |
|          |      xor_ln278_5_fu_311      |    0    |    0    |    2    |
|          |      xor_ln278_6_fu_325      |    0    |    0    |    2    |
|          |      xor_ln278_7_fu_339      |    0    |    0    |    2    |
|          |      xor_ln278_8_fu_353      |    0    |    0    |    2    |
|    xor   |      xor_ln278_9_fu_367      |    0    |    0    |    2    |
|          |      xor_ln278_10_fu_381     |    0    |    0    |    2    |
|          |      xor_ln278_11_fu_395     |    0    |    0    |    2    |
|          |      xor_ln278_12_fu_409     |    0    |    0    |    2    |
|          |      xor_ln278_13_fu_423     |    0    |    0    |    2    |
|          |      xor_ln278_14_fu_437     |    0    |    0    |    2    |
|          |      xor_ln278_15_fu_451     |    0    |    0    |    2    |
|          |      xor_ln278_16_fu_465     |    0    |    0    |    2    |
|          |      xor_ln278_17_fu_479     |    0    |    0    |    2    |
|          |      xor_ln278_18_fu_493     |    0    |    0    |    2    |
|          |       xor_ln282_fu_817       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln281_fu_545       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |     x_V_read_read_fu_154     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |         x_l_V_fu_199         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_27_fu_203      |    0    |    0    |    0    |
|          |      p_Result_18_fu_499      |    0    |    0    |    0    |
|          |         tmp_V_fu_509         |    0    |    0    |    0    |
|          |      p_Result_30_fu_659      |    0    |    0    |    0    |
|          |         tmp_s_fu_722         |    0    |    0    |    0    |
|partselect| exp_x_msb_2_3_4_lsb_s_fu_767 |    0    |    0    |    0    |
|          |        y_lo_s_V_fu_789       |    0    |    0    |    0    |
|          |          y_V_fu_807          |    0    |    0    |    0    |
|          |         tmp_3_fu_842         |    0    |    0    |    0    |
|          |         tmp_4_fu_852         |    0    |    0    |    0    |
|          |         tmp_5_fu_874         |    0    |    0    |    0    |
|          |         tmp_1_fu_896         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln612_fu_213      |    0    |    0    |    0    |
|   trunc  |        tmp_V_1_fu_519        |    0    |    0    |    0    |
|          |     trunc_ln612_2_fu_682     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_28_fu_217      |    0    |    0    |    0    |
|          |        rhs_V_3_fu_686        |    0    |    0    |    0    |
|bitconcatenate|      p_Result_31_fu_696      |    0    |    0    |    0    |
|          |      p_Result_29_fu_716      |    0    |    0    |    0    |
|          |        rhs_V_1_fu_740        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_225          |    0    |    0    |    0    |
|          |       p_Result_s_fu_233      |    0    |    0    |    0    |
|          |       p_Result_1_fu_247      |    0    |    0    |    0    |
|          |       p_Result_2_fu_261      |    0    |    0    |    0    |
|          |       p_Result_3_fu_275      |    0    |    0    |    0    |
|          |       p_Result_4_fu_289      |    0    |    0    |    0    |
|          |       p_Result_5_fu_303      |    0    |    0    |    0    |
|          |       p_Result_6_fu_317      |    0    |    0    |    0    |
|          |       p_Result_7_fu_331      |    0    |    0    |    0    |
| bitselect|       p_Result_8_fu_345      |    0    |    0    |    0    |
|          |       p_Result_9_fu_359      |    0    |    0    |    0    |
|          |     p_Result_s_56_fu_373     |    0    |    0    |    0    |
|          |      p_Result_10_fu_387      |    0    |    0    |    0    |
|          |      p_Result_11_fu_401      |    0    |    0    |    0    |
|          |      p_Result_12_fu_415      |    0    |    0    |    0    |
|          |      p_Result_13_fu_429      |    0    |    0    |    0    |
|          |      p_Result_14_fu_443      |    0    |    0    |    0    |
|          |      p_Result_15_fu_457      |    0    |    0    |    0    |
|          |      p_Result_16_fu_471      |    0    |    0    |    0    |
|          |      p_Result_17_fu_485      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln544_fu_523      |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_528     |    0    |    0    |    0    |
|          |         lhs_V_fu_669         |    0    |    0    |    0    |
|          |         rhs_V_fu_673         |    0    |    0    |    0    |
|          |      zext_ln1116_fu_702      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_706      |    0    |    0    |    0    |
|   zext   |      zext_ln544_2_fu_732     |    0    |    0    |    0    |
|          |        lhs_V_1_fu_737        |    0    |    0    |    0    |
|          |       zext_ln728_fu_748      |    0    |    0    |    0    |
|          |      zext_ln703_4_fu_758     |    0    |    0    |    0    |
|          |          r_V_fu_777          |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_780     |    0    |    0    |    0    |
|          |       zext_ln703_fu_799      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    12   |   474   |   517   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    exp_x_msb_1_V_reg_1002   |   50   |
|exp_x_msb_1_table_V_s_reg_992|    8   |
|exp_x_msb_2_3_4_lsb_s_reg_997|   50   |
| f_x_msb_2_table_V_ad_reg_940|    8   |
|     f_x_msb_3_V_reg_955     |   32   |
| f_x_msb_3_table_V_ad_reg_935|    5   |
|     or_ln281_17_reg_950     |    1   |
|      or_ln281_8_reg_945     |    1   |
|     p_Result_18_reg_920     |    7   |
|         r_V_reg_1008        |   100  |
|        ret_V_reg_960        |    9   |
|       rhs_V_3_reg_972       |   47   |
|       tmp_V_1_reg_930       |    5   |
|        tmp_V_reg_925        |    8   |
|         tmp_reg_914         |    1   |
|        tmp_s_reg_987        |   45   |
|    trunc_ln612_2_reg_966    |   41   |
|      y_lo_s_V_reg_1018      |   48   |
|     zext_ln1116_reg_977     |   97   |
|    zext_ln1118_1_reg_1013   |   100  |
|     zext_ln1118_reg_982     |   97   |
+-----------------------------+--------+
|            Total            |   760  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_167 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_710    |  p0  |   2  |  47  |   94   ||    9    |
|     grp_fu_710    |  p1  |   2  |  50  |   100  ||    9    |
|     grp_fu_783    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_783    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   436  ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   474  |   517  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   760  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   12   |  1234  |   580  |
+-----------+--------+--------+--------+--------+
