$date
        Fri Dec 26 17:14:05 2008
$end
$version
        Icarus Verilog
$end
$timescale
        1s
$end
$scope module tb_intc $end
$var reg 1 ! clk $end
$upscope $end
$scope module tb_intc $end
$var reg 1 " reset $end
$upscope $end
$scope module tb_intc $end
$var wire 1 # wb_cyc_i $end
$upscope $end
$scope module tb_intc $end
$var wire 1 $ wb_stb_i $end
$upscope $end
$scope module tb_intc $end
$var wire 1 % wb_we_i $end
$upscope $end
$scope module tb_intc $end
$var wire 1 & wb_ack_o $end
$upscope $end
$scope module tb_intc $end
$var wire 1 ' irq $end
$upscope $end
$scope module tb_intc $end
$scope module int0 $end
$var wire 1 ' irq $end
$var wire 32 ( irqs[31:0] $end
$var wire 1 & wb_ack_o $end
$var wire 32 ) wb_adr_i[31:0] $end
$var wire 1 ! wb_clk_i $end
$var wire 1 # wb_cyc_i $end
$var wire 32 * wb_dat_i[31:0] $end
$var wire 1 + wb_rd $end
$var wire 1 " wb_rst_i $end
$var wire 1 $ wb_stb_i $end
$var wire 1 % wb_we_i $end
$var wire 1 , wb_wr $end
$var reg 1 - ack $end
$var reg 32 . reg_ien[31:0] $end
$var reg 32 / reg_imq[31:0] $end
$var reg 32 0 reg_ist[31:0] $end
$var reg 32 1 wb_dat_o[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
b0 0
b0 /
b0 .
x-
0,
0+
bz *
bz )
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#2
0-
1!
#4
0!
#5
1"
#6
1!
#8
0!
#9
0"
#10
1+
1!
1$
1#
#12
0!
#14
1&
b0 1
1-
1!
#16
0!
#18
0-
0+
0&
1!
0$
0#
#20
0!
#22
0+
1,
1!
1%
1$
1#
#24
0!
#26
1&
1-
1!
#28
0!
#30
0-
0&
0,
1!
0%
0$
0#
#32
0!
#34
1!
1#
#36
0!
#38
1!
#40
0!
#42
1!
0#
#44
0!
#46
1!
1$
#48
0!
#50
1!
#52
0!
#54
1!
0$
#56
0!
#58
1!
#60
0!
#62
1!
#64
0!
#66
1!
#68
0!
#70
1!
#72
0!
#74
1!
#76
0!
#78
1!
#80
0!
#82
1!
#84
0!
#86
1!
#88
0!
#90
1!
#92
0!
#94
1!
8#96
0!
#98
1!
#100
0!
#102
1!
#104
0!
#106
1!
#108
0!
#110
1!
#112
0!
#114
1!
#116
0!
#118
1!
#120
0!
#122
1!
#124
0!
#126
1!
#128
0!
#130
1!
#132
0!
#134
1!
#136
0!
#138
1!
#140
0!
#142
1!
#144
0!
#146
1!
#148
0!
#150
1!
#152
0!
