#! Run type::  PHYSICS_8    Config::  TRG_FCAL_BCAL_m8_b1bf1.conf
#! CONFIG FILE:: /home/hdops/CDAQ/daq_dev_v0.31/daq/config/hd_all/TRG_FCAL_BCAL_m8_b1bf1.conf
#! (Re)Created:: on  Wed Apr 29 12:06:51 EDT 2015
#!
#  DSC2_WIDTH      20  40     <- TDC width (ns),   TRG width (ns)
#  DSC2_THRESHOLD  20  50     <- board threshold:  TDC threshold (mV), TRG threshold (mV)
#
#  TS_TRIG_TYPE  1  -  Internal Pulser
#                2  -  External FP
#                4  -  GTP
#                6  -  GTP + External
#
#
#  TS_FP_INPUTS  - List of enabled  FP  inputs
#
#
#  TS_SOFT_TRIG
#    Trigger type (type 1 or 2 for playback)
#    Number of events to trigger
#    Period multiplier (depends on range 0-0x7FFF)
#    Range 1  -   min  120ns, increments of 30ns up to 983.13u
#          2  -   min  120ns, increments of 30.72us up to 1.007s
#
#
#  TI_MASTER 1 - Stand alone with master TI
#
#  TI_MASTER_TRIG 1 - soft, 2 - external pulser, 3 - playback
#
#  TI_SOFT_TRIG
#    Trigger type (type 1 or 2 for playback)
#    Number of events to trigger
#    Period multiplier (depends on range 0-0x7FFF)
#    Range 1  -   min  120ns, increments of 30ns up to 983.13u
#          2  -   min  120ns, increments of 30.72us up to 1.007s
#
#  F1TDC_CLOCK     0       <- Clock Source (0 = Internal 32 MHz)
#                                       (1 = External 31.25 MHz)
#  F1TDC_VERSION   2       <- Module Version (2 = High Resolution, synchronous, 32 channels)
#                                         (3 = Normal Resolution, synchronous, 48 channels)
# set bin size from 0.056 to 0.058 -> Beni!
#  F1TDC_BIN_SIZE  0.058   <- Bin size (ns)
#  F1TDC_LATENCY   3000.0  <- Trigger latency (ns)
#  F1TDC_WINDOW    1000.0  <- Trigger window (ns)



==========================
        TRIGGER
==========================

#CALIBRATION   1


TS_TRIG_TYPE  6

TS_FP_INPUTS  9  10

#TS_FP_DELAY   9   24
#TS_FP_DELAY   10  50

TS_FP_DELAY   9   27
TS_FP_DELAY   10  53

TS_SOFT_TRIG  1  64000   0x1FFF  1

TS_TD_SLOTS  9  3  10  8  6  4  5  7  14

# SSP      SLOT      FIBER_EN    SUM_ENABLE
SSP_SLOT     8         0xFF        1
SSP_SLOT     9         0x3F        1
SSP_SLOT    10         0x3F        1

#PS
SSP_SLOT     5         0x02        0

#            TYPE       DELAY     INT_WIDTH     ENABLE

TRIG_EQ      PS          35         10           1
TRIG_EQ      BCAL_E      15         20           1
TRIG_EQ      BCAL_C      20          0           0
TRIG_EQ      FCAL        8          10           1
TRIG_EQ      ST          20         10           0
TRIG_EQ      TOF         20         10           0

# TRIG_EQ      BCAL_E      20         20           1
# TRIG_EQ      FCAL        8          10           1

#            TYPE      LATENCY     WIDTH     FCAL_E    BCAL_E     EN_THR   NHIT LANE    FCAL_EMIN   FCAL_EMAX  BCAL_EMIN   BCAL_EMAX   PATTERN

TRIG_TYPE     PS          440        5        1300      1900       1100     0    3

TRIG_TYPE     BFCAL       440        20       5           1        10000    0   -1
TRIG_TYPE     BFCAL       440        20       6           1        12000    0   -1

TRIG_TYPE     BFCAL       440        20       40          1        64000    0   -1

TRIG_TYPE     BFCAL       440        5        10          2        18000    0    0        200         65535       0        65535

# TRIG_TYPE     BFCAL       440        5        10          3        18000    0    0

TRIG_TYPE     BFCAL       440        20       4           1        6000     0    -1
TRIG_TYPE     BFCAL       440        5        1           0        3800     0    -1

#TRIG_TYPE     BFCAL       440        5        0           1        9000     0   -1
TRIG_TYPE     BFCAL       440        5        0           1        18000     0    2

# TRIG_TYPE     BFCAL       440        5        0           1       12000     0     -1

TRIG_TYPE     BCAL_COS    440        40       1500      2100       1300     0    -1


#TS_GTP_PRES  0  2
#TS_GTP_PRES  1  2
#TS_GTP_PRES  2  2
TS_GTP_PRES  3  2

#TS_GTP_PRES  0  10
#TS_GTP_PRES  1  5
#TS_GTP_PRES  2  5

TRIG_DELAY  0
DAC_CALIB   0

TI_FIBER_LATENCY_OFFSET  0x98

TS_COIN_WIND  15

# TS_TRIG_HOLD  63 0
# TS_TRIG_HOLD  62  1
TS_TRIG_HOLD  5  1


# TS_SYNC_INT  1000
# 2/7/16 changed to 5000

TS_SYNC_INT  5000


TI_MASTER  0

TI_MASTER_TRIG  1

TI_FP_INPUTS 3

# TI_SOFT_TRIG  1  10000   0x7FFF   1

TI_SOFT_TRIG  1  10000   0x600   1



BLOCKLEVEL 20
BUFFERLEVEL 1

==========================
        GLOBAL
==========================

F1TDC_BIN_SIZE   0.058


==========================
         FCAL
==========================

FADC250_MODE         7
FADC250_W_OFFSET     820
FADC250_W_WIDTH      100
FADC250_NSB          0
FADC250_NSA          15
FADC250_NPEAK        3

FADC250_READ_THR      108

FADC250_TRIG_BL      100
FADC250_TRIG_THR     165
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     10

FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR     /gluonfs1/gluex/CALIB/FCAL/fadc250/user/spring_2016
FADC250_USER_VER     ring4_hot_v1


==========================
         BCAL
==========================
# change offset from 905 to 885 -> Beni 6.10.2014 afternoon
# also change NSB and NSA from 3/6 to 5/40
FADC250_MODE         7
# Changed from 825 to 820 (2/26/15)
FADC250_W_OFFSET     820
FADC250_W_WIDTH      100
FADC250_NSB          0
# Dalton: increased NSA from 40
FADC250_NSA          26
FADC250_NPEAK        3

# MMD threshold from 110 to 105 (2014-12-05)
FADC250_READ_THR     105

FADC250_TRIG_BL      100

FADC250_TRIG_THR     120
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     19


FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /gluex/CALIB/ALL/user
FADC250_USER_VER     SF1

#CTP_BCAL_THR   56000
#CTP_THR        10

#  F1 TDC

#change latency from 900. to 3540. and window from 500 to 1000 ->Beni
F1TDC_WINDOW     1000.
F1TDC_LATENCY    3400.
# set bin size from 0.056 to 0.058 -> Beni!

F1TDC_CLOCK     1

#  LE discriminator

DSC2_WIDTH       40   40
DSC2_THRESHOLD   35   50


==========================
         TOF
==========================
# change latency and width from 510/200 to 910/100
# and change NSB and NSA from 3/6 to 5/20
# btw. it is BENI
# changed NSB & NSA from 5/20 to 10/45  (eugenio)
FADC250_MODE         7
FADC250_W_OFFSET     810
FADC250_W_WIDTH      100
FADC250_NSB          0
FADC250_NSA          25
FADC250_NPEAK        3

FADC250_READ_THR     110

FADC250_TRIG_BL      100
FADC250_TRIG_THR     110
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15



FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/
FADC250_USER_VER

# CTP_BCAL_THR   56000


#  LE discriminator

DSC2_WIDTH       20  40
DSC2_THRESHOLD   30  50


#  CAEN 1290

#TDC1290_W_WIDTH    750
TDC1290_W_WIDTH    3800
#TDC1290_W_OFFSET -1750
#TDC1290_W_OFFSET -3640
TDC1290_W_OFFSET -3660
TDC1290_W_EXTRA    25
TDC1290_W_REJECT   50


TDC1290_BLT_EVENTS 1
TDC1290_N_HITS     64
TDC1290_ALMOSTFULL 16384
TDC1290_OUT_PROG   2

TDC1290_A24_A32    2
TDC1290_SNGL_BLT   3
TDC1290_SST_RATE   0
TDC1290_BERR_FIFO  1

TDC1290_EDGE       2


# TDC1290_RC  SLOT  CHIP  TAP1  TAP2  TAP3  TAP4

 TDC1290_RC  3   0   5   1   4   3
 TDC1290_RC  3   1   5   5   1   3
 TDC1290_RC  3   2   7   2   7   4
 TDC1290_RC  3   3   2   2   7   7
 TDC1290_RC  4   0   0   1   6   3
 TDC1290_RC  4   1   0   6   1   4
 TDC1290_RC  4   2   3   2   0   3
 TDC1290_RC  4   3   1   1   5   7
 TDC1290_RC  5   0   6   0   1   6
 TDC1290_RC  5   1   5   4   1   6
 TDC1290_RC  5   2   2   1   2   3
 TDC1290_RC  5   3   3   1   7   5
 TDC1290_RC  6   0   1   4   6   6
 TDC1290_RC  6   1   2   5   0   6
 TDC1290_RC  6   2   7   0   7   5
 TDC1290_RC  6   3   5   7   1   3
 TDC1290_RC  7   0   3   1   6   6
 TDC1290_RC  7   1   3   0   3   3
 TDC1290_RC  7   2   7   4   1   3
 TDC1290_RC  7   3   0   2   7   7
 TDC1290_RC  8   0   7   7   0   4
 TDC1290_RC  8   1   5   1   7   7
 TDC1290_RC  8   2   3   0   4   2
 TDC1290_RC  8   3   0   0   0   4




==========================
         ST
==========================
#change latency to 925 by BENI
# also change NSA and NSB from 3/6 to 5/20
FADC250_MODE         7
FADC250_W_OFFSET     824
FADC250_W_WIDTH      100
FADC250_NSB          5
FADC250_NSA          20
FADC250_NPEAK        3

# change FADC250_READ_THR from 800 -> 110 by pooser (5 mV)
# change FADC250_READ_THR from 110 -> 120 by pooser (10 mV)
FADC250_READ_THR     120

FADC250_TRIG_BL      100
FADC250_TRIG_THR     130
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15


FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/
FADC250_USER_VER

#  F1 TDC
# change latency from 2100 to 3700
F1TDC_WINDOW     1000.
F1TDC_LATENCY    3460.

F1TDC_CLOCK     1

#  LE discriminator

# change DSC2_THRESHOLD from 100 -> 50 by pooser
DSC2_WIDTH       40   40
DSC2_THRESHOLD   50   60


==========================
         TAGH
==========================

FADC250_MODE         7
#FADC250_W_OFFSET     895
FADC250_W_OFFSET     905
FADC250_W_WIDTH      100
FADC250_NSB          3
FADC250_NSA          6
FADC250_NPEAK        3
# changed from 120 to 300
FADC250_READ_THR     300

FADC250_TRIG_BL      100
FADC250_TRIG_THR     200
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15


FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/
FADC250_USER_VER

CTP_USE   0

#  F1 TDC

F1TDC_WINDOW     600.
F1TDC_LATENCY    3600.

F1TDC_CLOCK     1

#  LE discriminator

DSC2_WIDTH       40   40
DSC2_THRESHOLD   45   45


==========================
         TAGM
==========================

FADC250_MODE         7
#FADC250_W_OFFSET     895
FADC250_W_OFFSET     905
FADC250_W_WIDTH      100
FADC250_NSB          3
FADC250_NSA          6
FADC250_NPEAK        3

# For low gain mode
FADC250_READ_THR     115 #(early spring 2016)
# For high gain mode
#FADC250_READ_THR     180
#FADC250_READ_THR     140

FADC250_TRIG_BL      100
FADC250_TRIG_THR     210
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15


FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/
FADC250_USER_VER

CTP_USE   0

#  F1 TDC

F1TDC_WINDOW     600.
F1TDC_LATENCY    3600.

F1TDC_CLOCK     1

#  LE discriminator
# Change for high gain mode

DSC2_WIDTH        40   40
#DSC2_THRESHOLD    20  20  (changed 2/10/16 by A.B.)
#DSC2_THRESHOLD    5    5  (changed for diamond alignment 2/20/16)
DSC2_THRESHOLD    12    12

==========================
        PS
==========================

FADC250_MODE         7
FADC250_W_OFFSET     850
FADC250_W_WIDTH      100
FADC250_NSB          3
FADC250_NSA          10
FADC250_NPEAK        3

FADC250_READ_THR     130

FADC250_TRIG_BL      100
FADC250_TRIG_THR     200
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     15

FADC250_COM_DIR      /gluex/CALIB/ALL/fadc250/default
FADC250_COM_VER      default

FADC250_USER_DIR    /home/somov/conf/cosmic
FADC250_USER_VER

==========================
        PSC
==========================

FADC250_MODE         7
FADC250_W_OFFSET     850
FADC250_W_WIDTH      100
FADC250_NSB          3
FADC250_NSA          6
FADC250_NPEAK        3

FADC250_READ_THR     150

FADC250_TRIG_BL      100
FADC250_TRIG_THR     150
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     6

#  F1 TDC

F1TDC_WINDOW     600
F1TDC_LATENCY    3540
F1TDC_CLOCK     1


#  LE discriminator

DSC2_WIDTH       40   40
DSC2_THRESHOLD   40   40


==========================
        TPOL
==========================

FADC250_MODE         1
FADC250_W_OFFSET     795
FADC250_W_WIDTH      150
FADC250_NSB          3
FADC250_NSA          10
FADC250_NPEAK        1

FADC250_READ_THR     133

FADC250_TRIG_BL      100
FADC250_TRIG_THR     500
FADC250_TRIG_NSB     3
FADC250_TRIG_NSA     6


==========================
         CDC
==========================
# CDC_short      3
# CDC_long       6
# FDC_short      4
# FDC_amp_short  5
# FDC_sum_long   7
# FDC_amp_long   8

FADC125_MODE         3
FADC125_W_OFFSET     425
FADC125_W_WIDTH      200
FADC125_IE           200
FADC125_NPEAK        1

FADC125_PG          4
FADC125_P1          4
FADC125_P2          4

FADC125_IBIT        4
FADC125_ABIT        3
FADC125_PBIT        0

FADC125_TH          100
FADC125_TL          25

FADC125_THR         500
FADC125_DAC         800

FADC125_COM_DIR      /gluex/CALIB/ALL/fadc125/default
FADC125_COM_VER      default

FADC125_USER_DIR     /gluex/
FADC125_USER_VER


==========================
         FDC
==========================
# CDC_short      3
# CDC_long       6
# FDC_short      4
# FDC_amp_short  5
# FDC_sum_long   7
# FDC_amp_long   8

FADC125_MODE         5
FADC125_W_OFFSET     415
FADC125_W_WIDTH      80
FADC125_IE           80
FADC125_NPEAK        1

FADC125_PG          4
FADC125_P1          4
FADC125_P2          4

FADC125_IBIT        4
FADC125_ABIT        0
FADC125_PBIT        2

FADC125_TH          100
FADC125_TL          25

FADC125_THR         70
FADC125_DAC         800

FADC125_COM_DIR      /gluex/CALIB/ALL/fadc125/default
FADC125_COM_VER      default

FADC125_USER_DIR     /gluex/
FADC125_USER_VER

#  F1 TDC
# change latency and window back to what we expect from ADCs (Beni)
F1TDC_WINDOW     1400.
F1TDC_LATENCY    3560.
#F1TDC_BIN_SIZE   0.112

# High-resolution board in slot 17
# changed by Beni (loser) 2014.10.6
F1TDC_HR_WINDOW     1000.
F1TDC_HR_LATENCY    1160.
# set bin size from 0.056 to 0.058 -> Beni!
#F1TDC_HR_BIN_SIZE   0.058


F1TDC_CLOCK     1