{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 17:50:10 2010 " "Info: Processing started: Fri Jul 02 17:50:10 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off read_rabbit_184 -c read_rabbit_184 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "fifty_MHz_int " "Info: Assuming node \"fifty_MHz_int\" is an undefined clock" {  } { { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "fifty_MHz_int" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register reader:reading\|M\[21\] register reader:reading\|temp_184\[51\] 180.44 MHz 5.542 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 180.44 MHz between source register \"reader:reading\|M\[21\]\" and destination register \"reader:reading\|temp_184\[51\]\" (period= 5.542 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.413 ns + Longest register register " "Info: + Longest register to register delay is 5.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader:reading\|M\[21\] 1 REG LCFF_X44_Y17_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y17_N11; Fanout = 3; REG Node = 'reader:reading\|M\[21\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader:reading|M[21] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.398 ns) 1.146 ns reader:reading\|LessThan0~503 2 COMB LCCOMB_X40_Y17_N16 1 " "Info: 2: + IC(0.748 ns) + CELL(0.398 ns) = 1.146 ns; Loc. = LCCOMB_X40_Y17_N16; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~503'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { reader:reading|M[21] reader:reading|LessThan0~503 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.150 ns) 2.253 ns reader:reading\|LessThan0~504 3 COMB LCCOMB_X44_Y15_N22 1 " "Info: 3: + IC(0.957 ns) + CELL(0.150 ns) = 2.253 ns; Loc. = LCCOMB_X44_Y15_N22; Fanout = 1; COMB Node = 'reader:reading\|LessThan0~504'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { reader:reading|LessThan0~503 reader:reading|LessThan0~504 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 2.661 ns reader:reading\|LessThan0~507 4 COMB LCCOMB_X44_Y15_N26 219 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 2.661 ns; Loc. = LCCOMB_X44_Y15_N26; Fanout = 219; COMB Node = 'reader:reading\|LessThan0~507'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { reader:reading|LessThan0~504 reader:reading|LessThan0~507 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 3.078 ns reader:reading\|Decoder0~6533 5 COMB LCCOMB_X44_Y15_N2 4 " "Info: 5: + IC(0.267 ns) + CELL(0.150 ns) = 3.078 ns; Loc. = LCCOMB_X44_Y15_N2; Fanout = 4; COMB Node = 'reader:reading\|Decoder0~6533'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { reader:reading|LessThan0~507 reader:reading|Decoder0~6533 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 3.494 ns reader:reading\|Decoder0~6546 6 COMB LCCOMB_X44_Y15_N10 10 " "Info: 6: + IC(0.266 ns) + CELL(0.150 ns) = 3.494 ns; Loc. = LCCOMB_X44_Y15_N10; Fanout = 10; COMB Node = 'reader:reading\|Decoder0~6546'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { reader:reading|Decoder0~6533 reader:reading|Decoder0~6546 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.150 ns) 4.405 ns reader:reading\|Decoder0~6549 7 COMB LCCOMB_X45_Y12_N22 10 " "Info: 7: + IC(0.761 ns) + CELL(0.150 ns) = 4.405 ns; Loc. = LCCOMB_X45_Y12_N22; Fanout = 10; COMB Node = 'reader:reading\|Decoder0~6549'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { reader:reading|Decoder0~6546 reader:reading|Decoder0~6549 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.150 ns) 5.329 ns reader:reading\|temp_184\[51\]~16085 8 COMB LCCOMB_X45_Y16_N8 1 " "Info: 8: + IC(0.774 ns) + CELL(0.150 ns) = 5.329 ns; Loc. = LCCOMB_X45_Y16_N8; Fanout = 1; COMB Node = 'reader:reading\|temp_184\[51\]~16085'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { reader:reading|Decoder0~6549 reader:reading|temp_184[51]~16085 } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.413 ns reader:reading\|temp_184\[51\] 9 REG LCFF_X45_Y16_N9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.413 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 2; REG Node = 'reader:reading\|temp_184\[51\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reader:reading|temp_184[51]~16085 reader:reading|temp_184[51] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 25.53 % ) " "Info: Total cell delay = 1.382 ns ( 25.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.031 ns ( 74.47 % ) " "Info: Total interconnect delay = 4.031 ns ( 74.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { reader:reading|M[21] reader:reading|LessThan0~503 reader:reading|LessThan0~504 reader:reading|LessThan0~507 reader:reading|Decoder0~6533 reader:reading|Decoder0~6546 reader:reading|Decoder0~6549 reader:reading|temp_184[51]~16085 reader:reading|temp_184[51] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { reader:reading|M[21] reader:reading|LessThan0~503 reader:reading|LessThan0~504 reader:reading|LessThan0~507 reader:reading|Decoder0~6533 reader:reading|Decoder0~6546 reader:reading|Decoder0~6549 reader:reading|temp_184[51]~16085 reader:reading|temp_184[51] } { 0.000ns 0.748ns 0.957ns 0.258ns 0.267ns 0.266ns 0.761ns 0.774ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.085 ns - Smallest " "Info: - Smallest clock skew is 0.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.215 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SCLK_PE_3 1 CLK PIN_U20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.537 ns) 3.215 ns reader:reading\|temp_184\[51\] 2 REG LCFF_X45_Y16_N9 2 " "Info: 2: + IC(1.846 ns) + CELL(0.537 ns) = 3.215 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 2; REG Node = 'reader:reading\|temp_184\[51\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { SCLK_PE_3 reader:reading|temp_184[51] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 42.58 % ) " "Info: Total cell delay = 1.369 ns ( 42.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.846 ns ( 57.42 % ) " "Info: Total interconnect delay = 1.846 ns ( 57.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { SCLK_PE_3 reader:reading|temp_184[51] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[51] } { 0.000ns 0.000ns 1.846ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.130 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SCLK_PE_3 1 CLK PIN_U20 399 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U20; Fanout = 399; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.537 ns) 3.130 ns reader:reading\|M\[21\] 2 REG LCFF_X44_Y17_N11 3 " "Info: 2: + IC(1.761 ns) + CELL(0.537 ns) = 3.130 ns; Loc. = LCFF_X44_Y17_N11; Fanout = 3; REG Node = 'reader:reading\|M\[21\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { SCLK_PE_3 reader:reading|M[21] } "NODE_NAME" } } { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 43.74 % ) " "Info: Total cell delay = 1.369 ns ( 43.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.761 ns ( 56.26 % ) " "Info: Total interconnect delay = 1.761 ns ( 56.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { SCLK_PE_3 reader:reading|M[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[21] } { 0.000ns 0.000ns 1.761ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { SCLK_PE_3 reader:reading|temp_184[51] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[51] } { 0.000ns 0.000ns 1.846ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { SCLK_PE_3 reader:reading|M[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[21] } { 0.000ns 0.000ns 1.761ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/reader.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { reader:reading|M[21] reader:reading|LessThan0~503 reader:reading|LessThan0~504 reader:reading|LessThan0~507 reader:reading|Decoder0~6533 reader:reading|Decoder0~6546 reader:reading|Decoder0~6549 reader:reading|temp_184[51]~16085 reader:reading|temp_184[51] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { reader:reading|M[21] reader:reading|LessThan0~503 reader:reading|LessThan0~504 reader:reading|LessThan0~507 reader:reading|Decoder0~6533 reader:reading|Decoder0~6546 reader:reading|Decoder0~6549 reader:reading|temp_184[51]~16085 reader:reading|temp_184[51] } { 0.000ns 0.748ns 0.957ns 0.258ns 0.267ns 0.266ns 0.761ns 0.774ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { SCLK_PE_3 reader:reading|temp_184[51] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|temp_184[51] } { 0.000ns 0.000ns 1.846ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { SCLK_PE_3 reader:reading|M[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { SCLK_PE_3 SCLK_PE_3~combout reader:reading|M[21] } { 0.000ns 0.000ns 1.761ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "fifty_MHz_int " "Info: No valid register-to-register data paths exist for clock \"fifty_MHz_int\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "converter:converting\|HexDisplay_output\[20\] starter\[1\] fifty_MHz_int 20.285 ns register " "Info: tsu for register \"converter:converting\|HexDisplay_output\[20\]\" (data pin = \"starter\[1\]\", clock pin = \"fifty_MHz_int\") is 20.285 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.975 ns + Longest pin register " "Info: + Longest pin to register delay is 22.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns starter\[1\] 1 PIN PIN_U3 42 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 42; PIN Node = 'starter\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { starter[1] } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.479 ns) + CELL(0.271 ns) 7.592 ns converter:converting\|Add0~336 2 COMB LCCOMB_X41_Y19_N14 4 " "Info: 2: + IC(6.479 ns) + CELL(0.271 ns) = 7.592 ns; Loc. = LCCOMB_X41_Y19_N14; Fanout = 4; COMB Node = 'converter:converting\|Add0~336'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { starter[1] converter:converting|Add0~336 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 8.128 ns converter:converting\|BYTE3~1929 3 COMB LCCOMB_X41_Y19_N6 36 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 8.128 ns; Loc. = LCCOMB_X41_Y19_N6; Fanout = 36; COMB Node = 'converter:converting\|BYTE3~1929'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { converter:converting|Add0~336 converter:converting|BYTE3~1929 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.420 ns) 10.328 ns converter:converting\|BYTE3~1935 4 COMB LCCOMB_X48_Y15_N4 1 " "Info: 4: + IC(1.780 ns) + CELL(0.420 ns) = 10.328 ns; Loc. = LCCOMB_X48_Y15_N4; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1935'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { converter:converting|BYTE3~1929 converter:converting|BYTE3~1935 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.416 ns) 11.625 ns converter:converting\|BYTE3~1936 5 COMB LCCOMB_X42_Y15_N28 1 " "Info: 5: + IC(0.881 ns) + CELL(0.416 ns) = 11.625 ns; Loc. = LCCOMB_X42_Y15_N28; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1936'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { converter:converting|BYTE3~1935 converter:converting|BYTE3~1936 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.150 ns) 12.775 ns converter:converting\|BYTE3~1937 6 COMB LCCOMB_X44_Y12_N4 1 " "Info: 6: + IC(1.000 ns) + CELL(0.150 ns) = 12.775 ns; Loc. = LCCOMB_X44_Y12_N4; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1937'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { converter:converting|BYTE3~1936 converter:converting|BYTE3~1937 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.275 ns) 14.589 ns converter:converting\|BYTE3~1939 7 COMB LCCOMB_X41_Y19_N22 1 " "Info: 7: + IC(1.539 ns) + CELL(0.275 ns) = 14.589 ns; Loc. = LCCOMB_X41_Y19_N22; Fanout = 1; COMB Node = 'converter:converting\|BYTE3~1939'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { converter:converting|BYTE3~1937 converter:converting|BYTE3~1939 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.416 ns) 15.996 ns converter:converting\|BYTE3~1948 8 COMB LCCOMB_X41_Y16_N2 3 " "Info: 8: + IC(0.991 ns) + CELL(0.416 ns) = 15.996 ns; Loc. = LCCOMB_X41_Y16_N2; Fanout = 3; COMB Node = 'converter:converting\|BYTE3~1948'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { converter:converting|BYTE3~1939 converter:converting|BYTE3~1948 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.438 ns) 17.236 ns converter:converting\|BYTE3~1950 9 COMB LCCOMB_X42_Y18_N24 14 " "Info: 9: + IC(0.802 ns) + CELL(0.438 ns) = 17.236 ns; Loc. = LCCOMB_X42_Y18_N24; Fanout = 14; COMB Node = 'converter:converting\|BYTE3~1950'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { converter:converting|BYTE3~1948 converter:converting|BYTE3~1950 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.275 ns) 17.785 ns converter:converting\|Equal122~134 10 COMB LCCOMB_X42_Y18_N8 7 " "Info: 10: + IC(0.274 ns) + CELL(0.275 ns) = 17.785 ns; Loc. = LCCOMB_X42_Y18_N8; Fanout = 7; COMB Node = 'converter:converting\|Equal122~134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { converter:converting|BYTE3~1950 converter:converting|Equal122~134 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.406 ns) 19.303 ns converter:converting\|display1~2108 11 COMB LCCOMB_X42_Y11_N30 7 " "Info: 11: + IC(1.112 ns) + CELL(0.406 ns) = 19.303 ns; Loc. = LCCOMB_X42_Y11_N30; Fanout = 7; COMB Node = 'converter:converting\|display1~2108'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { converter:converting|Equal122~134 converter:converting|display1~2108 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.275 ns) 20.545 ns converter:converting\|HexDisplay_output\[13\]~2947 12 COMB LCCOMB_X47_Y11_N14 9 " "Info: 12: + IC(0.967 ns) + CELL(0.275 ns) = 20.545 ns; Loc. = LCCOMB_X47_Y11_N14; Fanout = 9; COMB Node = 'converter:converting\|HexDisplay_output\[13\]~2947'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { converter:converting|display1~2108 converter:converting|HexDisplay_output[13]~2947 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.275 ns) 21.248 ns converter:converting\|display2~1789 13 COMB LCCOMB_X46_Y11_N24 2 " "Info: 13: + IC(0.428 ns) + CELL(0.275 ns) = 21.248 ns; Loc. = LCCOMB_X46_Y11_N24; Fanout = 2; COMB Node = 'converter:converting\|display2~1789'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.438 ns) 22.891 ns converter:converting\|display2~1794 14 COMB LCCOMB_X47_Y11_N4 1 " "Info: 14: + IC(1.205 ns) + CELL(0.438 ns) = 22.891 ns; Loc. = LCCOMB_X47_Y11_N4; Fanout = 1; COMB Node = 'converter:converting\|display2~1794'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { converter:converting|display2~1789 converter:converting|display2~1794 } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 22.975 ns converter:converting\|HexDisplay_output\[20\] 15 REG LCFF_X47_Y11_N5 1 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 22.975 ns; Loc. = LCFF_X47_Y11_N5; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.256 ns ( 22.88 % ) " "Info: Total cell delay = 5.256 ns ( 22.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.719 ns ( 77.12 % ) " "Info: Total interconnect delay = 17.719 ns ( 77.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "22.975 ns" { starter[1] converter:converting|Add0~336 converter:converting|BYTE3~1929 converter:converting|BYTE3~1935 converter:converting|BYTE3~1936 converter:converting|BYTE3~1937 converter:converting|BYTE3~1939 converter:converting|BYTE3~1948 converter:converting|BYTE3~1950 converter:converting|Equal122~134 converter:converting|display1~2108 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "22.975 ns" { starter[1] starter[1]~combout converter:converting|Add0~336 converter:converting|BYTE3~1929 converter:converting|BYTE3~1935 converter:converting|BYTE3~1936 converter:converting|BYTE3~1937 converter:converting|BYTE3~1939 converter:converting|BYTE3~1948 converter:converting|BYTE3~1950 converter:converting|Equal122~134 converter:converting|display1~2108 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 6.479ns 0.261ns 1.780ns 0.881ns 1.000ns 1.539ns 0.991ns 0.802ns 0.274ns 1.112ns 0.967ns 0.428ns 1.205ns 0.000ns } { 0.000ns 0.842ns 0.271ns 0.275ns 0.420ns 0.416ns 0.150ns 0.275ns 0.416ns 0.438ns 0.275ns 0.406ns 0.275ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_int destination 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"fifty_MHz_int\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_int 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_int'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_int~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'fifty_MHz_int~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_int fifty_MHz_int~clkctrl } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.654 ns converter:converting\|HexDisplay_output\[20\] 3 REG LCFF_X47_Y11_N5 1 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X47_Y11_N5; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[20\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "22.975 ns" { starter[1] converter:converting|Add0~336 converter:converting|BYTE3~1929 converter:converting|BYTE3~1935 converter:converting|BYTE3~1936 converter:converting|BYTE3~1937 converter:converting|BYTE3~1939 converter:converting|BYTE3~1948 converter:converting|BYTE3~1950 converter:converting|Equal122~134 converter:converting|display1~2108 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "22.975 ns" { starter[1] starter[1]~combout converter:converting|Add0~336 converter:converting|BYTE3~1929 converter:converting|BYTE3~1935 converter:converting|BYTE3~1936 converter:converting|BYTE3~1937 converter:converting|BYTE3~1939 converter:converting|BYTE3~1948 converter:converting|BYTE3~1950 converter:converting|Equal122~134 converter:converting|display1~2108 converter:converting|HexDisplay_output[13]~2947 converter:converting|display2~1789 converter:converting|display2~1794 converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 6.479ns 0.261ns 1.780ns 0.881ns 1.000ns 1.539ns 0.991ns 0.802ns 0.274ns 1.112ns 0.967ns 0.428ns 1.205ns 0.000ns } { 0.000ns 0.842ns 0.271ns 0.275ns 0.420ns 0.416ns 0.150ns 0.275ns 0.416ns 0.438ns 0.275ns 0.406ns 0.275ns 0.275ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[20] } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "fifty_MHz_int HEXX\[48\] converter:converting\|HexDisplay_output\[48\] 10.430 ns register " "Info: tco from clock \"fifty_MHz_int\" to destination pin \"HEXX\[48\]\" through register \"converter:converting\|HexDisplay_output\[48\]\" is 10.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_int source 2.684 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_int\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_int 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_int'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_int~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'fifty_MHz_int~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_int fifty_MHz_int~clkctrl } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns converter:converting\|HexDisplay_output\[48\] 3 REG LCFF_X42_Y18_N27 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X42_Y18_N27; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[48\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[48] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[48] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[48] } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.496 ns + Longest register pin " "Info: + Longest register to pin delay is 7.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns converter:converting\|HexDisplay_output\[48\] 1 REG LCFF_X42_Y18_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y18_N27; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[48\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { converter:converting|HexDisplay_output[48] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.874 ns) + CELL(2.622 ns) 7.496 ns HEXX\[48\] 2 PIN PIN_M4 0 " "Info: 2: + IC(4.874 ns) + CELL(2.622 ns) = 7.496 ns; Loc. = PIN_M4; Fanout = 0; PIN Node = 'HEXX\[48\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.496 ns" { converter:converting|HexDisplay_output[48] HEXX[48] } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 34.98 % ) " "Info: Total cell delay = 2.622 ns ( 34.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.874 ns ( 65.02 % ) " "Info: Total interconnect delay = 4.874 ns ( 65.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.496 ns" { converter:converting|HexDisplay_output[48] HEXX[48] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.496 ns" { converter:converting|HexDisplay_output[48] HEXX[48] } { 0.000ns 4.874ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[48] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[48] } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.496 ns" { converter:converting|HexDisplay_output[48] HEXX[48] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.496 ns" { converter:converting|HexDisplay_output[48] HEXX[48] } { 0.000ns 4.874ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "converter:converting\|HexDisplay_output\[52\] ender\[2\] fifty_MHz_int -1.320 ns register " "Info: th for register \"converter:converting\|HexDisplay_output\[52\]\" (data pin = \"ender\[2\]\", clock pin = \"fifty_MHz_int\") is -1.320 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fifty_MHz_int destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"fifty_MHz_int\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns fifty_MHz_int 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'fifty_MHz_int'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifty_MHz_int } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns fifty_MHz_int~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'fifty_MHz_int~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { fifty_MHz_int fifty_MHz_int~clkctrl } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns converter:converting\|HexDisplay_output\[52\] 3 REG LCFF_X41_Y18_N11 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X41_Y18_N11; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[52\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[52] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[52] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[52] } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.269 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ender\[2\] 1 PIN PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; PIN Node = 'ender\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ender[2] } "NODE_NAME" } } { "read_rabbit_184.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/read_rabbit_184.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.437 ns) 2.773 ns converter:converting\|always0~1245 2 COMB LCCOMB_X41_Y17_N0 1 " "Info: 2: + IC(1.337 ns) + CELL(0.437 ns) = 2.773 ns; Loc. = LCCOMB_X41_Y17_N0; Fanout = 1; COMB Node = 'converter:converting\|always0~1245'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { ender[2] converter:converting|always0~1245 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.150 ns) 3.370 ns converter:converting\|always0~1254 3 COMB LCCOMB_X41_Y18_N24 57 " "Info: 3: + IC(0.447 ns) + CELL(0.150 ns) = 3.370 ns; Loc. = LCCOMB_X41_Y18_N24; Fanout = 57; COMB Node = 'converter:converting\|always0~1254'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { converter:converting|always0~1245 converter:converting|always0~1254 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.660 ns) 4.269 ns converter:converting\|HexDisplay_output\[52\] 4 REG LCFF_X41_Y18_N11 1 " "Info: 4: + IC(0.239 ns) + CELL(0.660 ns) = 4.269 ns; Loc. = LCFF_X41_Y18_N11; Fanout = 1; REG Node = 'converter:converting\|HexDisplay_output\[52\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { converter:converting|always0~1254 converter:converting|HexDisplay_output[52] } "NODE_NAME" } } { "converter.v" "" { Text "C:/altera/71/quartus/read_rabbit_184/converter.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.246 ns ( 52.61 % ) " "Info: Total cell delay = 2.246 ns ( 52.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.023 ns ( 47.39 % ) " "Info: Total interconnect delay = 2.023 ns ( 47.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { ender[2] converter:converting|always0~1245 converter:converting|always0~1254 converter:converting|HexDisplay_output[52] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.269 ns" { ender[2] ender[2]~combout converter:converting|always0~1245 converter:converting|always0~1254 converter:converting|HexDisplay_output[52] } { 0.000ns 0.000ns 1.337ns 0.447ns 0.239ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { fifty_MHz_int fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[52] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { fifty_MHz_int fifty_MHz_int~combout fifty_MHz_int~clkctrl converter:converting|HexDisplay_output[52] } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.269 ns" { ender[2] converter:converting|always0~1245 converter:converting|always0~1254 converter:converting|HexDisplay_output[52] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.269 ns" { ender[2] ender[2]~combout converter:converting|always0~1245 converter:converting|always0~1254 converter:converting|HexDisplay_output[52] } { 0.000ns 0.000ns 1.337ns 0.447ns 0.239ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Allocated 125 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 02 17:50:12 2010 " "Info: Processing ended: Fri Jul 02 17:50:12 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
