{
    "design_name": "bsg_mux_butterfly",
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_mux_butterfly.v",
        "basejump_stl/bsg_misc/bsg_swap.v"
    ],
    "run_config": [
        {
            "name": "bsg_mux_butterfly_small_clkperiod_1",
            "description": "This module has stages of mux which interleaves input data with size small at clock period=1",
            "design_size": "small",
            "parameters": [
                "width_p=32",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "1",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_small_clkperiod_3",
            "description": "This module has stages of mux which interleaves input data with size small at clock period=3",
            "design_size": "small",
            "parameters": [
                "width_p=32",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "3",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_small_clkperiod_5",
            "description": "This module has stages of mux which interleaves input data with size small at clock period=5",
            "design_size": "small",
            "parameters": [
                "width_p=32",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "5",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_small_clkperiod_7",
            "description": "This module has stages of mux which interleaves input data with size small at clock period=7",
            "design_size": "small",
            "parameters": [
                "width_p=32",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "7",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_small_clkperiod_9",
            "description": "This module has stages of mux which interleaves input data with size small at clock period=9",
            "design_size": "small",
            "parameters": [
                "width_p=32",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "9",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_small_clkperiod_11",
            "description": "This module has stages of mux which interleaves input data with size small at clock period=11",
            "design_size": "small",
            "parameters": [
                "width_p=32",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "11",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_large_clkperiod_1",
            "description": "This module has stages of mux which interleaves input data with size large at clock period=1",
            "design_size": "large",
            "parameters": [
                "width_p=128",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "1",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_large_clkperiod_3",
            "description": "This module has stages of mux which interleaves input data with size large at clock period=3",
            "design_size": "large",
            "parameters": [
                "width_p=128",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "3",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_large_clkperiod_5",
            "description": "This module has stages of mux which interleaves input data with size large at clock period=5",
            "design_size": "large",
            "parameters": [
                "width_p=128",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "5",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_large_clkperiod_7",
            "description": "This module has stages of mux which interleaves input data with size large at clock period=7",
            "design_size": "large",
            "parameters": [
                "width_p=128",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "7",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_large_clkperiod_9",
            "description": "This module has stages of mux which interleaves input data with size large at clock period=9",
            "design_size": "large",
            "parameters": [
                "width_p=128",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "9",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_large_clkperiod_11",
            "description": "This module has stages of mux which interleaves input data with size large at clock period=11",
            "design_size": "large",
            "parameters": [
                "width_p=128",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "11",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_very_large_clkperiod_1",
            "description": "This module has stages of mux which interleaves input data with size very_large at clock period=1",
            "design_size": "very_large",
            "parameters": [
                "width_p=256",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "1",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_very_large_clkperiod_3",
            "description": "This module has stages of mux which interleaves input data with size very_large at clock period=3",
            "design_size": "very_large",
            "parameters": [
                "width_p=256",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "3",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_very_large_clkperiod_5",
            "description": "This module has stages of mux which interleaves input data with size very_large at clock period=5",
            "design_size": "very_large",
            "parameters": [
                "width_p=256",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "5",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_very_large_clkperiod_7",
            "description": "This module has stages of mux which interleaves input data with size very_large at clock period=7",
            "design_size": "very_large",
            "parameters": [
                "width_p=256",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "7",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_very_large_clkperiod_9",
            "description": "This module has stages of mux which interleaves input data with size very_large at clock period=9",
            "design_size": "very_large",
            "parameters": [
                "width_p=256",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "9",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_very_large_clkperiod_11",
            "description": "This module has stages of mux which interleaves input data with size very_large at clock period=11",
            "design_size": "very_large",
            "parameters": [
                "width_p=256",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "11",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_medium_clkperiod_1",
            "description": "This module has stages of mux which interleaves input data with size medium at clock period=1",
            "design_size": "medium",
            "parameters": [
                "width_p=64",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "1",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_medium_clkperiod_3",
            "description": "This module has stages of mux which interleaves input data with size medium at clock period=3",
            "design_size": "medium",
            "parameters": [
                "width_p=64",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "3",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_medium_clkperiod_5",
            "description": "This module has stages of mux which interleaves input data with size medium at clock period=5",
            "design_size": "medium",
            "parameters": [
                "width_p=64",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "5",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_medium_clkperiod_7",
            "description": "This module has stages of mux which interleaves input data with size medium at clock period=7",
            "design_size": "medium",
            "parameters": [
                "width_p=64",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "7",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_medium_clkperiod_9",
            "description": "This module has stages of mux which interleaves input data with size medium at clock period=9",
            "design_size": "medium",
            "parameters": [
                "width_p=64",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "9",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        },
        {
            "name": "bsg_mux_butterfly_medium_clkperiod_11",
            "description": "This module has stages of mux which interleaves input data with size medium at clock period=11",
            "design_size": "medium",
            "parameters": [
                "width_p=64",
                "els_p=32"
            ],
            "constraints": [
                {
                    "type": "clock",
                    "name": "vclk",
                    "port": "virtual",
                    "period": "11",
                    "uncertainty": "0"
                },
                {
                    "type": "input",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                },
                {
                    "type": "output",
                    "clock": "vclk",
                    "port": "all",
                    "delay": "0"
                }
            ]
        }
    ]
}