{"vcs1":{"timestamp_begin":1684262966.636375778, "rt":0.73, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262966.004072639}
{"VCS_COMP_START_TIME": 1684262966.004072639}
{"VCS_COMP_END_TIME": 1684262968.676529011}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
