{"design__instance__count": 2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 240, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1134, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 847, "power__internal__total": 0, "power__switching__total": 0, "power__leakage__total": 0, "power__total": 0, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0, "timing__hold__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000000000000, "timing__setup__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000000000000, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0, "timing__hold__ws__corner:nom_ss_100C_1v60": 1000000043329398900000000000000000000000, "timing__setup__ws__corner:nom_ss_100C_1v60": 1000000043329398900000000000000000000000, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0, "timing__hold__ws__corner:nom_ff_n40C_1v95": 1000000043329398900000000000000000000000, "timing__setup__ws__corner:nom_ff_n40C_1v95": 1000000043329398900000000000000000000000, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 1134, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 847, "clock__skew__worst_hold": 0, "clock__skew__worst_setup": 0, "timing__hold__ws": 1000000000000000000000000000000000000000, "timing__setup__ws": 1000000000000000000000000000000000000000, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 1000000000000000000000000000000, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1000000000000000000000000000000, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 3520.0 3520.0", "design__core__bbox": "5.52 10.88 3514.4 3508.8", "design__io": 645, "design__die__area": 12390400, "design__core__area": 12273800, "design__instance__area": 1080000, "design__instance__count__stdcell": 0, "design__instance__area__stdcell": 0, "design__instance__count__macros": 2, "design__instance__area__macros": 1080000, "design__instance__utilization": 0.0879924, "design__instance__utilization__stdcell": 0, "design__instance__count__class:macro": 2, "flow__warnings__count": 0, "flow__errors__count": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd2": 0, "design__power_grid_violation__count__net:vccd2": 0, "design__power_grid_violation__count__net:vdda1": 0, "design__power_grid_violation__count__net:vssa1": 0, "design__power_grid_violation__count__net:vssa2": 0, "design__power_grid_violation__count__net:vdda2": 0, "design__power_grid_violation__count": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 2502310, "design__violations": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0}