#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-assert' 'svaext' '-sverilog' '+error+500' '+incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib' '+incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include' '+incdir+snapshots/default' '+libext+.v' 'snapshots/default/common_defines.vh' '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/swerv_types.sv' '-f' '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/flist' '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv' '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/ahb_sif.sv' '-debug_pp' '-fsdb' '+memcbk' '+define+DUMP_FSDB' '-l' 'vcs_compile.log' '+vcs+initreg+random' '-LDFLAGS' '-Wl,--no-as-needed' '-top' 'tb_top' '-timescale=1ns/1ns'  -static_dbgen_only -daidir=$1 2>&1
