

================================================================
== Vitis HLS Report for 'sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6'
================================================================
* Date:           Wed Nov 13 22:41:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16400|    16400|  0.164 ms|  0.164 ms|  16400|  16400|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_55_5_VITIS_LOOP_58_6  |    16398|    16398|        16|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.25>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten262 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_edge_127_load1 = alloca i32 1"   --->   Operation 22 'alloca' 'temp_edge_127_load1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_edge_126_load3 = alloca i32 1"   --->   Operation 23 'alloca' 'temp_edge_126_load3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_edge_125_load5 = alloca i32 1"   --->   Operation 24 'alloca' 'temp_edge_125_load5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_edge_124_load7 = alloca i32 1"   --->   Operation 25 'alloca' 'temp_edge_124_load7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_edge_123_load9 = alloca i32 1"   --->   Operation 26 'alloca' 'temp_edge_123_load9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_edge_122_load11 = alloca i32 1"   --->   Operation 27 'alloca' 'temp_edge_122_load11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_edge_121_load13 = alloca i32 1"   --->   Operation 28 'alloca' 'temp_edge_121_load13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_edge_120_load15 = alloca i32 1"   --->   Operation 29 'alloca' 'temp_edge_120_load15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_edge_119_load17 = alloca i32 1"   --->   Operation 30 'alloca' 'temp_edge_119_load17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_edge_118_load19 = alloca i32 1"   --->   Operation 31 'alloca' 'temp_edge_118_load19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%temp_edge_117_load21 = alloca i32 1"   --->   Operation 32 'alloca' 'temp_edge_117_load21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%temp_edge_116_load23 = alloca i32 1"   --->   Operation 33 'alloca' 'temp_edge_116_load23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%temp_edge_115_load25 = alloca i32 1"   --->   Operation 34 'alloca' 'temp_edge_115_load25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%temp_edge_114_load27 = alloca i32 1"   --->   Operation 35 'alloca' 'temp_edge_114_load27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%temp_edge_113_load29 = alloca i32 1"   --->   Operation 36 'alloca' 'temp_edge_113_load29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%temp_edge_112_load31 = alloca i32 1"   --->   Operation 37 'alloca' 'temp_edge_112_load31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%temp_edge_111_load33 = alloca i32 1"   --->   Operation 38 'alloca' 'temp_edge_111_load33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_edge_110_load35 = alloca i32 1"   --->   Operation 39 'alloca' 'temp_edge_110_load35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_edge_109_load37 = alloca i32 1"   --->   Operation 40 'alloca' 'temp_edge_109_load37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_edge_108_load39 = alloca i32 1"   --->   Operation 41 'alloca' 'temp_edge_108_load39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_edge_107_load41 = alloca i32 1"   --->   Operation 42 'alloca' 'temp_edge_107_load41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_edge_106_load43 = alloca i32 1"   --->   Operation 43 'alloca' 'temp_edge_106_load43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_edge_105_load45 = alloca i32 1"   --->   Operation 44 'alloca' 'temp_edge_105_load45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_edge_104_load47 = alloca i32 1"   --->   Operation 45 'alloca' 'temp_edge_104_load47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_edge_103_load49 = alloca i32 1"   --->   Operation 46 'alloca' 'temp_edge_103_load49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_edge_102_load51 = alloca i32 1"   --->   Operation 47 'alloca' 'temp_edge_102_load51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_edge_101_load53 = alloca i32 1"   --->   Operation 48 'alloca' 'temp_edge_101_load53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_edge_100_load55 = alloca i32 1"   --->   Operation 49 'alloca' 'temp_edge_100_load55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_edge_99_load57 = alloca i32 1"   --->   Operation 50 'alloca' 'temp_edge_99_load57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_edge_98_load59 = alloca i32 1"   --->   Operation 51 'alloca' 'temp_edge_98_load59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_edge_97_load61 = alloca i32 1"   --->   Operation 52 'alloca' 'temp_edge_97_load61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_edge_96_load63 = alloca i32 1"   --->   Operation 53 'alloca' 'temp_edge_96_load63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_edge_95_load65 = alloca i32 1"   --->   Operation 54 'alloca' 'temp_edge_95_load65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_edge_94_load67 = alloca i32 1"   --->   Operation 55 'alloca' 'temp_edge_94_load67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_edge_93_load69 = alloca i32 1"   --->   Operation 56 'alloca' 'temp_edge_93_load69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_edge_92_load71 = alloca i32 1"   --->   Operation 57 'alloca' 'temp_edge_92_load71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_edge_91_load73 = alloca i32 1"   --->   Operation 58 'alloca' 'temp_edge_91_load73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_edge_90_load75 = alloca i32 1"   --->   Operation 59 'alloca' 'temp_edge_90_load75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%temp_edge_89_load77 = alloca i32 1"   --->   Operation 60 'alloca' 'temp_edge_89_load77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_edge_88_load79 = alloca i32 1"   --->   Operation 61 'alloca' 'temp_edge_88_load79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_edge_87_load81 = alloca i32 1"   --->   Operation 62 'alloca' 'temp_edge_87_load81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_edge_86_load83 = alloca i32 1"   --->   Operation 63 'alloca' 'temp_edge_86_load83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_edge_85_load85 = alloca i32 1"   --->   Operation 64 'alloca' 'temp_edge_85_load85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_edge_84_load87 = alloca i32 1"   --->   Operation 65 'alloca' 'temp_edge_84_load87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_edge_83_load89 = alloca i32 1"   --->   Operation 66 'alloca' 'temp_edge_83_load89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_edge_82_load91 = alloca i32 1"   --->   Operation 67 'alloca' 'temp_edge_82_load91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_edge_81_load93 = alloca i32 1"   --->   Operation 68 'alloca' 'temp_edge_81_load93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_edge_80_load95 = alloca i32 1"   --->   Operation 69 'alloca' 'temp_edge_80_load95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_edge_79_load97 = alloca i32 1"   --->   Operation 70 'alloca' 'temp_edge_79_load97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_edge_78_load99 = alloca i32 1"   --->   Operation 71 'alloca' 'temp_edge_78_load99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%temp_edge_77_load101 = alloca i32 1"   --->   Operation 72 'alloca' 'temp_edge_77_load101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_edge_76_load103 = alloca i32 1"   --->   Operation 73 'alloca' 'temp_edge_76_load103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%temp_edge_75_load105 = alloca i32 1"   --->   Operation 74 'alloca' 'temp_edge_75_load105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_edge_74_load107 = alloca i32 1"   --->   Operation 75 'alloca' 'temp_edge_74_load107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%temp_edge_73_load109 = alloca i32 1"   --->   Operation 76 'alloca' 'temp_edge_73_load109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_edge_72_load111 = alloca i32 1"   --->   Operation 77 'alloca' 'temp_edge_72_load111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_edge_71_load113 = alloca i32 1"   --->   Operation 78 'alloca' 'temp_edge_71_load113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_edge_70_load115 = alloca i32 1"   --->   Operation 79 'alloca' 'temp_edge_70_load115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%temp_edge_69_load117 = alloca i32 1"   --->   Operation 80 'alloca' 'temp_edge_69_load117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_edge_68_load119 = alloca i32 1"   --->   Operation 81 'alloca' 'temp_edge_68_load119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_edge_67_load121 = alloca i32 1"   --->   Operation 82 'alloca' 'temp_edge_67_load121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_edge_66_load123 = alloca i32 1"   --->   Operation 83 'alloca' 'temp_edge_66_load123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%temp_edge_65_load125 = alloca i32 1"   --->   Operation 84 'alloca' 'temp_edge_65_load125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%temp_edge_64_load127 = alloca i32 1"   --->   Operation 85 'alloca' 'temp_edge_64_load127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%temp_edge_63_load129 = alloca i32 1"   --->   Operation 86 'alloca' 'temp_edge_63_load129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%temp_edge_62_load131 = alloca i32 1"   --->   Operation 87 'alloca' 'temp_edge_62_load131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_edge_61_load133 = alloca i32 1"   --->   Operation 88 'alloca' 'temp_edge_61_load133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%temp_edge_60_load135 = alloca i32 1"   --->   Operation 89 'alloca' 'temp_edge_60_load135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%temp_edge_59_load137 = alloca i32 1"   --->   Operation 90 'alloca' 'temp_edge_59_load137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_edge_58_load139 = alloca i32 1"   --->   Operation 91 'alloca' 'temp_edge_58_load139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%temp_edge_57_load141 = alloca i32 1"   --->   Operation 92 'alloca' 'temp_edge_57_load141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%temp_edge_56_load143 = alloca i32 1"   --->   Operation 93 'alloca' 'temp_edge_56_load143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%temp_edge_55_load145 = alloca i32 1"   --->   Operation 94 'alloca' 'temp_edge_55_load145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%temp_edge_54_load147 = alloca i32 1"   --->   Operation 95 'alloca' 'temp_edge_54_load147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%temp_edge_53_load149 = alloca i32 1"   --->   Operation 96 'alloca' 'temp_edge_53_load149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%temp_edge_52_load151 = alloca i32 1"   --->   Operation 97 'alloca' 'temp_edge_52_load151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%temp_edge_51_load153 = alloca i32 1"   --->   Operation 98 'alloca' 'temp_edge_51_load153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%temp_edge_50_load155 = alloca i32 1"   --->   Operation 99 'alloca' 'temp_edge_50_load155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%temp_edge_49_load157 = alloca i32 1"   --->   Operation 100 'alloca' 'temp_edge_49_load157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%temp_edge_48_load159 = alloca i32 1"   --->   Operation 101 'alloca' 'temp_edge_48_load159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%temp_edge_47_load161 = alloca i32 1"   --->   Operation 102 'alloca' 'temp_edge_47_load161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%temp_edge_46_load163 = alloca i32 1"   --->   Operation 103 'alloca' 'temp_edge_46_load163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%temp_edge_45_load165 = alloca i32 1"   --->   Operation 104 'alloca' 'temp_edge_45_load165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%temp_edge_44_load167 = alloca i32 1"   --->   Operation 105 'alloca' 'temp_edge_44_load167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%temp_edge_43_load169 = alloca i32 1"   --->   Operation 106 'alloca' 'temp_edge_43_load169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%temp_edge_42_load171 = alloca i32 1"   --->   Operation 107 'alloca' 'temp_edge_42_load171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%temp_edge_41_load173 = alloca i32 1"   --->   Operation 108 'alloca' 'temp_edge_41_load173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%temp_edge_40_load175 = alloca i32 1"   --->   Operation 109 'alloca' 'temp_edge_40_load175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%temp_edge_39_load177 = alloca i32 1"   --->   Operation 110 'alloca' 'temp_edge_39_load177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%temp_edge_38_load179 = alloca i32 1"   --->   Operation 111 'alloca' 'temp_edge_38_load179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%temp_edge_37_load181 = alloca i32 1"   --->   Operation 112 'alloca' 'temp_edge_37_load181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%temp_edge_36_load183 = alloca i32 1"   --->   Operation 113 'alloca' 'temp_edge_36_load183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%temp_edge_35_load185 = alloca i32 1"   --->   Operation 114 'alloca' 'temp_edge_35_load185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%temp_edge_34_load187 = alloca i32 1"   --->   Operation 115 'alloca' 'temp_edge_34_load187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%temp_edge_33_load189 = alloca i32 1"   --->   Operation 116 'alloca' 'temp_edge_33_load189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%temp_edge_32_load191 = alloca i32 1"   --->   Operation 117 'alloca' 'temp_edge_32_load191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%temp_edge_31_load193 = alloca i32 1"   --->   Operation 118 'alloca' 'temp_edge_31_load193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%temp_edge_30_load195 = alloca i32 1"   --->   Operation 119 'alloca' 'temp_edge_30_load195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%temp_edge_29_load197 = alloca i32 1"   --->   Operation 120 'alloca' 'temp_edge_29_load197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%temp_edge_28_load199 = alloca i32 1"   --->   Operation 121 'alloca' 'temp_edge_28_load199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%temp_edge_27_load201 = alloca i32 1"   --->   Operation 122 'alloca' 'temp_edge_27_load201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%temp_edge_26_load203 = alloca i32 1"   --->   Operation 123 'alloca' 'temp_edge_26_load203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%temp_edge_25_load205 = alloca i32 1"   --->   Operation 124 'alloca' 'temp_edge_25_load205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%temp_edge_24_load207 = alloca i32 1"   --->   Operation 125 'alloca' 'temp_edge_24_load207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%temp_edge_23_load209 = alloca i32 1"   --->   Operation 126 'alloca' 'temp_edge_23_load209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%temp_edge_22_load211 = alloca i32 1"   --->   Operation 127 'alloca' 'temp_edge_22_load211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%temp_edge_21_load213 = alloca i32 1"   --->   Operation 128 'alloca' 'temp_edge_21_load213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%temp_edge_20_load215 = alloca i32 1"   --->   Operation 129 'alloca' 'temp_edge_20_load215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%temp_edge_19_load217 = alloca i32 1"   --->   Operation 130 'alloca' 'temp_edge_19_load217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%temp_edge_18_load219 = alloca i32 1"   --->   Operation 131 'alloca' 'temp_edge_18_load219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%temp_edge_17_load221 = alloca i32 1"   --->   Operation 132 'alloca' 'temp_edge_17_load221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%temp_edge_16_load223 = alloca i32 1"   --->   Operation 133 'alloca' 'temp_edge_16_load223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%temp_edge_15_load225 = alloca i32 1"   --->   Operation 134 'alloca' 'temp_edge_15_load225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%temp_edge_14_load227 = alloca i32 1"   --->   Operation 135 'alloca' 'temp_edge_14_load227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%temp_edge_13_load229 = alloca i32 1"   --->   Operation 136 'alloca' 'temp_edge_13_load229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%temp_edge_12_load231 = alloca i32 1"   --->   Operation 137 'alloca' 'temp_edge_12_load231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%temp_edge_11_load233 = alloca i32 1"   --->   Operation 138 'alloca' 'temp_edge_11_load233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%temp_edge_10_load235 = alloca i32 1"   --->   Operation 139 'alloca' 'temp_edge_10_load235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%temp_edge_9_load237 = alloca i32 1"   --->   Operation 140 'alloca' 'temp_edge_9_load237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%temp_edge_8_load239 = alloca i32 1"   --->   Operation 141 'alloca' 'temp_edge_8_load239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%temp_edge_7_load241 = alloca i32 1"   --->   Operation 142 'alloca' 'temp_edge_7_load241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%temp_edge_6_load243 = alloca i32 1"   --->   Operation 143 'alloca' 'temp_edge_6_load243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%temp_edge_5_load245 = alloca i32 1"   --->   Operation 144 'alloca' 'temp_edge_5_load245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%temp_edge_4_load247 = alloca i32 1"   --->   Operation 145 'alloca' 'temp_edge_4_load247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%temp_edge_3_load249 = alloca i32 1"   --->   Operation 146 'alloca' 'temp_edge_3_load249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%temp_edge_2_load251 = alloca i32 1"   --->   Operation 147 'alloca' 'temp_edge_2_load251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%temp_edge_1_load253 = alloca i32 1"   --->   Operation 148 'alloca' 'temp_edge_1_load253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%temp_edge_load255 = alloca i32 1"   --->   Operation 149 'alloca' 'temp_edge_load255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %edge_out, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten262"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln16 = store i8 0, i8 %i" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 152 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln16 = store i8 0, i8 %j" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 153 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body51"   --->   Operation 154 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 0, void %for.body51.split, i1 1, void %newFuncRoot"   --->   Operation 155 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%indvar_flatten262_load = load i15 %indvar_flatten262" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 156 'load' 'indvar_flatten262_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.94ns)   --->   "%icmp_ln55 = icmp_eq  i15 %indvar_flatten262_load, i15 16384" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 157 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (1.94ns)   --->   "%add_ln55 = add i15 %indvar_flatten262_load, i15 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 158 'add' 'add_ln55' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc69, void %for.end71.exitStub" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 159 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58]   --->   Operation 160 'load' 'j_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 161 'load' 'i_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_5_VITIS_LOOP_58_6_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.91ns)   --->   "%icmp_ln58 = icmp_eq  i8 %j_load, i8 128" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58]   --->   Operation 164 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.97ns)   --->   "%or_ln16 = or i1 %icmp_ln58, i1 %first_iter_1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 165 'or' 'or_ln16' <Predicate = (!icmp_ln55)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (1.24ns)   --->   "%select_ln16 = select i1 %icmp_ln58, i8 0, i8 %j_load" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 166 'select' 'select_ln16' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (1.91ns)   --->   "%add_ln55_1 = add i8 %i_load, i8 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 167 'add' 'add_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (1.24ns)   --->   "%select_ln55 = select i1 %icmp_ln58, i8 %add_ln55_1, i8 %i_load" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 168 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i8 %select_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 169 'zext' 'zext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%temp_edge_addr = getelementptr i32 %temp_edge, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 170 'getelementptr' 'temp_edge_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%temp_edge_1_addr = getelementptr i32 %temp_edge_1, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 171 'getelementptr' 'temp_edge_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%temp_edge_2_addr = getelementptr i32 %temp_edge_2, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 172 'getelementptr' 'temp_edge_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%temp_edge_3_addr = getelementptr i32 %temp_edge_3, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 173 'getelementptr' 'temp_edge_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%temp_edge_4_addr = getelementptr i32 %temp_edge_4, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 174 'getelementptr' 'temp_edge_4_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%temp_edge_5_addr = getelementptr i32 %temp_edge_5, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 175 'getelementptr' 'temp_edge_5_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%temp_edge_6_addr = getelementptr i32 %temp_edge_6, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 176 'getelementptr' 'temp_edge_6_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%temp_edge_7_addr = getelementptr i32 %temp_edge_7, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 177 'getelementptr' 'temp_edge_7_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%temp_edge_8_addr = getelementptr i32 %temp_edge_8, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 178 'getelementptr' 'temp_edge_8_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%temp_edge_9_addr = getelementptr i32 %temp_edge_9, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 179 'getelementptr' 'temp_edge_9_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%temp_edge_10_addr = getelementptr i32 %temp_edge_10, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 180 'getelementptr' 'temp_edge_10_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%temp_edge_11_addr = getelementptr i32 %temp_edge_11, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 181 'getelementptr' 'temp_edge_11_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%temp_edge_12_addr = getelementptr i32 %temp_edge_12, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 182 'getelementptr' 'temp_edge_12_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%temp_edge_13_addr = getelementptr i32 %temp_edge_13, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 183 'getelementptr' 'temp_edge_13_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%temp_edge_14_addr = getelementptr i32 %temp_edge_14, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 184 'getelementptr' 'temp_edge_14_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%temp_edge_15_addr = getelementptr i32 %temp_edge_15, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 185 'getelementptr' 'temp_edge_15_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%temp_edge_16_addr = getelementptr i32 %temp_edge_16, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 186 'getelementptr' 'temp_edge_16_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%temp_edge_17_addr = getelementptr i32 %temp_edge_17, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 187 'getelementptr' 'temp_edge_17_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%temp_edge_18_addr = getelementptr i32 %temp_edge_18, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 188 'getelementptr' 'temp_edge_18_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%temp_edge_19_addr = getelementptr i32 %temp_edge_19, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 189 'getelementptr' 'temp_edge_19_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%temp_edge_20_addr = getelementptr i32 %temp_edge_20, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 190 'getelementptr' 'temp_edge_20_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%temp_edge_21_addr = getelementptr i32 %temp_edge_21, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 191 'getelementptr' 'temp_edge_21_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%temp_edge_22_addr = getelementptr i32 %temp_edge_22, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 192 'getelementptr' 'temp_edge_22_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%temp_edge_23_addr = getelementptr i32 %temp_edge_23, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 193 'getelementptr' 'temp_edge_23_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%temp_edge_24_addr = getelementptr i32 %temp_edge_24, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 194 'getelementptr' 'temp_edge_24_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%temp_edge_25_addr = getelementptr i32 %temp_edge_25, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 195 'getelementptr' 'temp_edge_25_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%temp_edge_26_addr = getelementptr i32 %temp_edge_26, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 196 'getelementptr' 'temp_edge_26_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%temp_edge_27_addr = getelementptr i32 %temp_edge_27, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 197 'getelementptr' 'temp_edge_27_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%temp_edge_28_addr = getelementptr i32 %temp_edge_28, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 198 'getelementptr' 'temp_edge_28_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%temp_edge_29_addr = getelementptr i32 %temp_edge_29, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 199 'getelementptr' 'temp_edge_29_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%temp_edge_30_addr = getelementptr i32 %temp_edge_30, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 200 'getelementptr' 'temp_edge_30_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%temp_edge_31_addr = getelementptr i32 %temp_edge_31, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 201 'getelementptr' 'temp_edge_31_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%temp_edge_32_addr = getelementptr i32 %temp_edge_32, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 202 'getelementptr' 'temp_edge_32_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%temp_edge_33_addr = getelementptr i32 %temp_edge_33, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 203 'getelementptr' 'temp_edge_33_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%temp_edge_34_addr = getelementptr i32 %temp_edge_34, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 204 'getelementptr' 'temp_edge_34_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%temp_edge_35_addr = getelementptr i32 %temp_edge_35, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 205 'getelementptr' 'temp_edge_35_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%temp_edge_36_addr = getelementptr i32 %temp_edge_36, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 206 'getelementptr' 'temp_edge_36_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%temp_edge_37_addr = getelementptr i32 %temp_edge_37, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 207 'getelementptr' 'temp_edge_37_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%temp_edge_38_addr = getelementptr i32 %temp_edge_38, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 208 'getelementptr' 'temp_edge_38_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%temp_edge_39_addr = getelementptr i32 %temp_edge_39, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 209 'getelementptr' 'temp_edge_39_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%temp_edge_40_addr = getelementptr i32 %temp_edge_40, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 210 'getelementptr' 'temp_edge_40_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%temp_edge_41_addr = getelementptr i32 %temp_edge_41, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 211 'getelementptr' 'temp_edge_41_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%temp_edge_42_addr = getelementptr i32 %temp_edge_42, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 212 'getelementptr' 'temp_edge_42_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%temp_edge_43_addr = getelementptr i32 %temp_edge_43, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 213 'getelementptr' 'temp_edge_43_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%temp_edge_44_addr = getelementptr i32 %temp_edge_44, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 214 'getelementptr' 'temp_edge_44_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%temp_edge_45_addr = getelementptr i32 %temp_edge_45, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 215 'getelementptr' 'temp_edge_45_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%temp_edge_46_addr = getelementptr i32 %temp_edge_46, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 216 'getelementptr' 'temp_edge_46_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%temp_edge_47_addr = getelementptr i32 %temp_edge_47, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 217 'getelementptr' 'temp_edge_47_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%temp_edge_48_addr = getelementptr i32 %temp_edge_48, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 218 'getelementptr' 'temp_edge_48_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%temp_edge_49_addr = getelementptr i32 %temp_edge_49, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 219 'getelementptr' 'temp_edge_49_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%temp_edge_50_addr = getelementptr i32 %temp_edge_50, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 220 'getelementptr' 'temp_edge_50_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%temp_edge_51_addr = getelementptr i32 %temp_edge_51, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 221 'getelementptr' 'temp_edge_51_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%temp_edge_52_addr = getelementptr i32 %temp_edge_52, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 222 'getelementptr' 'temp_edge_52_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%temp_edge_53_addr = getelementptr i32 %temp_edge_53, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 223 'getelementptr' 'temp_edge_53_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%temp_edge_54_addr = getelementptr i32 %temp_edge_54, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 224 'getelementptr' 'temp_edge_54_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%temp_edge_55_addr = getelementptr i32 %temp_edge_55, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 225 'getelementptr' 'temp_edge_55_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%temp_edge_56_addr = getelementptr i32 %temp_edge_56, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 226 'getelementptr' 'temp_edge_56_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%temp_edge_57_addr = getelementptr i32 %temp_edge_57, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 227 'getelementptr' 'temp_edge_57_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%temp_edge_58_addr = getelementptr i32 %temp_edge_58, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 228 'getelementptr' 'temp_edge_58_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%temp_edge_59_addr = getelementptr i32 %temp_edge_59, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 229 'getelementptr' 'temp_edge_59_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%temp_edge_60_addr = getelementptr i32 %temp_edge_60, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 230 'getelementptr' 'temp_edge_60_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%temp_edge_61_addr = getelementptr i32 %temp_edge_61, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 231 'getelementptr' 'temp_edge_61_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%temp_edge_62_addr = getelementptr i32 %temp_edge_62, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 232 'getelementptr' 'temp_edge_62_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%temp_edge_63_addr = getelementptr i32 %temp_edge_63, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 233 'getelementptr' 'temp_edge_63_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%temp_edge_64_addr = getelementptr i32 %temp_edge_64, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 234 'getelementptr' 'temp_edge_64_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%temp_edge_65_addr = getelementptr i32 %temp_edge_65, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 235 'getelementptr' 'temp_edge_65_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%temp_edge_66_addr = getelementptr i32 %temp_edge_66, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 236 'getelementptr' 'temp_edge_66_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%temp_edge_67_addr = getelementptr i32 %temp_edge_67, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 237 'getelementptr' 'temp_edge_67_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%temp_edge_68_addr = getelementptr i32 %temp_edge_68, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 238 'getelementptr' 'temp_edge_68_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%temp_edge_69_addr = getelementptr i32 %temp_edge_69, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 239 'getelementptr' 'temp_edge_69_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%temp_edge_70_addr = getelementptr i32 %temp_edge_70, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 240 'getelementptr' 'temp_edge_70_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%temp_edge_71_addr = getelementptr i32 %temp_edge_71, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 241 'getelementptr' 'temp_edge_71_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%temp_edge_72_addr = getelementptr i32 %temp_edge_72, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 242 'getelementptr' 'temp_edge_72_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%temp_edge_73_addr = getelementptr i32 %temp_edge_73, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 243 'getelementptr' 'temp_edge_73_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%temp_edge_74_addr = getelementptr i32 %temp_edge_74, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 244 'getelementptr' 'temp_edge_74_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%temp_edge_75_addr = getelementptr i32 %temp_edge_75, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 245 'getelementptr' 'temp_edge_75_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%temp_edge_76_addr = getelementptr i32 %temp_edge_76, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 246 'getelementptr' 'temp_edge_76_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%temp_edge_77_addr = getelementptr i32 %temp_edge_77, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 247 'getelementptr' 'temp_edge_77_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%temp_edge_78_addr = getelementptr i32 %temp_edge_78, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 248 'getelementptr' 'temp_edge_78_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%temp_edge_79_addr = getelementptr i32 %temp_edge_79, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 249 'getelementptr' 'temp_edge_79_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%temp_edge_80_addr = getelementptr i32 %temp_edge_80, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 250 'getelementptr' 'temp_edge_80_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%temp_edge_81_addr = getelementptr i32 %temp_edge_81, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 251 'getelementptr' 'temp_edge_81_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%temp_edge_82_addr = getelementptr i32 %temp_edge_82, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 252 'getelementptr' 'temp_edge_82_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%temp_edge_83_addr = getelementptr i32 %temp_edge_83, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 253 'getelementptr' 'temp_edge_83_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%temp_edge_84_addr = getelementptr i32 %temp_edge_84, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 254 'getelementptr' 'temp_edge_84_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%temp_edge_85_addr = getelementptr i32 %temp_edge_85, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 255 'getelementptr' 'temp_edge_85_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%temp_edge_86_addr = getelementptr i32 %temp_edge_86, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 256 'getelementptr' 'temp_edge_86_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%temp_edge_87_addr = getelementptr i32 %temp_edge_87, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 257 'getelementptr' 'temp_edge_87_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%temp_edge_88_addr = getelementptr i32 %temp_edge_88, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 258 'getelementptr' 'temp_edge_88_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%temp_edge_89_addr = getelementptr i32 %temp_edge_89, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 259 'getelementptr' 'temp_edge_89_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%temp_edge_90_addr = getelementptr i32 %temp_edge_90, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 260 'getelementptr' 'temp_edge_90_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%temp_edge_91_addr = getelementptr i32 %temp_edge_91, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 261 'getelementptr' 'temp_edge_91_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%temp_edge_92_addr = getelementptr i32 %temp_edge_92, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 262 'getelementptr' 'temp_edge_92_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%temp_edge_93_addr = getelementptr i32 %temp_edge_93, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 263 'getelementptr' 'temp_edge_93_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%temp_edge_94_addr = getelementptr i32 %temp_edge_94, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 264 'getelementptr' 'temp_edge_94_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%temp_edge_95_addr = getelementptr i32 %temp_edge_95, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 265 'getelementptr' 'temp_edge_95_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%temp_edge_96_addr = getelementptr i32 %temp_edge_96, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 266 'getelementptr' 'temp_edge_96_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%temp_edge_97_addr = getelementptr i32 %temp_edge_97, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 267 'getelementptr' 'temp_edge_97_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%temp_edge_98_addr = getelementptr i32 %temp_edge_98, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 268 'getelementptr' 'temp_edge_98_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%temp_edge_99_addr = getelementptr i32 %temp_edge_99, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 269 'getelementptr' 'temp_edge_99_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%temp_edge_100_addr = getelementptr i32 %temp_edge_100, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 270 'getelementptr' 'temp_edge_100_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%temp_edge_101_addr = getelementptr i32 %temp_edge_101, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 271 'getelementptr' 'temp_edge_101_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%temp_edge_102_addr = getelementptr i32 %temp_edge_102, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 272 'getelementptr' 'temp_edge_102_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%temp_edge_103_addr = getelementptr i32 %temp_edge_103, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 273 'getelementptr' 'temp_edge_103_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%temp_edge_104_addr = getelementptr i32 %temp_edge_104, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 274 'getelementptr' 'temp_edge_104_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%temp_edge_105_addr = getelementptr i32 %temp_edge_105, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 275 'getelementptr' 'temp_edge_105_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%temp_edge_106_addr = getelementptr i32 %temp_edge_106, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 276 'getelementptr' 'temp_edge_106_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%temp_edge_107_addr = getelementptr i32 %temp_edge_107, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 277 'getelementptr' 'temp_edge_107_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%temp_edge_108_addr = getelementptr i32 %temp_edge_108, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 278 'getelementptr' 'temp_edge_108_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%temp_edge_109_addr = getelementptr i32 %temp_edge_109, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 279 'getelementptr' 'temp_edge_109_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%temp_edge_110_addr = getelementptr i32 %temp_edge_110, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 280 'getelementptr' 'temp_edge_110_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%temp_edge_111_addr = getelementptr i32 %temp_edge_111, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 281 'getelementptr' 'temp_edge_111_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%temp_edge_112_addr = getelementptr i32 %temp_edge_112, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 282 'getelementptr' 'temp_edge_112_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%temp_edge_113_addr = getelementptr i32 %temp_edge_113, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 283 'getelementptr' 'temp_edge_113_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%temp_edge_114_addr = getelementptr i32 %temp_edge_114, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 284 'getelementptr' 'temp_edge_114_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%temp_edge_115_addr = getelementptr i32 %temp_edge_115, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 285 'getelementptr' 'temp_edge_115_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%temp_edge_116_addr = getelementptr i32 %temp_edge_116, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 286 'getelementptr' 'temp_edge_116_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%temp_edge_117_addr = getelementptr i32 %temp_edge_117, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 287 'getelementptr' 'temp_edge_117_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%temp_edge_118_addr = getelementptr i32 %temp_edge_118, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 288 'getelementptr' 'temp_edge_118_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%temp_edge_119_addr = getelementptr i32 %temp_edge_119, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 289 'getelementptr' 'temp_edge_119_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%temp_edge_120_addr = getelementptr i32 %temp_edge_120, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 290 'getelementptr' 'temp_edge_120_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%temp_edge_121_addr = getelementptr i32 %temp_edge_121, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 291 'getelementptr' 'temp_edge_121_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%temp_edge_122_addr = getelementptr i32 %temp_edge_122, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 292 'getelementptr' 'temp_edge_122_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%temp_edge_123_addr = getelementptr i32 %temp_edge_123, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 293 'getelementptr' 'temp_edge_123_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%temp_edge_124_addr = getelementptr i32 %temp_edge_124, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 294 'getelementptr' 'temp_edge_124_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%temp_edge_125_addr = getelementptr i32 %temp_edge_125, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 295 'getelementptr' 'temp_edge_125_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%temp_edge_126_addr = getelementptr i32 %temp_edge_126, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 296 'getelementptr' 'temp_edge_126_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%temp_edge_127_addr = getelementptr i32 %temp_edge_127, i64 0, i64 %zext_ln55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 297 'getelementptr' 'temp_edge_127_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %or_ln16, void %for.body51.split, void %for.first.iter.for.body51" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58]   --->   Operation 298 'br' 'br_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 299 [2/2] (3.25ns)   --->   "%temp_edge_load = load i7 %temp_edge_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 299 'load' 'temp_edge_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 300 [2/2] (3.25ns)   --->   "%temp_edge_1_load = load i7 %temp_edge_1_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 300 'load' 'temp_edge_1_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 301 [2/2] (3.25ns)   --->   "%temp_edge_2_load = load i7 %temp_edge_2_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 301 'load' 'temp_edge_2_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 302 [2/2] (3.25ns)   --->   "%temp_edge_3_load = load i7 %temp_edge_3_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 302 'load' 'temp_edge_3_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 303 [2/2] (3.25ns)   --->   "%temp_edge_4_load = load i7 %temp_edge_4_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 303 'load' 'temp_edge_4_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 304 [2/2] (3.25ns)   --->   "%temp_edge_5_load = load i7 %temp_edge_5_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 304 'load' 'temp_edge_5_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 305 [2/2] (3.25ns)   --->   "%temp_edge_6_load = load i7 %temp_edge_6_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 305 'load' 'temp_edge_6_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 306 [2/2] (3.25ns)   --->   "%temp_edge_7_load = load i7 %temp_edge_7_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 306 'load' 'temp_edge_7_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 307 [2/2] (3.25ns)   --->   "%temp_edge_8_load = load i7 %temp_edge_8_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 307 'load' 'temp_edge_8_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 308 [2/2] (3.25ns)   --->   "%temp_edge_9_load = load i7 %temp_edge_9_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 308 'load' 'temp_edge_9_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 309 [2/2] (3.25ns)   --->   "%temp_edge_10_load = load i7 %temp_edge_10_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 309 'load' 'temp_edge_10_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 310 [2/2] (3.25ns)   --->   "%temp_edge_11_load = load i7 %temp_edge_11_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 310 'load' 'temp_edge_11_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 311 [2/2] (3.25ns)   --->   "%temp_edge_12_load = load i7 %temp_edge_12_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 311 'load' 'temp_edge_12_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 312 [2/2] (3.25ns)   --->   "%temp_edge_13_load = load i7 %temp_edge_13_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 312 'load' 'temp_edge_13_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 313 [2/2] (3.25ns)   --->   "%temp_edge_14_load = load i7 %temp_edge_14_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 313 'load' 'temp_edge_14_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 314 [2/2] (3.25ns)   --->   "%temp_edge_15_load = load i7 %temp_edge_15_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 314 'load' 'temp_edge_15_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 315 [2/2] (3.25ns)   --->   "%temp_edge_16_load = load i7 %temp_edge_16_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 315 'load' 'temp_edge_16_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 316 [2/2] (3.25ns)   --->   "%temp_edge_17_load = load i7 %temp_edge_17_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 316 'load' 'temp_edge_17_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 317 [2/2] (3.25ns)   --->   "%temp_edge_18_load = load i7 %temp_edge_18_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 317 'load' 'temp_edge_18_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 318 [2/2] (3.25ns)   --->   "%temp_edge_19_load = load i7 %temp_edge_19_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 318 'load' 'temp_edge_19_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 319 [2/2] (3.25ns)   --->   "%temp_edge_20_load = load i7 %temp_edge_20_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 319 'load' 'temp_edge_20_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 320 [2/2] (3.25ns)   --->   "%temp_edge_21_load = load i7 %temp_edge_21_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 320 'load' 'temp_edge_21_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 321 [2/2] (3.25ns)   --->   "%temp_edge_22_load = load i7 %temp_edge_22_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 321 'load' 'temp_edge_22_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 322 [2/2] (3.25ns)   --->   "%temp_edge_23_load = load i7 %temp_edge_23_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 322 'load' 'temp_edge_23_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 323 [2/2] (3.25ns)   --->   "%temp_edge_24_load = load i7 %temp_edge_24_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 323 'load' 'temp_edge_24_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 324 [2/2] (3.25ns)   --->   "%temp_edge_25_load = load i7 %temp_edge_25_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 324 'load' 'temp_edge_25_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 325 [2/2] (3.25ns)   --->   "%temp_edge_26_load = load i7 %temp_edge_26_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 325 'load' 'temp_edge_26_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 326 [2/2] (3.25ns)   --->   "%temp_edge_27_load = load i7 %temp_edge_27_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 326 'load' 'temp_edge_27_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 327 [2/2] (3.25ns)   --->   "%temp_edge_28_load = load i7 %temp_edge_28_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 327 'load' 'temp_edge_28_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 328 [2/2] (3.25ns)   --->   "%temp_edge_29_load = load i7 %temp_edge_29_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 328 'load' 'temp_edge_29_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 329 [2/2] (3.25ns)   --->   "%temp_edge_30_load = load i7 %temp_edge_30_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 329 'load' 'temp_edge_30_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 330 [2/2] (3.25ns)   --->   "%temp_edge_31_load = load i7 %temp_edge_31_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 330 'load' 'temp_edge_31_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 331 [2/2] (3.25ns)   --->   "%temp_edge_32_load = load i7 %temp_edge_32_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 331 'load' 'temp_edge_32_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 332 [2/2] (3.25ns)   --->   "%temp_edge_33_load = load i7 %temp_edge_33_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 332 'load' 'temp_edge_33_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 333 [2/2] (3.25ns)   --->   "%temp_edge_34_load = load i7 %temp_edge_34_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 333 'load' 'temp_edge_34_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 334 [2/2] (3.25ns)   --->   "%temp_edge_35_load = load i7 %temp_edge_35_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 334 'load' 'temp_edge_35_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 335 [2/2] (3.25ns)   --->   "%temp_edge_36_load = load i7 %temp_edge_36_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 335 'load' 'temp_edge_36_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 336 [2/2] (3.25ns)   --->   "%temp_edge_37_load = load i7 %temp_edge_37_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 336 'load' 'temp_edge_37_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 337 [2/2] (3.25ns)   --->   "%temp_edge_38_load = load i7 %temp_edge_38_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 337 'load' 'temp_edge_38_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 338 [2/2] (3.25ns)   --->   "%temp_edge_39_load = load i7 %temp_edge_39_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 338 'load' 'temp_edge_39_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 339 [2/2] (3.25ns)   --->   "%temp_edge_40_load = load i7 %temp_edge_40_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 339 'load' 'temp_edge_40_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 340 [2/2] (3.25ns)   --->   "%temp_edge_41_load = load i7 %temp_edge_41_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 340 'load' 'temp_edge_41_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 341 [2/2] (3.25ns)   --->   "%temp_edge_42_load = load i7 %temp_edge_42_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 341 'load' 'temp_edge_42_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 342 [2/2] (3.25ns)   --->   "%temp_edge_43_load = load i7 %temp_edge_43_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 342 'load' 'temp_edge_43_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 343 [2/2] (3.25ns)   --->   "%temp_edge_44_load = load i7 %temp_edge_44_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 343 'load' 'temp_edge_44_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 344 [2/2] (3.25ns)   --->   "%temp_edge_45_load = load i7 %temp_edge_45_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 344 'load' 'temp_edge_45_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 345 [2/2] (3.25ns)   --->   "%temp_edge_46_load = load i7 %temp_edge_46_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 345 'load' 'temp_edge_46_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 346 [2/2] (3.25ns)   --->   "%temp_edge_47_load = load i7 %temp_edge_47_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 346 'load' 'temp_edge_47_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 347 [2/2] (3.25ns)   --->   "%temp_edge_48_load = load i7 %temp_edge_48_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 347 'load' 'temp_edge_48_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 348 [2/2] (3.25ns)   --->   "%temp_edge_49_load = load i7 %temp_edge_49_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 348 'load' 'temp_edge_49_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 349 [2/2] (3.25ns)   --->   "%temp_edge_50_load = load i7 %temp_edge_50_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 349 'load' 'temp_edge_50_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 350 [2/2] (3.25ns)   --->   "%temp_edge_51_load = load i7 %temp_edge_51_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 350 'load' 'temp_edge_51_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 351 [2/2] (3.25ns)   --->   "%temp_edge_52_load = load i7 %temp_edge_52_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 351 'load' 'temp_edge_52_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 352 [2/2] (3.25ns)   --->   "%temp_edge_53_load = load i7 %temp_edge_53_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 352 'load' 'temp_edge_53_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 353 [2/2] (3.25ns)   --->   "%temp_edge_54_load = load i7 %temp_edge_54_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 353 'load' 'temp_edge_54_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 354 [2/2] (3.25ns)   --->   "%temp_edge_55_load = load i7 %temp_edge_55_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 354 'load' 'temp_edge_55_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 355 [2/2] (3.25ns)   --->   "%temp_edge_56_load = load i7 %temp_edge_56_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 355 'load' 'temp_edge_56_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 356 [2/2] (3.25ns)   --->   "%temp_edge_57_load = load i7 %temp_edge_57_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 356 'load' 'temp_edge_57_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 357 [2/2] (3.25ns)   --->   "%temp_edge_58_load = load i7 %temp_edge_58_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 357 'load' 'temp_edge_58_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 358 [2/2] (3.25ns)   --->   "%temp_edge_59_load = load i7 %temp_edge_59_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 358 'load' 'temp_edge_59_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 359 [2/2] (3.25ns)   --->   "%temp_edge_60_load = load i7 %temp_edge_60_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 359 'load' 'temp_edge_60_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 360 [2/2] (3.25ns)   --->   "%temp_edge_61_load = load i7 %temp_edge_61_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 360 'load' 'temp_edge_61_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 361 [2/2] (3.25ns)   --->   "%temp_edge_62_load = load i7 %temp_edge_62_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 361 'load' 'temp_edge_62_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 362 [2/2] (3.25ns)   --->   "%temp_edge_63_load = load i7 %temp_edge_63_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 362 'load' 'temp_edge_63_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 363 [2/2] (3.25ns)   --->   "%temp_edge_64_load = load i7 %temp_edge_64_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 363 'load' 'temp_edge_64_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 364 [2/2] (3.25ns)   --->   "%temp_edge_65_load = load i7 %temp_edge_65_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 364 'load' 'temp_edge_65_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 365 [2/2] (3.25ns)   --->   "%temp_edge_66_load = load i7 %temp_edge_66_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 365 'load' 'temp_edge_66_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 366 [2/2] (3.25ns)   --->   "%temp_edge_67_load = load i7 %temp_edge_67_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 366 'load' 'temp_edge_67_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 367 [2/2] (3.25ns)   --->   "%temp_edge_68_load = load i7 %temp_edge_68_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 367 'load' 'temp_edge_68_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 368 [2/2] (3.25ns)   --->   "%temp_edge_69_load = load i7 %temp_edge_69_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 368 'load' 'temp_edge_69_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 369 [2/2] (3.25ns)   --->   "%temp_edge_70_load = load i7 %temp_edge_70_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 369 'load' 'temp_edge_70_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 370 [2/2] (3.25ns)   --->   "%temp_edge_71_load = load i7 %temp_edge_71_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 370 'load' 'temp_edge_71_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 371 [2/2] (3.25ns)   --->   "%temp_edge_72_load = load i7 %temp_edge_72_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 371 'load' 'temp_edge_72_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 372 [2/2] (3.25ns)   --->   "%temp_edge_73_load = load i7 %temp_edge_73_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 372 'load' 'temp_edge_73_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 373 [2/2] (3.25ns)   --->   "%temp_edge_74_load = load i7 %temp_edge_74_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 373 'load' 'temp_edge_74_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 374 [2/2] (3.25ns)   --->   "%temp_edge_75_load = load i7 %temp_edge_75_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 374 'load' 'temp_edge_75_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 375 [2/2] (3.25ns)   --->   "%temp_edge_76_load = load i7 %temp_edge_76_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 375 'load' 'temp_edge_76_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 376 [2/2] (3.25ns)   --->   "%temp_edge_77_load = load i7 %temp_edge_77_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 376 'load' 'temp_edge_77_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 377 [2/2] (3.25ns)   --->   "%temp_edge_78_load = load i7 %temp_edge_78_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 377 'load' 'temp_edge_78_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 378 [2/2] (3.25ns)   --->   "%temp_edge_79_load = load i7 %temp_edge_79_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 378 'load' 'temp_edge_79_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 379 [2/2] (3.25ns)   --->   "%temp_edge_80_load = load i7 %temp_edge_80_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 379 'load' 'temp_edge_80_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 380 [2/2] (3.25ns)   --->   "%temp_edge_81_load = load i7 %temp_edge_81_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 380 'load' 'temp_edge_81_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 381 [2/2] (3.25ns)   --->   "%temp_edge_82_load = load i7 %temp_edge_82_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 381 'load' 'temp_edge_82_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 382 [2/2] (3.25ns)   --->   "%temp_edge_83_load = load i7 %temp_edge_83_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 382 'load' 'temp_edge_83_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 383 [2/2] (3.25ns)   --->   "%temp_edge_84_load = load i7 %temp_edge_84_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 383 'load' 'temp_edge_84_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 384 [2/2] (3.25ns)   --->   "%temp_edge_85_load = load i7 %temp_edge_85_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 384 'load' 'temp_edge_85_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 385 [2/2] (3.25ns)   --->   "%temp_edge_86_load = load i7 %temp_edge_86_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 385 'load' 'temp_edge_86_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 386 [2/2] (3.25ns)   --->   "%temp_edge_87_load = load i7 %temp_edge_87_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 386 'load' 'temp_edge_87_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 387 [2/2] (3.25ns)   --->   "%temp_edge_88_load = load i7 %temp_edge_88_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 387 'load' 'temp_edge_88_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 388 [2/2] (3.25ns)   --->   "%temp_edge_89_load = load i7 %temp_edge_89_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 388 'load' 'temp_edge_89_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 389 [2/2] (3.25ns)   --->   "%temp_edge_90_load = load i7 %temp_edge_90_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 389 'load' 'temp_edge_90_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 390 [2/2] (3.25ns)   --->   "%temp_edge_91_load = load i7 %temp_edge_91_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 390 'load' 'temp_edge_91_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 391 [2/2] (3.25ns)   --->   "%temp_edge_92_load = load i7 %temp_edge_92_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 391 'load' 'temp_edge_92_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 392 [2/2] (3.25ns)   --->   "%temp_edge_93_load = load i7 %temp_edge_93_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 392 'load' 'temp_edge_93_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 393 [2/2] (3.25ns)   --->   "%temp_edge_94_load = load i7 %temp_edge_94_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 393 'load' 'temp_edge_94_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 394 [2/2] (3.25ns)   --->   "%temp_edge_95_load = load i7 %temp_edge_95_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 394 'load' 'temp_edge_95_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 395 [2/2] (3.25ns)   --->   "%temp_edge_96_load = load i7 %temp_edge_96_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 395 'load' 'temp_edge_96_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 396 [2/2] (3.25ns)   --->   "%temp_edge_97_load = load i7 %temp_edge_97_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 396 'load' 'temp_edge_97_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 397 [2/2] (3.25ns)   --->   "%temp_edge_98_load = load i7 %temp_edge_98_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 397 'load' 'temp_edge_98_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 398 [2/2] (3.25ns)   --->   "%temp_edge_99_load = load i7 %temp_edge_99_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 398 'load' 'temp_edge_99_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 399 [2/2] (3.25ns)   --->   "%temp_edge_100_load = load i7 %temp_edge_100_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 399 'load' 'temp_edge_100_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 400 [2/2] (3.25ns)   --->   "%temp_edge_101_load = load i7 %temp_edge_101_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 400 'load' 'temp_edge_101_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 401 [2/2] (3.25ns)   --->   "%temp_edge_102_load = load i7 %temp_edge_102_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 401 'load' 'temp_edge_102_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 402 [2/2] (3.25ns)   --->   "%temp_edge_103_load = load i7 %temp_edge_103_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 402 'load' 'temp_edge_103_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 403 [2/2] (3.25ns)   --->   "%temp_edge_104_load = load i7 %temp_edge_104_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 403 'load' 'temp_edge_104_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 404 [2/2] (3.25ns)   --->   "%temp_edge_105_load = load i7 %temp_edge_105_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 404 'load' 'temp_edge_105_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 405 [2/2] (3.25ns)   --->   "%temp_edge_106_load = load i7 %temp_edge_106_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 405 'load' 'temp_edge_106_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 406 [2/2] (3.25ns)   --->   "%temp_edge_107_load = load i7 %temp_edge_107_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 406 'load' 'temp_edge_107_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 407 [2/2] (3.25ns)   --->   "%temp_edge_108_load = load i7 %temp_edge_108_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 407 'load' 'temp_edge_108_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 408 [2/2] (3.25ns)   --->   "%temp_edge_109_load = load i7 %temp_edge_109_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 408 'load' 'temp_edge_109_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 409 [2/2] (3.25ns)   --->   "%temp_edge_110_load = load i7 %temp_edge_110_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 409 'load' 'temp_edge_110_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 410 [2/2] (3.25ns)   --->   "%temp_edge_111_load = load i7 %temp_edge_111_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 410 'load' 'temp_edge_111_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 411 [2/2] (3.25ns)   --->   "%temp_edge_112_load = load i7 %temp_edge_112_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 411 'load' 'temp_edge_112_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 412 [2/2] (3.25ns)   --->   "%temp_edge_113_load = load i7 %temp_edge_113_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 412 'load' 'temp_edge_113_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 413 [2/2] (3.25ns)   --->   "%temp_edge_114_load = load i7 %temp_edge_114_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 413 'load' 'temp_edge_114_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 414 [2/2] (3.25ns)   --->   "%temp_edge_115_load = load i7 %temp_edge_115_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 414 'load' 'temp_edge_115_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 415 [2/2] (3.25ns)   --->   "%temp_edge_116_load = load i7 %temp_edge_116_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 415 'load' 'temp_edge_116_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 416 [2/2] (3.25ns)   --->   "%temp_edge_117_load = load i7 %temp_edge_117_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 416 'load' 'temp_edge_117_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 417 [2/2] (3.25ns)   --->   "%temp_edge_118_load = load i7 %temp_edge_118_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 417 'load' 'temp_edge_118_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 418 [2/2] (3.25ns)   --->   "%temp_edge_119_load = load i7 %temp_edge_119_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 418 'load' 'temp_edge_119_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 419 [2/2] (3.25ns)   --->   "%temp_edge_120_load = load i7 %temp_edge_120_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 419 'load' 'temp_edge_120_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 420 [2/2] (3.25ns)   --->   "%temp_edge_121_load = load i7 %temp_edge_121_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 420 'load' 'temp_edge_121_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 421 [2/2] (3.25ns)   --->   "%temp_edge_122_load = load i7 %temp_edge_122_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 421 'load' 'temp_edge_122_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 422 [2/2] (3.25ns)   --->   "%temp_edge_123_load = load i7 %temp_edge_123_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 422 'load' 'temp_edge_123_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 423 [2/2] (3.25ns)   --->   "%temp_edge_124_load = load i7 %temp_edge_124_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 423 'load' 'temp_edge_124_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 424 [2/2] (3.25ns)   --->   "%temp_edge_125_load = load i7 %temp_edge_125_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 424 'load' 'temp_edge_125_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 425 [2/2] (3.25ns)   --->   "%temp_edge_126_load = load i7 %temp_edge_126_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 425 'load' 'temp_edge_126_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 426 [2/2] (3.25ns)   --->   "%temp_edge_127_load = load i7 %temp_edge_127_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 426 'load' 'temp_edge_127_load' <Predicate = (!icmp_ln55 & or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 427 [1/1] (1.91ns)   --->   "%add_ln58 = add i8 %select_ln16, i8 1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58]   --->   Operation 427 'add' 'add_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (1.58ns)   --->   "%store_ln55 = store i15 %add_ln55, i15 %indvar_flatten262" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 428 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_1 : Operation 429 [1/1] (1.58ns)   --->   "%store_ln16 = store i8 %select_ln55, i8 %i" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 429 'store' 'store_ln16' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_1 : Operation 430 [1/1] (1.58ns)   --->   "%store_ln16 = store i8 %add_ln58, i8 %j" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 430 'store' 'store_ln16' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body51" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58]   --->   Operation 431 'br' 'br_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 432 [1/2] (3.25ns)   --->   "%temp_edge_load = load i7 %temp_edge_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 432 'load' 'temp_edge_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 433 [1/2] (3.25ns)   --->   "%temp_edge_1_load = load i7 %temp_edge_1_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 433 'load' 'temp_edge_1_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 434 [1/2] (3.25ns)   --->   "%temp_edge_2_load = load i7 %temp_edge_2_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 434 'load' 'temp_edge_2_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 435 [1/2] (3.25ns)   --->   "%temp_edge_3_load = load i7 %temp_edge_3_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 435 'load' 'temp_edge_3_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 436 [1/2] (3.25ns)   --->   "%temp_edge_4_load = load i7 %temp_edge_4_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 436 'load' 'temp_edge_4_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 437 [1/2] (3.25ns)   --->   "%temp_edge_5_load = load i7 %temp_edge_5_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 437 'load' 'temp_edge_5_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 438 [1/2] (3.25ns)   --->   "%temp_edge_6_load = load i7 %temp_edge_6_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 438 'load' 'temp_edge_6_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 439 [1/2] (3.25ns)   --->   "%temp_edge_7_load = load i7 %temp_edge_7_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 439 'load' 'temp_edge_7_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 440 [1/2] (3.25ns)   --->   "%temp_edge_8_load = load i7 %temp_edge_8_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 440 'load' 'temp_edge_8_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 441 [1/2] (3.25ns)   --->   "%temp_edge_9_load = load i7 %temp_edge_9_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 441 'load' 'temp_edge_9_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 442 [1/2] (3.25ns)   --->   "%temp_edge_10_load = load i7 %temp_edge_10_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 442 'load' 'temp_edge_10_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 443 [1/2] (3.25ns)   --->   "%temp_edge_11_load = load i7 %temp_edge_11_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 443 'load' 'temp_edge_11_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 444 [1/2] (3.25ns)   --->   "%temp_edge_12_load = load i7 %temp_edge_12_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 444 'load' 'temp_edge_12_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 445 [1/2] (3.25ns)   --->   "%temp_edge_13_load = load i7 %temp_edge_13_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 445 'load' 'temp_edge_13_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 446 [1/2] (3.25ns)   --->   "%temp_edge_14_load = load i7 %temp_edge_14_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 446 'load' 'temp_edge_14_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 447 [1/2] (3.25ns)   --->   "%temp_edge_15_load = load i7 %temp_edge_15_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 447 'load' 'temp_edge_15_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 448 [1/2] (3.25ns)   --->   "%temp_edge_16_load = load i7 %temp_edge_16_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 448 'load' 'temp_edge_16_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 449 [1/2] (3.25ns)   --->   "%temp_edge_17_load = load i7 %temp_edge_17_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 449 'load' 'temp_edge_17_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 450 [1/2] (3.25ns)   --->   "%temp_edge_18_load = load i7 %temp_edge_18_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 450 'load' 'temp_edge_18_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 451 [1/2] (3.25ns)   --->   "%temp_edge_19_load = load i7 %temp_edge_19_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 451 'load' 'temp_edge_19_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 452 [1/2] (3.25ns)   --->   "%temp_edge_20_load = load i7 %temp_edge_20_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 452 'load' 'temp_edge_20_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 453 [1/2] (3.25ns)   --->   "%temp_edge_21_load = load i7 %temp_edge_21_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 453 'load' 'temp_edge_21_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 454 [1/2] (3.25ns)   --->   "%temp_edge_22_load = load i7 %temp_edge_22_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 454 'load' 'temp_edge_22_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 455 [1/2] (3.25ns)   --->   "%temp_edge_23_load = load i7 %temp_edge_23_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 455 'load' 'temp_edge_23_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 456 [1/2] (3.25ns)   --->   "%temp_edge_24_load = load i7 %temp_edge_24_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 456 'load' 'temp_edge_24_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 457 [1/2] (3.25ns)   --->   "%temp_edge_25_load = load i7 %temp_edge_25_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 457 'load' 'temp_edge_25_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 458 [1/2] (3.25ns)   --->   "%temp_edge_26_load = load i7 %temp_edge_26_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 458 'load' 'temp_edge_26_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 459 [1/2] (3.25ns)   --->   "%temp_edge_27_load = load i7 %temp_edge_27_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 459 'load' 'temp_edge_27_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 460 [1/2] (3.25ns)   --->   "%temp_edge_28_load = load i7 %temp_edge_28_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 460 'load' 'temp_edge_28_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 461 [1/2] (3.25ns)   --->   "%temp_edge_29_load = load i7 %temp_edge_29_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 461 'load' 'temp_edge_29_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 462 [1/2] (3.25ns)   --->   "%temp_edge_30_load = load i7 %temp_edge_30_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 462 'load' 'temp_edge_30_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 463 [1/2] (3.25ns)   --->   "%temp_edge_31_load = load i7 %temp_edge_31_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 463 'load' 'temp_edge_31_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 464 [1/2] (3.25ns)   --->   "%temp_edge_32_load = load i7 %temp_edge_32_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 464 'load' 'temp_edge_32_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 465 [1/2] (3.25ns)   --->   "%temp_edge_33_load = load i7 %temp_edge_33_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 465 'load' 'temp_edge_33_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 466 [1/2] (3.25ns)   --->   "%temp_edge_34_load = load i7 %temp_edge_34_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 466 'load' 'temp_edge_34_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 467 [1/2] (3.25ns)   --->   "%temp_edge_35_load = load i7 %temp_edge_35_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 467 'load' 'temp_edge_35_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 468 [1/2] (3.25ns)   --->   "%temp_edge_36_load = load i7 %temp_edge_36_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 468 'load' 'temp_edge_36_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 469 [1/2] (3.25ns)   --->   "%temp_edge_37_load = load i7 %temp_edge_37_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 469 'load' 'temp_edge_37_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 470 [1/2] (3.25ns)   --->   "%temp_edge_38_load = load i7 %temp_edge_38_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 470 'load' 'temp_edge_38_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 471 [1/2] (3.25ns)   --->   "%temp_edge_39_load = load i7 %temp_edge_39_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 471 'load' 'temp_edge_39_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 472 [1/2] (3.25ns)   --->   "%temp_edge_40_load = load i7 %temp_edge_40_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 472 'load' 'temp_edge_40_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 473 [1/2] (3.25ns)   --->   "%temp_edge_41_load = load i7 %temp_edge_41_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 473 'load' 'temp_edge_41_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 474 [1/2] (3.25ns)   --->   "%temp_edge_42_load = load i7 %temp_edge_42_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 474 'load' 'temp_edge_42_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 475 [1/2] (3.25ns)   --->   "%temp_edge_43_load = load i7 %temp_edge_43_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 475 'load' 'temp_edge_43_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 476 [1/2] (3.25ns)   --->   "%temp_edge_44_load = load i7 %temp_edge_44_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 476 'load' 'temp_edge_44_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 477 [1/2] (3.25ns)   --->   "%temp_edge_45_load = load i7 %temp_edge_45_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 477 'load' 'temp_edge_45_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 478 [1/2] (3.25ns)   --->   "%temp_edge_46_load = load i7 %temp_edge_46_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 478 'load' 'temp_edge_46_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 479 [1/2] (3.25ns)   --->   "%temp_edge_47_load = load i7 %temp_edge_47_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 479 'load' 'temp_edge_47_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 480 [1/2] (3.25ns)   --->   "%temp_edge_48_load = load i7 %temp_edge_48_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 480 'load' 'temp_edge_48_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 481 [1/2] (3.25ns)   --->   "%temp_edge_49_load = load i7 %temp_edge_49_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 481 'load' 'temp_edge_49_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 482 [1/2] (3.25ns)   --->   "%temp_edge_50_load = load i7 %temp_edge_50_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 482 'load' 'temp_edge_50_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 483 [1/2] (3.25ns)   --->   "%temp_edge_51_load = load i7 %temp_edge_51_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 483 'load' 'temp_edge_51_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 484 [1/2] (3.25ns)   --->   "%temp_edge_52_load = load i7 %temp_edge_52_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 484 'load' 'temp_edge_52_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 485 [1/2] (3.25ns)   --->   "%temp_edge_53_load = load i7 %temp_edge_53_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 485 'load' 'temp_edge_53_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 486 [1/2] (3.25ns)   --->   "%temp_edge_54_load = load i7 %temp_edge_54_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 486 'load' 'temp_edge_54_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 487 [1/2] (3.25ns)   --->   "%temp_edge_55_load = load i7 %temp_edge_55_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 487 'load' 'temp_edge_55_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 488 [1/2] (3.25ns)   --->   "%temp_edge_56_load = load i7 %temp_edge_56_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 488 'load' 'temp_edge_56_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 489 [1/2] (3.25ns)   --->   "%temp_edge_57_load = load i7 %temp_edge_57_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 489 'load' 'temp_edge_57_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 490 [1/2] (3.25ns)   --->   "%temp_edge_58_load = load i7 %temp_edge_58_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 490 'load' 'temp_edge_58_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 491 [1/2] (3.25ns)   --->   "%temp_edge_59_load = load i7 %temp_edge_59_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 491 'load' 'temp_edge_59_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 492 [1/2] (3.25ns)   --->   "%temp_edge_60_load = load i7 %temp_edge_60_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 492 'load' 'temp_edge_60_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 493 [1/2] (3.25ns)   --->   "%temp_edge_61_load = load i7 %temp_edge_61_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 493 'load' 'temp_edge_61_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 494 [1/2] (3.25ns)   --->   "%temp_edge_62_load = load i7 %temp_edge_62_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 494 'load' 'temp_edge_62_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 495 [1/2] (3.25ns)   --->   "%temp_edge_63_load = load i7 %temp_edge_63_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 495 'load' 'temp_edge_63_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 496 [1/2] (3.25ns)   --->   "%temp_edge_64_load = load i7 %temp_edge_64_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 496 'load' 'temp_edge_64_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 497 [1/2] (3.25ns)   --->   "%temp_edge_65_load = load i7 %temp_edge_65_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 497 'load' 'temp_edge_65_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 498 [1/2] (3.25ns)   --->   "%temp_edge_66_load = load i7 %temp_edge_66_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 498 'load' 'temp_edge_66_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 499 [1/2] (3.25ns)   --->   "%temp_edge_67_load = load i7 %temp_edge_67_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 499 'load' 'temp_edge_67_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 500 [1/2] (3.25ns)   --->   "%temp_edge_68_load = load i7 %temp_edge_68_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 500 'load' 'temp_edge_68_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 501 [1/2] (3.25ns)   --->   "%temp_edge_69_load = load i7 %temp_edge_69_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 501 'load' 'temp_edge_69_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 502 [1/2] (3.25ns)   --->   "%temp_edge_70_load = load i7 %temp_edge_70_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 502 'load' 'temp_edge_70_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 503 [1/2] (3.25ns)   --->   "%temp_edge_71_load = load i7 %temp_edge_71_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 503 'load' 'temp_edge_71_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 504 [1/2] (3.25ns)   --->   "%temp_edge_72_load = load i7 %temp_edge_72_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 504 'load' 'temp_edge_72_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 505 [1/2] (3.25ns)   --->   "%temp_edge_73_load = load i7 %temp_edge_73_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 505 'load' 'temp_edge_73_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 506 [1/2] (3.25ns)   --->   "%temp_edge_74_load = load i7 %temp_edge_74_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 506 'load' 'temp_edge_74_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 507 [1/2] (3.25ns)   --->   "%temp_edge_75_load = load i7 %temp_edge_75_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 507 'load' 'temp_edge_75_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 508 [1/2] (3.25ns)   --->   "%temp_edge_76_load = load i7 %temp_edge_76_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 508 'load' 'temp_edge_76_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 509 [1/2] (3.25ns)   --->   "%temp_edge_77_load = load i7 %temp_edge_77_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 509 'load' 'temp_edge_77_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 510 [1/2] (3.25ns)   --->   "%temp_edge_78_load = load i7 %temp_edge_78_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 510 'load' 'temp_edge_78_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 511 [1/2] (3.25ns)   --->   "%temp_edge_79_load = load i7 %temp_edge_79_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 511 'load' 'temp_edge_79_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 512 [1/2] (3.25ns)   --->   "%temp_edge_80_load = load i7 %temp_edge_80_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 512 'load' 'temp_edge_80_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 513 [1/2] (3.25ns)   --->   "%temp_edge_81_load = load i7 %temp_edge_81_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 513 'load' 'temp_edge_81_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 514 [1/2] (3.25ns)   --->   "%temp_edge_82_load = load i7 %temp_edge_82_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 514 'load' 'temp_edge_82_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 515 [1/2] (3.25ns)   --->   "%temp_edge_83_load = load i7 %temp_edge_83_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 515 'load' 'temp_edge_83_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 516 [1/2] (3.25ns)   --->   "%temp_edge_84_load = load i7 %temp_edge_84_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 516 'load' 'temp_edge_84_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 517 [1/2] (3.25ns)   --->   "%temp_edge_85_load = load i7 %temp_edge_85_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 517 'load' 'temp_edge_85_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 518 [1/2] (3.25ns)   --->   "%temp_edge_86_load = load i7 %temp_edge_86_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 518 'load' 'temp_edge_86_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 519 [1/2] (3.25ns)   --->   "%temp_edge_87_load = load i7 %temp_edge_87_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 519 'load' 'temp_edge_87_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 520 [1/2] (3.25ns)   --->   "%temp_edge_88_load = load i7 %temp_edge_88_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 520 'load' 'temp_edge_88_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 521 [1/2] (3.25ns)   --->   "%temp_edge_89_load = load i7 %temp_edge_89_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 521 'load' 'temp_edge_89_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 522 [1/2] (3.25ns)   --->   "%temp_edge_90_load = load i7 %temp_edge_90_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 522 'load' 'temp_edge_90_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 523 [1/2] (3.25ns)   --->   "%temp_edge_91_load = load i7 %temp_edge_91_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 523 'load' 'temp_edge_91_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 524 [1/2] (3.25ns)   --->   "%temp_edge_92_load = load i7 %temp_edge_92_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 524 'load' 'temp_edge_92_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 525 [1/2] (3.25ns)   --->   "%temp_edge_93_load = load i7 %temp_edge_93_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 525 'load' 'temp_edge_93_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 526 [1/2] (3.25ns)   --->   "%temp_edge_94_load = load i7 %temp_edge_94_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 526 'load' 'temp_edge_94_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 527 [1/2] (3.25ns)   --->   "%temp_edge_95_load = load i7 %temp_edge_95_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 527 'load' 'temp_edge_95_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 528 [1/2] (3.25ns)   --->   "%temp_edge_96_load = load i7 %temp_edge_96_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 528 'load' 'temp_edge_96_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 529 [1/2] (3.25ns)   --->   "%temp_edge_97_load = load i7 %temp_edge_97_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 529 'load' 'temp_edge_97_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 530 [1/2] (3.25ns)   --->   "%temp_edge_98_load = load i7 %temp_edge_98_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 530 'load' 'temp_edge_98_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 531 [1/2] (3.25ns)   --->   "%temp_edge_99_load = load i7 %temp_edge_99_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 531 'load' 'temp_edge_99_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 532 [1/2] (3.25ns)   --->   "%temp_edge_100_load = load i7 %temp_edge_100_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 532 'load' 'temp_edge_100_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 533 [1/2] (3.25ns)   --->   "%temp_edge_101_load = load i7 %temp_edge_101_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 533 'load' 'temp_edge_101_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 534 [1/2] (3.25ns)   --->   "%temp_edge_102_load = load i7 %temp_edge_102_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 534 'load' 'temp_edge_102_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 535 [1/2] (3.25ns)   --->   "%temp_edge_103_load = load i7 %temp_edge_103_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 535 'load' 'temp_edge_103_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 536 [1/2] (3.25ns)   --->   "%temp_edge_104_load = load i7 %temp_edge_104_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 536 'load' 'temp_edge_104_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 537 [1/2] (3.25ns)   --->   "%temp_edge_105_load = load i7 %temp_edge_105_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 537 'load' 'temp_edge_105_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 538 [1/2] (3.25ns)   --->   "%temp_edge_106_load = load i7 %temp_edge_106_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 538 'load' 'temp_edge_106_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 539 [1/2] (3.25ns)   --->   "%temp_edge_107_load = load i7 %temp_edge_107_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 539 'load' 'temp_edge_107_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 540 [1/2] (3.25ns)   --->   "%temp_edge_108_load = load i7 %temp_edge_108_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 540 'load' 'temp_edge_108_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 541 [1/2] (3.25ns)   --->   "%temp_edge_109_load = load i7 %temp_edge_109_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 541 'load' 'temp_edge_109_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 542 [1/2] (3.25ns)   --->   "%temp_edge_110_load = load i7 %temp_edge_110_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 542 'load' 'temp_edge_110_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 543 [1/2] (3.25ns)   --->   "%temp_edge_111_load = load i7 %temp_edge_111_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 543 'load' 'temp_edge_111_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 544 [1/2] (3.25ns)   --->   "%temp_edge_112_load = load i7 %temp_edge_112_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 544 'load' 'temp_edge_112_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 545 [1/2] (3.25ns)   --->   "%temp_edge_113_load = load i7 %temp_edge_113_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 545 'load' 'temp_edge_113_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 546 [1/2] (3.25ns)   --->   "%temp_edge_114_load = load i7 %temp_edge_114_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 546 'load' 'temp_edge_114_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 547 [1/2] (3.25ns)   --->   "%temp_edge_115_load = load i7 %temp_edge_115_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 547 'load' 'temp_edge_115_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 548 [1/2] (3.25ns)   --->   "%temp_edge_116_load = load i7 %temp_edge_116_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 548 'load' 'temp_edge_116_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 549 [1/2] (3.25ns)   --->   "%temp_edge_117_load = load i7 %temp_edge_117_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 549 'load' 'temp_edge_117_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 550 [1/2] (3.25ns)   --->   "%temp_edge_118_load = load i7 %temp_edge_118_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 550 'load' 'temp_edge_118_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 551 [1/2] (3.25ns)   --->   "%temp_edge_119_load = load i7 %temp_edge_119_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 551 'load' 'temp_edge_119_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 552 [1/2] (3.25ns)   --->   "%temp_edge_120_load = load i7 %temp_edge_120_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 552 'load' 'temp_edge_120_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 553 [1/2] (3.25ns)   --->   "%temp_edge_121_load = load i7 %temp_edge_121_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 553 'load' 'temp_edge_121_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 554 [1/2] (3.25ns)   --->   "%temp_edge_122_load = load i7 %temp_edge_122_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 554 'load' 'temp_edge_122_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 555 [1/2] (3.25ns)   --->   "%temp_edge_123_load = load i7 %temp_edge_123_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 555 'load' 'temp_edge_123_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 556 [1/2] (3.25ns)   --->   "%temp_edge_124_load = load i7 %temp_edge_124_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 556 'load' 'temp_edge_124_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 557 [1/2] (3.25ns)   --->   "%temp_edge_125_load = load i7 %temp_edge_125_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 557 'load' 'temp_edge_125_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 558 [1/2] (3.25ns)   --->   "%temp_edge_126_load = load i7 %temp_edge_126_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 558 'load' 'temp_edge_126_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 559 [1/2] (3.25ns)   --->   "%temp_edge_127_load = load i7 %temp_edge_127_addr" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 559 'load' 'temp_edge_127_load' <Predicate = (or_ln16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_load, i32 %temp_edge_load255" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 560 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_1_load, i32 %temp_edge_1_load253" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 561 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_2_load, i32 %temp_edge_2_load251" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 562 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_3_load, i32 %temp_edge_3_load249" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 563 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_4_load, i32 %temp_edge_4_load247" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 564 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_5_load, i32 %temp_edge_5_load245" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 565 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_6_load, i32 %temp_edge_6_load243" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 566 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_7_load, i32 %temp_edge_7_load241" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 567 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_8_load, i32 %temp_edge_8_load239" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 568 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_9_load, i32 %temp_edge_9_load237" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 569 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_10_load, i32 %temp_edge_10_load235" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 570 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_11_load, i32 %temp_edge_11_load233" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 571 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_12_load, i32 %temp_edge_12_load231" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 572 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_13_load, i32 %temp_edge_13_load229" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 573 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_14_load, i32 %temp_edge_14_load227" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 574 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_15_load, i32 %temp_edge_15_load225" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 575 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_16_load, i32 %temp_edge_16_load223" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 576 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_17_load, i32 %temp_edge_17_load221" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 577 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_18_load, i32 %temp_edge_18_load219" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 578 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_19_load, i32 %temp_edge_19_load217" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 579 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_20_load, i32 %temp_edge_20_load215" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 580 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_21_load, i32 %temp_edge_21_load213" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 581 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_22_load, i32 %temp_edge_22_load211" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 582 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_23_load, i32 %temp_edge_23_load209" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 583 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_24_load, i32 %temp_edge_24_load207" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 584 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_25_load, i32 %temp_edge_25_load205" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 585 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_26_load, i32 %temp_edge_26_load203" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 586 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_27_load, i32 %temp_edge_27_load201" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 587 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_28_load, i32 %temp_edge_28_load199" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 588 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_29_load, i32 %temp_edge_29_load197" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 589 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_30_load, i32 %temp_edge_30_load195" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 590 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_31_load, i32 %temp_edge_31_load193" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 591 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_32_load, i32 %temp_edge_32_load191" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 592 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_33_load, i32 %temp_edge_33_load189" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 593 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_34_load, i32 %temp_edge_34_load187" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 594 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_35_load, i32 %temp_edge_35_load185" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 595 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_36_load, i32 %temp_edge_36_load183" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 596 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_37_load, i32 %temp_edge_37_load181" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 597 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_38_load, i32 %temp_edge_38_load179" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 598 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_39_load, i32 %temp_edge_39_load177" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 599 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_40_load, i32 %temp_edge_40_load175" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 600 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_41_load, i32 %temp_edge_41_load173" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 601 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_42_load, i32 %temp_edge_42_load171" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 602 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_43_load, i32 %temp_edge_43_load169" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 603 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_44_load, i32 %temp_edge_44_load167" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 604 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_45_load, i32 %temp_edge_45_load165" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 605 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_46_load, i32 %temp_edge_46_load163" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 606 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_47_load, i32 %temp_edge_47_load161" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 607 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_48_load, i32 %temp_edge_48_load159" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 608 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_49_load, i32 %temp_edge_49_load157" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 609 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_50_load, i32 %temp_edge_50_load155" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 610 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_51_load, i32 %temp_edge_51_load153" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 611 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_52_load, i32 %temp_edge_52_load151" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 612 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_53_load, i32 %temp_edge_53_load149" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 613 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_54_load, i32 %temp_edge_54_load147" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 614 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_55_load, i32 %temp_edge_55_load145" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 615 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_56_load, i32 %temp_edge_56_load143" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 616 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_57_load, i32 %temp_edge_57_load141" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 617 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_58_load, i32 %temp_edge_58_load139" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 618 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_59_load, i32 %temp_edge_59_load137" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 619 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_60_load, i32 %temp_edge_60_load135" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 620 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_61_load, i32 %temp_edge_61_load133" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 621 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_62_load, i32 %temp_edge_62_load131" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 622 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_63_load, i32 %temp_edge_63_load129" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 623 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_64_load, i32 %temp_edge_64_load127" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 624 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_65_load, i32 %temp_edge_65_load125" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 625 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_66_load, i32 %temp_edge_66_load123" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 626 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_67_load, i32 %temp_edge_67_load121" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 627 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_68_load, i32 %temp_edge_68_load119" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 628 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_69_load, i32 %temp_edge_69_load117" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 629 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_70_load, i32 %temp_edge_70_load115" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 630 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_71_load, i32 %temp_edge_71_load113" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 631 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_72_load, i32 %temp_edge_72_load111" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 632 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_73_load, i32 %temp_edge_73_load109" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 633 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_74_load, i32 %temp_edge_74_load107" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 634 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_75_load, i32 %temp_edge_75_load105" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 635 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_76_load, i32 %temp_edge_76_load103" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 636 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_77_load, i32 %temp_edge_77_load101" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 637 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_78_load, i32 %temp_edge_78_load99" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 638 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_79_load, i32 %temp_edge_79_load97" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 639 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_80_load, i32 %temp_edge_80_load95" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 640 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_81_load, i32 %temp_edge_81_load93" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 641 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_82_load, i32 %temp_edge_82_load91" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 642 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_83_load, i32 %temp_edge_83_load89" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 643 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_84_load, i32 %temp_edge_84_load87" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 644 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_85_load, i32 %temp_edge_85_load85" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 645 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_86_load, i32 %temp_edge_86_load83" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 646 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_87_load, i32 %temp_edge_87_load81" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 647 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_88_load, i32 %temp_edge_88_load79" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 648 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_89_load, i32 %temp_edge_89_load77" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 649 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_90_load, i32 %temp_edge_90_load75" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 650 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_91_load, i32 %temp_edge_91_load73" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 651 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_92_load, i32 %temp_edge_92_load71" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 652 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_93_load, i32 %temp_edge_93_load69" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 653 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_94_load, i32 %temp_edge_94_load67" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 654 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_95_load, i32 %temp_edge_95_load65" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 655 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_96_load, i32 %temp_edge_96_load63" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 656 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_97_load, i32 %temp_edge_97_load61" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 657 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_98_load, i32 %temp_edge_98_load59" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 658 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_99_load, i32 %temp_edge_99_load57" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 659 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_100_load, i32 %temp_edge_100_load55" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 660 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_101_load, i32 %temp_edge_101_load53" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 661 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_102_load, i32 %temp_edge_102_load51" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 662 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_103_load, i32 %temp_edge_103_load49" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 663 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_104_load, i32 %temp_edge_104_load47" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 664 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_105_load, i32 %temp_edge_105_load45" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 665 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_106_load, i32 %temp_edge_106_load43" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 666 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_107_load, i32 %temp_edge_107_load41" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 667 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_108_load, i32 %temp_edge_108_load39" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 668 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_109_load, i32 %temp_edge_109_load37" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 669 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_110_load, i32 %temp_edge_110_load35" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 670 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_111_load, i32 %temp_edge_111_load33" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 671 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_112_load, i32 %temp_edge_112_load31" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 672 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_113_load, i32 %temp_edge_113_load29" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 673 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_114_load, i32 %temp_edge_114_load27" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 674 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_115_load, i32 %temp_edge_115_load25" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 675 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_116_load, i32 %temp_edge_116_load23" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 676 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_117_load, i32 %temp_edge_117_load21" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 677 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_118_load, i32 %temp_edge_118_load19" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 678 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_119_load, i32 %temp_edge_119_load17" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 679 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_120_load, i32 %temp_edge_120_load15" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 680 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_121_load, i32 %temp_edge_121_load13" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 681 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_122_load, i32 %temp_edge_122_load11" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 682 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_123_load, i32 %temp_edge_123_load9" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 683 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_124_load, i32 %temp_edge_124_load7" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 684 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_125_load, i32 %temp_edge_125_load5" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 685 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_126_load, i32 %temp_edge_126_load3" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 686 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%store_ln55 = store i32 %temp_edge_127_load, i32 %temp_edge_127_load1" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55]   --->   Operation 687 'store' 'store_ln55' <Predicate = (or_ln16)> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body51.split" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58]   --->   Operation 688 'br' 'br_ln58' <Predicate = (or_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%temp_edge_127_load_1 = load i32 %temp_edge_127_load1"   --->   Operation 689 'load' 'temp_edge_127_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%temp_edge_126_load_1 = load i32 %temp_edge_126_load3"   --->   Operation 690 'load' 'temp_edge_126_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%temp_edge_125_load_1 = load i32 %temp_edge_125_load5"   --->   Operation 691 'load' 'temp_edge_125_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (0.00ns)   --->   "%temp_edge_124_load_1 = load i32 %temp_edge_124_load7"   --->   Operation 692 'load' 'temp_edge_124_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%temp_edge_123_load_1 = load i32 %temp_edge_123_load9"   --->   Operation 693 'load' 'temp_edge_123_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%temp_edge_122_load_1 = load i32 %temp_edge_122_load11"   --->   Operation 694 'load' 'temp_edge_122_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%temp_edge_121_load_1 = load i32 %temp_edge_121_load13"   --->   Operation 695 'load' 'temp_edge_121_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%temp_edge_120_load_1 = load i32 %temp_edge_120_load15"   --->   Operation 696 'load' 'temp_edge_120_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%temp_edge_119_load_1 = load i32 %temp_edge_119_load17"   --->   Operation 697 'load' 'temp_edge_119_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%temp_edge_118_load_1 = load i32 %temp_edge_118_load19"   --->   Operation 698 'load' 'temp_edge_118_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%temp_edge_117_load_1 = load i32 %temp_edge_117_load21"   --->   Operation 699 'load' 'temp_edge_117_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%temp_edge_116_load_1 = load i32 %temp_edge_116_load23"   --->   Operation 700 'load' 'temp_edge_116_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%temp_edge_115_load_1 = load i32 %temp_edge_115_load25"   --->   Operation 701 'load' 'temp_edge_115_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%temp_edge_114_load_1 = load i32 %temp_edge_114_load27"   --->   Operation 702 'load' 'temp_edge_114_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "%temp_edge_113_load_1 = load i32 %temp_edge_113_load29"   --->   Operation 703 'load' 'temp_edge_113_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "%temp_edge_112_load_1 = load i32 %temp_edge_112_load31"   --->   Operation 704 'load' 'temp_edge_112_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%temp_edge_111_load_1 = load i32 %temp_edge_111_load33"   --->   Operation 705 'load' 'temp_edge_111_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%temp_edge_110_load_1 = load i32 %temp_edge_110_load35"   --->   Operation 706 'load' 'temp_edge_110_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%temp_edge_109_load_1 = load i32 %temp_edge_109_load37"   --->   Operation 707 'load' 'temp_edge_109_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%temp_edge_108_load_1 = load i32 %temp_edge_108_load39"   --->   Operation 708 'load' 'temp_edge_108_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%temp_edge_107_load_1 = load i32 %temp_edge_107_load41"   --->   Operation 709 'load' 'temp_edge_107_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%temp_edge_106_load_1 = load i32 %temp_edge_106_load43"   --->   Operation 710 'load' 'temp_edge_106_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%temp_edge_105_load_1 = load i32 %temp_edge_105_load45"   --->   Operation 711 'load' 'temp_edge_105_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%temp_edge_104_load_1 = load i32 %temp_edge_104_load47"   --->   Operation 712 'load' 'temp_edge_104_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%temp_edge_103_load_1 = load i32 %temp_edge_103_load49"   --->   Operation 713 'load' 'temp_edge_103_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%temp_edge_102_load_1 = load i32 %temp_edge_102_load51"   --->   Operation 714 'load' 'temp_edge_102_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%temp_edge_101_load_1 = load i32 %temp_edge_101_load53"   --->   Operation 715 'load' 'temp_edge_101_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "%temp_edge_100_load_1 = load i32 %temp_edge_100_load55"   --->   Operation 716 'load' 'temp_edge_100_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%temp_edge_99_load_1 = load i32 %temp_edge_99_load57"   --->   Operation 717 'load' 'temp_edge_99_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%temp_edge_98_load_1 = load i32 %temp_edge_98_load59"   --->   Operation 718 'load' 'temp_edge_98_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%temp_edge_97_load_1 = load i32 %temp_edge_97_load61"   --->   Operation 719 'load' 'temp_edge_97_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "%temp_edge_96_load_1 = load i32 %temp_edge_96_load63"   --->   Operation 720 'load' 'temp_edge_96_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%temp_edge_95_load_1 = load i32 %temp_edge_95_load65"   --->   Operation 721 'load' 'temp_edge_95_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%temp_edge_94_load_1 = load i32 %temp_edge_94_load67"   --->   Operation 722 'load' 'temp_edge_94_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%temp_edge_93_load_1 = load i32 %temp_edge_93_load69"   --->   Operation 723 'load' 'temp_edge_93_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%temp_edge_92_load_1 = load i32 %temp_edge_92_load71"   --->   Operation 724 'load' 'temp_edge_92_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%temp_edge_91_load_1 = load i32 %temp_edge_91_load73"   --->   Operation 725 'load' 'temp_edge_91_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%temp_edge_90_load_1 = load i32 %temp_edge_90_load75"   --->   Operation 726 'load' 'temp_edge_90_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%temp_edge_89_load_1 = load i32 %temp_edge_89_load77"   --->   Operation 727 'load' 'temp_edge_89_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%temp_edge_88_load_1 = load i32 %temp_edge_88_load79"   --->   Operation 728 'load' 'temp_edge_88_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%temp_edge_87_load_1 = load i32 %temp_edge_87_load81"   --->   Operation 729 'load' 'temp_edge_87_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%temp_edge_86_load_1 = load i32 %temp_edge_86_load83"   --->   Operation 730 'load' 'temp_edge_86_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%temp_edge_85_load_1 = load i32 %temp_edge_85_load85"   --->   Operation 731 'load' 'temp_edge_85_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%temp_edge_84_load_1 = load i32 %temp_edge_84_load87"   --->   Operation 732 'load' 'temp_edge_84_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%temp_edge_83_load_1 = load i32 %temp_edge_83_load89"   --->   Operation 733 'load' 'temp_edge_83_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%temp_edge_82_load_1 = load i32 %temp_edge_82_load91"   --->   Operation 734 'load' 'temp_edge_82_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%temp_edge_81_load_1 = load i32 %temp_edge_81_load93"   --->   Operation 735 'load' 'temp_edge_81_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%temp_edge_80_load_1 = load i32 %temp_edge_80_load95"   --->   Operation 736 'load' 'temp_edge_80_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%temp_edge_79_load_1 = load i32 %temp_edge_79_load97"   --->   Operation 737 'load' 'temp_edge_79_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%temp_edge_78_load_1 = load i32 %temp_edge_78_load99"   --->   Operation 738 'load' 'temp_edge_78_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%temp_edge_77_load_1 = load i32 %temp_edge_77_load101"   --->   Operation 739 'load' 'temp_edge_77_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "%temp_edge_76_load_1 = load i32 %temp_edge_76_load103"   --->   Operation 740 'load' 'temp_edge_76_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%temp_edge_75_load_1 = load i32 %temp_edge_75_load105"   --->   Operation 741 'load' 'temp_edge_75_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%temp_edge_74_load_1 = load i32 %temp_edge_74_load107"   --->   Operation 742 'load' 'temp_edge_74_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%temp_edge_73_load_1 = load i32 %temp_edge_73_load109"   --->   Operation 743 'load' 'temp_edge_73_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%temp_edge_72_load_1 = load i32 %temp_edge_72_load111"   --->   Operation 744 'load' 'temp_edge_72_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%temp_edge_71_load_1 = load i32 %temp_edge_71_load113"   --->   Operation 745 'load' 'temp_edge_71_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%temp_edge_70_load_1 = load i32 %temp_edge_70_load115"   --->   Operation 746 'load' 'temp_edge_70_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%temp_edge_69_load_1 = load i32 %temp_edge_69_load117"   --->   Operation 747 'load' 'temp_edge_69_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "%temp_edge_68_load_1 = load i32 %temp_edge_68_load119"   --->   Operation 748 'load' 'temp_edge_68_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "%temp_edge_67_load_1 = load i32 %temp_edge_67_load121"   --->   Operation 749 'load' 'temp_edge_67_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%temp_edge_66_load_1 = load i32 %temp_edge_66_load123"   --->   Operation 750 'load' 'temp_edge_66_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%temp_edge_65_load_1 = load i32 %temp_edge_65_load125"   --->   Operation 751 'load' 'temp_edge_65_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%temp_edge_64_load_1 = load i32 %temp_edge_64_load127"   --->   Operation 752 'load' 'temp_edge_64_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "%temp_edge_63_load_1 = load i32 %temp_edge_63_load129"   --->   Operation 753 'load' 'temp_edge_63_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%temp_edge_62_load_1 = load i32 %temp_edge_62_load131"   --->   Operation 754 'load' 'temp_edge_62_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns)   --->   "%temp_edge_61_load_1 = load i32 %temp_edge_61_load133"   --->   Operation 755 'load' 'temp_edge_61_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%temp_edge_60_load_1 = load i32 %temp_edge_60_load135"   --->   Operation 756 'load' 'temp_edge_60_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%temp_edge_59_load_1 = load i32 %temp_edge_59_load137"   --->   Operation 757 'load' 'temp_edge_59_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%temp_edge_58_load_1 = load i32 %temp_edge_58_load139"   --->   Operation 758 'load' 'temp_edge_58_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%temp_edge_57_load_1 = load i32 %temp_edge_57_load141"   --->   Operation 759 'load' 'temp_edge_57_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (0.00ns)   --->   "%temp_edge_56_load_1 = load i32 %temp_edge_56_load143"   --->   Operation 760 'load' 'temp_edge_56_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%temp_edge_55_load_1 = load i32 %temp_edge_55_load145"   --->   Operation 761 'load' 'temp_edge_55_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%temp_edge_54_load_1 = load i32 %temp_edge_54_load147"   --->   Operation 762 'load' 'temp_edge_54_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%temp_edge_53_load_1 = load i32 %temp_edge_53_load149"   --->   Operation 763 'load' 'temp_edge_53_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "%temp_edge_52_load_1 = load i32 %temp_edge_52_load151"   --->   Operation 764 'load' 'temp_edge_52_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 765 [1/1] (0.00ns)   --->   "%temp_edge_51_load_1 = load i32 %temp_edge_51_load153"   --->   Operation 765 'load' 'temp_edge_51_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "%temp_edge_50_load_1 = load i32 %temp_edge_50_load155"   --->   Operation 766 'load' 'temp_edge_50_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%temp_edge_49_load_1 = load i32 %temp_edge_49_load157"   --->   Operation 767 'load' 'temp_edge_49_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "%temp_edge_48_load_1 = load i32 %temp_edge_48_load159"   --->   Operation 768 'load' 'temp_edge_48_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 769 [1/1] (0.00ns)   --->   "%temp_edge_47_load_1 = load i32 %temp_edge_47_load161"   --->   Operation 769 'load' 'temp_edge_47_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "%temp_edge_46_load_1 = load i32 %temp_edge_46_load163"   --->   Operation 770 'load' 'temp_edge_46_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%temp_edge_45_load_1 = load i32 %temp_edge_45_load165"   --->   Operation 771 'load' 'temp_edge_45_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "%temp_edge_44_load_1 = load i32 %temp_edge_44_load167"   --->   Operation 772 'load' 'temp_edge_44_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%temp_edge_43_load_1 = load i32 %temp_edge_43_load169"   --->   Operation 773 'load' 'temp_edge_43_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%temp_edge_42_load_1 = load i32 %temp_edge_42_load171"   --->   Operation 774 'load' 'temp_edge_42_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%temp_edge_41_load_1 = load i32 %temp_edge_41_load173"   --->   Operation 775 'load' 'temp_edge_41_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%temp_edge_40_load_1 = load i32 %temp_edge_40_load175"   --->   Operation 776 'load' 'temp_edge_40_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%temp_edge_39_load_1 = load i32 %temp_edge_39_load177"   --->   Operation 777 'load' 'temp_edge_39_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%temp_edge_38_load_1 = load i32 %temp_edge_38_load179"   --->   Operation 778 'load' 'temp_edge_38_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%temp_edge_37_load_1 = load i32 %temp_edge_37_load181"   --->   Operation 779 'load' 'temp_edge_37_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "%temp_edge_36_load_1 = load i32 %temp_edge_36_load183"   --->   Operation 780 'load' 'temp_edge_36_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%temp_edge_35_load_1 = load i32 %temp_edge_35_load185"   --->   Operation 781 'load' 'temp_edge_35_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%temp_edge_34_load_1 = load i32 %temp_edge_34_load187"   --->   Operation 782 'load' 'temp_edge_34_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "%temp_edge_33_load_1 = load i32 %temp_edge_33_load189"   --->   Operation 783 'load' 'temp_edge_33_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "%temp_edge_32_load_1 = load i32 %temp_edge_32_load191"   --->   Operation 784 'load' 'temp_edge_32_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%temp_edge_31_load_1 = load i32 %temp_edge_31_load193"   --->   Operation 785 'load' 'temp_edge_31_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%temp_edge_30_load_1 = load i32 %temp_edge_30_load195"   --->   Operation 786 'load' 'temp_edge_30_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%temp_edge_29_load_1 = load i32 %temp_edge_29_load197"   --->   Operation 787 'load' 'temp_edge_29_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "%temp_edge_28_load_1 = load i32 %temp_edge_28_load199"   --->   Operation 788 'load' 'temp_edge_28_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "%temp_edge_27_load_1 = load i32 %temp_edge_27_load201"   --->   Operation 789 'load' 'temp_edge_27_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%temp_edge_26_load_1 = load i32 %temp_edge_26_load203"   --->   Operation 790 'load' 'temp_edge_26_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "%temp_edge_25_load_1 = load i32 %temp_edge_25_load205"   --->   Operation 791 'load' 'temp_edge_25_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%temp_edge_24_load_1 = load i32 %temp_edge_24_load207"   --->   Operation 792 'load' 'temp_edge_24_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "%temp_edge_23_load_1 = load i32 %temp_edge_23_load209"   --->   Operation 793 'load' 'temp_edge_23_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%temp_edge_22_load_1 = load i32 %temp_edge_22_load211"   --->   Operation 794 'load' 'temp_edge_22_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "%temp_edge_21_load_1 = load i32 %temp_edge_21_load213"   --->   Operation 795 'load' 'temp_edge_21_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "%temp_edge_20_load_1 = load i32 %temp_edge_20_load215"   --->   Operation 796 'load' 'temp_edge_20_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "%temp_edge_19_load_1 = load i32 %temp_edge_19_load217"   --->   Operation 797 'load' 'temp_edge_19_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "%temp_edge_18_load_1 = load i32 %temp_edge_18_load219"   --->   Operation 798 'load' 'temp_edge_18_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%temp_edge_17_load_1 = load i32 %temp_edge_17_load221"   --->   Operation 799 'load' 'temp_edge_17_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "%temp_edge_16_load_1 = load i32 %temp_edge_16_load223"   --->   Operation 800 'load' 'temp_edge_16_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%temp_edge_15_load_1 = load i32 %temp_edge_15_load225"   --->   Operation 801 'load' 'temp_edge_15_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%temp_edge_14_load_1 = load i32 %temp_edge_14_load227"   --->   Operation 802 'load' 'temp_edge_14_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "%temp_edge_13_load_1 = load i32 %temp_edge_13_load229"   --->   Operation 803 'load' 'temp_edge_13_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "%temp_edge_12_load_1 = load i32 %temp_edge_12_load231"   --->   Operation 804 'load' 'temp_edge_12_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%temp_edge_11_load_1 = load i32 %temp_edge_11_load233"   --->   Operation 805 'load' 'temp_edge_11_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%temp_edge_10_load_1 = load i32 %temp_edge_10_load235"   --->   Operation 806 'load' 'temp_edge_10_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "%temp_edge_9_load_1 = load i32 %temp_edge_9_load237"   --->   Operation 807 'load' 'temp_edge_9_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "%temp_edge_8_load_1 = load i32 %temp_edge_8_load239"   --->   Operation 808 'load' 'temp_edge_8_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%temp_edge_7_load_1 = load i32 %temp_edge_7_load241"   --->   Operation 809 'load' 'temp_edge_7_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "%temp_edge_6_load_1 = load i32 %temp_edge_6_load243"   --->   Operation 810 'load' 'temp_edge_6_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%temp_edge_5_load_1 = load i32 %temp_edge_5_load245"   --->   Operation 811 'load' 'temp_edge_5_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "%temp_edge_4_load_1 = load i32 %temp_edge_4_load247"   --->   Operation 812 'load' 'temp_edge_4_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%temp_edge_3_load_1 = load i32 %temp_edge_3_load249"   --->   Operation 813 'load' 'temp_edge_3_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns)   --->   "%temp_edge_2_load_1 = load i32 %temp_edge_2_load251"   --->   Operation 814 'load' 'temp_edge_2_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%temp_edge_1_load_1 = load i32 %temp_edge_1_load253"   --->   Operation 815 'load' 'temp_edge_1_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "%temp_edge_load_1 = load i32 %temp_edge_load255"   --->   Operation 816 'load' 'temp_edge_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i8 %select_ln16" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 817 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (4.23ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.128f32.f32.i7, i7 0, i32 %temp_edge_load_1, i7 1, i32 %temp_edge_1_load_1, i7 2, i32 %temp_edge_2_load_1, i7 3, i32 %temp_edge_3_load_1, i7 4, i32 %temp_edge_4_load_1, i7 5, i32 %temp_edge_5_load_1, i7 6, i32 %temp_edge_6_load_1, i7 7, i32 %temp_edge_7_load_1, i7 8, i32 %temp_edge_8_load_1, i7 9, i32 %temp_edge_9_load_1, i7 10, i32 %temp_edge_10_load_1, i7 11, i32 %temp_edge_11_load_1, i7 12, i32 %temp_edge_12_load_1, i7 13, i32 %temp_edge_13_load_1, i7 14, i32 %temp_edge_14_load_1, i7 15, i32 %temp_edge_15_load_1, i7 16, i32 %temp_edge_16_load_1, i7 17, i32 %temp_edge_17_load_1, i7 18, i32 %temp_edge_18_load_1, i7 19, i32 %temp_edge_19_load_1, i7 20, i32 %temp_edge_20_load_1, i7 21, i32 %temp_edge_21_load_1, i7 22, i32 %temp_edge_22_load_1, i7 23, i32 %temp_edge_23_load_1, i7 24, i32 %temp_edge_24_load_1, i7 25, i32 %temp_edge_25_load_1, i7 26, i32 %temp_edge_26_load_1, i7 27, i32 %temp_edge_27_load_1, i7 28, i32 %temp_edge_28_load_1, i7 29, i32 %temp_edge_29_load_1, i7 30, i32 %temp_edge_30_load_1, i7 31, i32 %temp_edge_31_load_1, i7 32, i32 %temp_edge_32_load_1, i7 33, i32 %temp_edge_33_load_1, i7 34, i32 %temp_edge_34_load_1, i7 35, i32 %temp_edge_35_load_1, i7 36, i32 %temp_edge_36_load_1, i7 37, i32 %temp_edge_37_load_1, i7 38, i32 %temp_edge_38_load_1, i7 39, i32 %temp_edge_39_load_1, i7 40, i32 %temp_edge_40_load_1, i7 41, i32 %temp_edge_41_load_1, i7 42, i32 %temp_edge_42_load_1, i7 43, i32 %temp_edge_43_load_1, i7 44, i32 %temp_edge_44_load_1, i7 45, i32 %temp_edge_45_load_1, i7 46, i32 %temp_edge_46_load_1, i7 47, i32 %temp_edge_47_load_1, i7 48, i32 %temp_edge_48_load_1, i7 49, i32 %temp_edge_49_load_1, i7 50, i32 %temp_edge_50_load_1, i7 51, i32 %temp_edge_51_load_1, i7 52, i32 %temp_edge_52_load_1, i7 53, i32 %temp_edge_53_load_1, i7 54, i32 %temp_edge_54_load_1, i7 55, i32 %temp_edge_55_load_1, i7 56, i32 %temp_edge_56_load_1, i7 57, i32 %temp_edge_57_load_1, i7 58, i32 %temp_edge_58_load_1, i7 59, i32 %temp_edge_59_load_1, i7 60, i32 %temp_edge_60_load_1, i7 61, i32 %temp_edge_61_load_1, i7 62, i32 %temp_edge_62_load_1, i7 63, i32 %temp_edge_63_load_1, i7 64, i32 %temp_edge_64_load_1, i7 65, i32 %temp_edge_65_load_1, i7 66, i32 %temp_edge_66_load_1, i7 67, i32 %temp_edge_67_load_1, i7 68, i32 %temp_edge_68_load_1, i7 69, i32 %temp_edge_69_load_1, i7 70, i32 %temp_edge_70_load_1, i7 71, i32 %temp_edge_71_load_1, i7 72, i32 %temp_edge_72_load_1, i7 73, i32 %temp_edge_73_load_1, i7 74, i32 %temp_edge_74_load_1, i7 75, i32 %temp_edge_75_load_1, i7 76, i32 %temp_edge_76_load_1, i7 77, i32 %temp_edge_77_load_1, i7 78, i32 %temp_edge_78_load_1, i7 79, i32 %temp_edge_79_load_1, i7 80, i32 %temp_edge_80_load_1, i7 81, i32 %temp_edge_81_load_1, i7 82, i32 %temp_edge_82_load_1, i7 83, i32 %temp_edge_83_load_1, i7 84, i32 %temp_edge_84_load_1, i7 85, i32 %temp_edge_85_load_1, i7 86, i32 %temp_edge_86_load_1, i7 87, i32 %temp_edge_87_load_1, i7 88, i32 %temp_edge_88_load_1, i7 89, i32 %temp_edge_89_load_1, i7 90, i32 %temp_edge_90_load_1, i7 91, i32 %temp_edge_91_load_1, i7 92, i32 %temp_edge_92_load_1, i7 93, i32 %temp_edge_93_load_1, i7 94, i32 %temp_edge_94_load_1, i7 95, i32 %temp_edge_95_load_1, i7 96, i32 %temp_edge_96_load_1, i7 97, i32 %temp_edge_97_load_1, i7 98, i32 %temp_edge_98_load_1, i7 99, i32 %temp_edge_99_load_1, i7 100, i32 %temp_edge_100_load_1, i7 101, i32 %temp_edge_101_load_1, i7 102, i32 %temp_edge_102_load_1, i7 103, i32 %temp_edge_103_load_1, i7 104, i32 %temp_edge_104_load_1, i7 105, i32 %temp_edge_105_load_1, i7 106, i32 %temp_edge_106_load_1, i7 107, i32 %temp_edge_107_load_1, i7 108, i32 %temp_edge_108_load_1, i7 109, i32 %temp_edge_109_load_1, i7 110, i32 %temp_edge_110_load_1, i7 111, i32 %temp_edge_111_load_1, i7 112, i32 %temp_edge_112_load_1, i7 113, i32 %temp_edge_113_load_1, i7 114, i32 %temp_edge_114_load_1, i7 115, i32 %temp_edge_115_load_1, i7 116, i32 %temp_edge_116_load_1, i7 117, i32 %temp_edge_117_load_1, i7 118, i32 %temp_edge_118_load_1, i7 119, i32 %temp_edge_119_load_1, i7 120, i32 %temp_edge_120_load_1, i7 121, i32 %temp_edge_121_load_1, i7 122, i32 %temp_edge_122_load_1, i7 123, i32 %temp_edge_123_load_1, i7 124, i32 %temp_edge_124_load_1, i7 125, i32 %temp_edge_125_load_1, i7 126, i32 %temp_edge_126_load_1, i7 127, i32 %temp_edge_127_load_1, i32 <undef>, i7 %trunc_ln16" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60]   --->   Operation 818 'sparsemux' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 4.23> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 819 [4/4] (5.70ns)   --->   "%normalized = fmul i32 %tmp, i32 inf" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60]   --->   Operation 819 'fmul' 'normalized' <Predicate = (!icmp_ln55)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 820 [3/4] (5.70ns)   --->   "%normalized = fmul i32 %tmp, i32 inf" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60]   --->   Operation 820 'fmul' 'normalized' <Predicate = (!icmp_ln55)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 821 [2/4] (5.70ns)   --->   "%normalized = fmul i32 %tmp, i32 inf" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60]   --->   Operation 821 'fmul' 'normalized' <Predicate = (!icmp_ln55)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 822 [1/4] (5.70ns)   --->   "%normalized = fmul i32 %tmp, i32 inf" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60]   --->   Operation 822 'fmul' 'normalized' <Predicate = (!icmp_ln55)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.43>
ST_8 : Operation 823 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %normalized, i32 255" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 823 'fcmp' 'tmp_2' <Predicate = (!icmp_ln55)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 824 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %normalized" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 824 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 825 'partselect' 'tmp_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 826 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 827 [1/1] (1.91ns)   --->   "%icmp_ln61 = icmp_ne  i8 %tmp_1, i8 255" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 827 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln55)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 828 [1/1] (2.28ns)   --->   "%icmp_ln61_1 = icmp_eq  i23 %trunc_ln61, i23 0" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 828 'icmp' 'icmp_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node normalized_1)   --->   "%or_ln61 = or i1 %icmp_ln61_1, i1 %icmp_ln61" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 829 'or' 'or_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 830 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %normalized, i32 255" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 830 'fcmp' 'tmp_2' <Predicate = (!icmp_ln55)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node normalized_1)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_2" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 831 'and' 'and_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 832 [1/1] (0.97ns) (out node of the LUT)   --->   "%normalized_1 = select i1 %and_ln61, i32 255, i32 %normalized" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61]   --->   Operation 832 'select' 'normalized_1' <Predicate = (!icmp_ln55)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 833 [5/5] (7.25ns)   --->   "%dc = fadd i32 %normalized_1, i32 0.5" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 833 'fadd' 'dc' <Predicate = (!icmp_ln55)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 834 [4/5] (7.25ns)   --->   "%dc = fadd i32 %normalized_1, i32 0.5" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 834 'fadd' 'dc' <Predicate = (!icmp_ln55)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 835 [3/5] (7.25ns)   --->   "%dc = fadd i32 %normalized_1, i32 0.5" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 835 'fadd' 'dc' <Predicate = (!icmp_ln55)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 836 [2/5] (7.25ns)   --->   "%dc = fadd i32 %normalized_1, i32 0.5" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 836 'fadd' 'dc' <Predicate = (!icmp_ln55)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 837 [1/5] (7.25ns)   --->   "%dc = fadd i32 %normalized_1, i32 0.5" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 837 'fadd' 'dc' <Predicate = (!icmp_ln55)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 838 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 838 'bitcast' 'data' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_14 : Operation 839 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 839 'partselect' 'xs_exp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_14 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 840 'trunc' 'trunc_ln342' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.88>
ST_15 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 841 'zext' 'zext_ln317' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_15 : Operation 842 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 842 'add' 'add_ln317' <Predicate = (!icmp_ln55)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 843 'bitselect' 'tmp_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_15 : Operation 844 [1/1] (1.91ns)   --->   "%sub_ln71 = sub i8 127, i8 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 844 'sub' 'sub_ln71' <Predicate = (!icmp_ln55)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i8 %sub_ln71" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 845 'sext' 'sext_ln71' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_15 : Operation 846 [1/1] (0.96ns)   --->   "%select_ln71 = select i1 %tmp_3, i9 %sext_ln71, i9 %add_ln317" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 846 'select' 'select_ln71' <Predicate = (!icmp_ln55)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 858 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 858 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.66>
ST_16 : Operation 847 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16]   --->   Operation 847 'specpipeline' 'specpipeline_ln16' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_16 : Operation 848 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 848 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_16 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 849 'zext' 'zext_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_16 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i9 %select_ln71" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 850 'sext' 'sext_ln71_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_16 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %sext_ln71_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 851 'zext' 'zext_ln71' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_16 : Operation 852 [1/1] (4.42ns)   --->   "%lshr_ln71 = lshr i55 %zext_ln68, i55 %zext_ln71" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 852 'lshr' 'lshr_ln71' <Predicate = (!icmp_ln55 & tmp_3)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 853 [1/1] (4.42ns)   --->   "%shl_ln71 = shl i55 %zext_ln68, i55 %zext_ln71" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 853 'shl' 'shl_ln71' <Predicate = (!icmp_ln55 & !tmp_3)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln71, i32 24, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 854 'partselect' 'tmp_4' <Predicate = (!icmp_ln55 & tmp_3)> <Delay = 0.00>
ST_16 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln71, i32 24, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 855 'partselect' 'tmp_5' <Predicate = (!icmp_ln55 & !tmp_3)> <Delay = 0.00>
ST_16 : Operation 856 [1/1] (1.24ns)   --->   "%val = select i1 %tmp_3, i8 %tmp_4, i8 %tmp_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 856 'select' 'val' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 857 [1/1] (1.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %edge_out, i8 %val" [Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63]   --->   Operation 857 'write' 'write_ln63' <Predicate = (!icmp_ln55)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln16', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16) of constant 0 on local variable 'j', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [264]  (1.588 ns)
	'load' operation 8 bit ('j_load', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58) on local variable 'j', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [273]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln58', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58) [277]  (1.915 ns)
	'select' operation 8 bit ('select_ln16', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16) [279]  (1.248 ns)
	'add' operation 8 bit ('add_ln58', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58) [832]  (1.915 ns)
	'store' operation 0 bit ('store_ln16', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16) of variable 'add_ln58', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58 on local variable 'j', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [835]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_edge_load', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:55) on array 'temp_edge' [413]  (3.254 ns)

 <State 3>: 4.231ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_edge_127_load_1') on local variable 'temp_edge_127_load1' [671]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60) [801]  (4.231 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('normalized', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60) [802]  (5.702 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('normalized', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60) [802]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('normalized', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60) [802]  (5.702 ns)

 <State 7>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('normalized', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:60) [802]  (5.702 ns)

 <State 8>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61) [809]  (5.431 ns)

 <State 9>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61) [809]  (5.431 ns)
	'and' operation 1 bit ('and_ln61', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61) [810]  (0.000 ns)
	'select' operation 32 bit ('normalized', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:61) [811]  (0.978 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [812]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [812]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [812]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [812]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [812]  (7.256 ns)

 <State 15>: 2.883ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln317', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [819]  (1.915 ns)
	'select' operation 9 bit ('select_ln71', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [823]  (0.968 ns)

 <State 16>: 6.668ns
The critical path consists of the following:
	'lshr' operation 55 bit ('lshr_ln71', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [826]  (4.420 ns)
	'select' operation 8 bit ('val', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63->Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [830]  (1.248 ns)
	axis write operation ('write_ln63', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) on port 'edge_out' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:63) [831]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
