sim_seconds                                  3.481634                       # Number of seconds simulated
sim_ticks                                3481634033000                       # Number of ticks simulated
final_tick                               28585624259500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4211657                       # Simulator instruction rate (inst/s)
host_op_rate                                  4491122                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              402039497                       # Simulator tick rate (ticks/s)
host_mem_usage                                2603424                       # Number of bytes of host memory used
host_seconds                                  8659.93                       # Real time elapsed on the host
sim_insts                                 36472657317                       # Number of instructions simulated
sim_ops                                   38892799329                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys2.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys2.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys2.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys2.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys2.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls1.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls1.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls1.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls1.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls1.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls1.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls1.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls1.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls1.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls1.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls1.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls1.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls1.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls1.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls1.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls1.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls1.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls1.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls1.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls1.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls1.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls1.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls1.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls1.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls1.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls1.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls1.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls1.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls1.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls1.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls1.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls1.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls1.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls1.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls1.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls1.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls1.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls1.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls1.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls1.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls1.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls1.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls1.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls1.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls1.memoryStateTime::IDLE 3175711298578                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::REF 305922567600                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls1.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::0 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::1 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::2 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.refreshEnergy::3 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::0 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::1 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::2 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.actBackEnergy::3 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::0 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::1 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::2 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.preBackEnergy::3 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::0   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::1   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::2   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.totalEnergy::3   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls1.averagePower::0     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::1     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::2     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls1.averagePower::3     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls3.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls3.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls3.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls3.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls3.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls3.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls3.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls3.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls3.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls3.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls3.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls3.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls3.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls3.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls3.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls3.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls3.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls3.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls3.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls3.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls3.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls3.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls3.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls3.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls3.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls3.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls3.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls3.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls3.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls3.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls3.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls3.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls3.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls3.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls3.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls3.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls3.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls3.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls3.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls3.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls3.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls3.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls3.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls3.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls3.memoryStateTime::IDLE 3175711298578                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::REF 305922567600                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls3.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::0 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::1 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::2 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.refreshEnergy::3 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::0 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::1 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::2 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.actBackEnergy::3 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::0 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::1 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::2 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.preBackEnergy::3 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::0   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::1   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::2   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.totalEnergy::3   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls3.averagePower::0     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::1     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::2     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls3.averagePower::3     77.841720                       # Core power per rank (mW)
system.pim_sys1.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys1.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys1.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys1.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys1.pim_memory.atomic_inc_count            0                       # atomic inc count
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.pim_sys6.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys6.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys6.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys6.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys6.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls2.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls2.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls2.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls2.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls2.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls2.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls2.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls2.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls2.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls2.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls2.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls2.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls2.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls2.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls2.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls2.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls2.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls2.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls2.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls2.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls2.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls2.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls2.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls2.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls2.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls2.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls2.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls2.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls2.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls2.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls2.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls2.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls2.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls2.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls2.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls2.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls2.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls2.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls2.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls2.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls2.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls2.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls2.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls2.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls2.memoryStateTime::IDLE 3175711298578                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::REF 305922567600                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls2.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::0 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::1 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::2 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.refreshEnergy::3 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::0 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::1 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::2 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.actBackEnergy::3 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::0 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::1 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::2 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.preBackEnergy::3 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::0   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::1   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::2   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.totalEnergy::3   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls2.averagePower::0     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::1     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::2     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls2.averagePower::3     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls0.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls0.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls0.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls0.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls0.bytes_read::system.pim_sys0.cpu.data    297699356                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_read::total    297699356                       # Number of bytes read from this memory
system.pim_vault_ctrls0.bytes_written::system.pim_sys0.cpu.data         1756                       # Number of bytes written to this memory
system.pim_vault_ctrls0.bytes_written::total         1756                       # Number of bytes written to this memory
system.pim_vault_ctrls0.num_reads::system.pim_sys0.cpu.data     74424839                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_reads::total     74424839                       # Number of read requests responded to by this memory
system.pim_vault_ctrls0.num_writes::system.pim_sys0.cpu.data          439                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.num_writes::total          439                       # Number of write requests responded to by this memory
system.pim_vault_ctrls0.bw_read::system.pim_sys0.cpu.data     85505643                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_read::total       85505643                       # Total read bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::system.pim_sys0.cpu.data          504                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_write::total           504                       # Write bandwidth from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::system.pim_sys0.cpu.data     85506147                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.bw_total::total      85506147                       # Total bandwidth to/from this memory (bytes/s)
system.pim_vault_ctrls0.readReqs             74424839                       # Number of read requests accepted
system.pim_vault_ctrls0.writeReqs                 439                       # Number of write requests accepted
system.pim_vault_ctrls0.readBursts           74424839                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls0.writeBursts               439                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls0.bytesReadDRAM      2381324000                       # Total number of bytes read from DRAM
system.pim_vault_ctrls0.bytesReadWrQ           270848                       # Total number of bytes read from write queue
system.pim_vault_ctrls0.bytesWritten            11648                       # Total number of bytes written to DRAM
system.pim_vault_ctrls0.bytesReadSys        297699356                       # Total read bytes from the system interface side
system.pim_vault_ctrls0.bytesWrittenSys          1756                       # Total written bytes from the system interface side
system.pim_vault_ctrls0.servicedByWrQ            8464                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls0.mergedWrBursts             73                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls0.perBankRdBursts::0      9318553                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::1      9281826                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::2      9307652                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::3      9310942                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::4      9234498                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::5      9325906                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::6      9321855                       # Per bank write bursts
system.pim_vault_ctrls0.perBankRdBursts::7      9315143                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::0           50                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::1           46                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::2           34                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::3           43                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::4           52                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::5           47                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::6           48                       # Per bank write bursts
system.pim_vault_ctrls0.perBankWrBursts::7           44                       # Per bank write bursts
system.pim_vault_ctrls0.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls0.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls0.totGap           3481629674500                       # Total gap between requests
system.pim_vault_ctrls0.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::2       74424839                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls0.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::2           439                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls0.rdQLenPdf::0         74416375                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::15               5                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::16               6                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::17              15                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::18              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::19              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::20              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::21              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::22              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::23              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::24              27                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::25              25                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::26              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::27              23                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::28              23                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::29              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::30              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::31              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::32              22                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls0.bytesPerActivate::samples     39706573                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::mean    59.973337                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::gmean    58.647051                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::stdev    10.664516                       # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::32-47      5010899     12.62%     12.62% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::64-79     34687870     87.36%     99.98% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::96-111         1117      0.00%     99.98% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::128-143         6686      0.02%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::192-207            1      0.00%    100.00% # Bytes accessed per row activation
system.pim_vault_ctrls0.bytesPerActivate::total     39706573                       # Bytes accessed per row activation
system.pim_vault_ctrls0.rdPerTurnAround::samples           22                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::mean 3278482.772727                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::gmean 3118956.354954                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::stdev 1033399.306895                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::1.44179e+06-1.57286e+06            1      4.55%      4.55% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::1.70394e+06-1.83501e+06            1      4.55%      9.09% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::1.96608e+06-2.09715e+06            1      4.55%     13.64% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::2.22822e+06-2.3593e+06            1      4.55%     18.18% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::2.3593e+06-2.49037e+06            2      9.09%     27.27% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::2.88358e+06-3.01466e+06            2      9.09%     36.36% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::3.01466e+06-3.14573e+06            3     13.64%     50.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::3.2768e+06-3.40787e+06            2      9.09%     59.09% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::3.40787e+06-3.53894e+06            3     13.64%     72.73% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::3.93216e+06-4.06323e+06            1      4.55%     77.27% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::4.1943e+06-4.32538e+06            2      9.09%     86.36% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::4.32538e+06-4.45645e+06            1      4.55%     90.91% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::5.24288e+06-5.37395e+06            1      4.55%     95.45% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::5.37395e+06-5.50502e+06            1      4.55%    100.00% # Reads before turning the bus around for writes
system.pim_vault_ctrls0.rdPerTurnAround::total           22                       # Reads before turning the bus around for writes
system.pim_vault_ctrls0.wrPerTurnAround::samples           22                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::mean    16.545455                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::gmean    16.519985                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::stdev     0.962500                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::16           16     72.73%     72.73% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::17            1      4.55%     77.27% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::18            4     18.18%     95.45% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::19            1      4.55%    100.00% # Writes before turning the bus around for reads
system.pim_vault_ctrls0.wrPerTurnAround::total           22                       # Writes before turning the bus around for reads
system.pim_vault_ctrls0.totQLat          1117653070363                       # Total ticks spent queuing
system.pim_vault_ctrls0.totMemAccLat     2379010626613                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls0.totBusLat        238132400000                       # Total ticks spent in databus transfers
system.pim_vault_ctrls0.avgQLat              15018.91                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls0.avgBusLat             3200.00                       # Average bus latency per DRAM burst
system.pim_vault_ctrls0.avgMemAccLat         31968.91                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls0.avgRdBW                683.97                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls0.avgRdBWSys              85.51                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls0.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls0.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls0.busUtil                  6.84                       # Data bus utilization in percentage
system.pim_vault_ctrls0.busUtilRead              6.84                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls0.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls0.avgRdQLen                1.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls0.avgWrQLen               25.92                       # Average write queue length when enqueuing
system.pim_vault_ctrls0.readRowHits          34710137                       # Number of row buffer hits during reads
system.pim_vault_ctrls0.writeRowHits               30                       # Number of row buffer hits during writes
system.pim_vault_ctrls0.readRowHitRate          46.64                       # Row buffer hit rate for reads
system.pim_vault_ctrls0.writeRowHitRate          8.20                       # Row buffer hit rate for writes
system.pim_vault_ctrls0.avgGap               46780.20                       # Average gap between requests
system.pim_vault_ctrls0.pageHitRate             46.64                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls0.memoryStateTime::IDLE   4307249892                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::REF 305922567600                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT 3171403912018                       # Time in different power states
system.pim_vault_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls0.actEnergy::0     42912830419.199997                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::1     43066960070.400002                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::2     42783250204.799995                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.actEnergy::3     43100277897.599998                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::0     28949131632.000004                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::1      29053107984                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::2      28861716408                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.preEnergy::3      29075584296                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::0     66416293632                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::1    66634125043.200005                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::2    66193518643.200005                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.readEnergy::3     66753408384                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::0   240576168.960000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::1   240593172.480000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::2   240693949.440000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.writeEnergy::3   240580316.160000                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::0 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::1 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::2 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.refreshEnergy::3 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::0 1264297428498.239990                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::1 1268910023538.239990                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::2 1259009101048.319824                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.actBackEnergy::3 1271024569483.199951                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::0 429613786896                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::1 425567650896                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::2 434252670624                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.preBackEnergy::3 423712786032.000061                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::0   2274214463688                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::1   2275256877145.919922                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::2   2273125367319.359863                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.totalEnergy::3   2275691622850.560059                       # Total energy per rank (pJ)
system.pim_vault_ctrls0.averagePower::0     88.683695                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::1     88.724344                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::2     88.641226                       # Core power per rank (mW)
system.pim_vault_ctrls0.averagePower::3     88.741298                       # Core power per rank (mW)
system.mem_ctrls3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls3.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls3.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls3.atomic_min_count                  0                       # atomic min count
system.mem_ctrls3.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls3.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::system.cpu6.data         1024                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total              1536                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total           1792                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::system.cpu6.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                  6                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 7                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::system.cpu2.inst           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu3.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::system.cpu6.data          294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total                  441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::system.cpu2.inst           74                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total              74                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks            515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total                 515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks            515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu2.inst           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu3.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::system.cpu6.data          294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total                 956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          6                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         7                       # Number of write requests accepted
system.mem_ctrls3.readBursts                       48                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                      56                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                  1536                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                   2304                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                   1536                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                1792                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                1                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6               16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7               23                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                 3479451200000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                   48                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                  56                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples           18                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   213.333333                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   177.035207                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    84.307560                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::32-63            3     16.67%     16.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::224-255            3     16.67%     33.33% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-287           12     66.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total           18                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean            24                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    21.166010                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0                1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32               1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40               1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::24               3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                     1197600                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                2011200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                    153600                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     36.84                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                      42                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                     60                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate              107.14                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                 267650092307.69                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   98.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.memoryStateTime::IDLE  3175709209678                       # Time in different power states
system.mem_ctrls3.memoryStateTime::REF   305922567600                       # Time in different power states
system.mem_ctrls3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT        2088900                       # Time in different power states
system.mem_ctrls3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.actEnergy::0           1898467.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::1                1729728                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::2           1770854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.actEnergy::3           1830124.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.preEnergy::0                1280712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::1                1166880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::2                1194624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.preEnergy::3                1234608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.readEnergy::0          7277836.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::1          6663820.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::2          6743692.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.readEnergy::3          6916915.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.writeEnergy::0         3267993.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::1         2969395.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::2         2969809.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.writeEnergy::3         3108741.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::0       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::1       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::2       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.refreshEnergy::3       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.actBackEnergy::0       128275781601.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::1       128274006047.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::2       128275315058.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls3.actBackEnergy::3       128275382911.680008                       # Energy for active background per rank (pJ)
system.mem_ctrls3.preBackEnergy::0       1426124003472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::1       1426125560976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::2       1426124412720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.preBackEnergy::3       1426124353200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.totalEnergy::0         1996197926524.800049                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::1         1996196513288.640137                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::2         1996196823201.599854                       # Total energy per rank (pJ)
system.mem_ctrls3.totalEnergy::3         1996197242942.399902                       # Total energy per rank (pJ)
system.mem_ctrls3.averagePower::0           77.842355                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::1           77.842299                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::2           77.842311                       # Core power per rank (mW)
system.mem_ctrls3.averagePower::3           77.842328                       # Core power per rank (mW)
system.mem_ctrls0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls0.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls0.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls0.atomic_min_count                  0                       # atomic min count
system.mem_ctrls0.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls0.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total               512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           1792                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                  2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 7                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::system.cpu6.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::system.cpu7.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                  147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks            515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                 515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks            515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu6.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::system.cpu7.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total                 662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          2                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         7                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       16                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      56                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                   512                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                    512                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                1792                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs          384                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               17                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 3479440512000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                   16                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                  56                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           10                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   204.800000                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   164.446100                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    92.005797                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::32-63            2     20.00%     20.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::224-255            2     20.00%     40.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287            6     60.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           10                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean             8                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.313708                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                      399200                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                 670400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                     51200                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     26.73                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                      14                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     40                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               71.43                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                 386604501333.33                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   75.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.memoryStateTime::IDLE  3175709953422                       # Time in different power states
system.mem_ctrls0.memoryStateTime::REF   305922567600                       # Time in different power states
system.mem_ctrls0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT        1345156                       # Time in different power states
system.mem_ctrls0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.actEnergy::0           2017612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::1                1790208                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::2           2181513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.actEnergy::3           2006726.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.preEnergy::0           1361088.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::1                1207680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::2                1471656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.preEnergy::3                1353744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.readEnergy::0          7708147.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::1          6867494.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::2               8169408                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.readEnergy::3          7725619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.writeEnergy::0         3490698.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::1         3045703.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::2         3729576.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.writeEnergy::3         3304488.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::0       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::1       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::2       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.refreshEnergy::3       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.actBackEnergy::0       128277243063.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::1       128275477741.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::2       128279916846.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls0.actBackEnergy::3       128277153322.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls0.preBackEnergy::0       1426122721488.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::1       1426124270016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::2       1426120376064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.preBackEnergy::3       1426122800208.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.totalEnergy::0         1996198958539.200195                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::1         1996197075285.119873                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::2         1996200261506.879883                       # Total energy per rank (pJ)
system.mem_ctrls0.totalEnergy::3         1996198760550.720215                       # Total energy per rank (pJ)
system.mem_ctrls0.averagePower::0           77.842395                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::1           77.842321                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::2           77.842446                       # Core power per rank (mW)
system.mem_ctrls0.averagePower::3           77.842387                       # Core power per rank (mW)
system.pim_vault_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls4.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls4.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls4.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls4.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls4.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls4.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls4.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls4.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls4.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls4.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls4.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls4.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls4.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls4.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls4.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls4.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls4.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls4.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls4.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls4.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls4.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls4.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls4.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls4.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls4.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls4.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls4.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls4.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls4.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls4.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls4.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls4.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls4.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls4.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls4.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls4.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls4.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls4.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls4.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls4.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls4.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls4.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls4.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls4.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls4.memoryStateTime::IDLE 3175711298578                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::REF 305922567600                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls4.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::0 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::1 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::2 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.refreshEnergy::3 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::0 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::1 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::2 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.actBackEnergy::3 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::0 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::1 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::2 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.preBackEnergy::3 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::0   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::1   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::2   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.totalEnergy::3   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls4.averagePower::0     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::1     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::2     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls4.averagePower::3     77.841720                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.pim_sys3.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys3.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys3.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys3.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys3.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls6.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls6.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls6.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls6.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls6.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls6.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls6.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls6.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls6.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls6.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls6.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls6.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls6.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls6.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls6.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls6.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls6.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls6.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls6.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls6.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls6.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls6.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls6.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls6.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls6.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls6.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls6.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls6.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls6.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls6.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls6.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls6.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls6.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls6.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls6.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls6.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls6.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls6.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls6.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls6.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls6.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls6.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls6.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls6.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls6.memoryStateTime::IDLE 3175711298578                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::REF 305922567600                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls6.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::0 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::1 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::2 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.refreshEnergy::3 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::0 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::1 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::2 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.actBackEnergy::3 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::0 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::1 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::2 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.preBackEnergy::3 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::0   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::1   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::2   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.totalEnergy::3   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls6.averagePower::0     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::1     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::2     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls6.averagePower::3     77.841720                       # Core power per rank (mW)
system.mem_ctrls1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls1.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls1.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls1.atomic_min_count                  0                       # atomic min count
system.mem_ctrls1.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls1.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total               512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           1536                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                  2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 6                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::system.cpu5.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::system.cpu6.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                  147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks            441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                 441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks            441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu5.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::system.cpu6.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total                 588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          2                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         6                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       16                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      48                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                   512                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   1280                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                    512                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                1536                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs          341                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               15                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 3481642743000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                   16                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                  48                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples            9                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   199.111111                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   170.389656                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    84.327404                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::32-63            1     11.11%     11.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::96-127            1     11.11%     22.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::160-191            1     11.11%     33.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::224-255            1     11.11%     44.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            5     55.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total            9                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean             8                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.313708                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            20                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    19.595918                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     5.656854                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                      623600                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                 894800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                     51200                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    38975.00                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               55925.00                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     23.02                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                      14                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     33                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               68.75                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                 435205342875.00                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   73.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.memoryStateTime::IDLE  3175709626039                       # Time in different power states
system.mem_ctrls1.memoryStateTime::REF   305922567600                       # Time in different power states
system.mem_ctrls1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT        1672539                       # Time in different power states
system.mem_ctrls1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.actEnergy::0                1814400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::1           1801094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::2           1939593.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.actEnergy::3           2036361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.preEnergy::0                1224000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::1                1215024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::2                1308456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.preEnergy::3                1373736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.readEnergy::0          7003276.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::1          6957849.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::2               7310784                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.readEnergy::3          7706649.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.writeEnergy::0         3155189.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::1         3065610.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::2         3323151.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.writeEnergy::3         3362549.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::0       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::1       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::2       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.refreshEnergy::3       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.actBackEnergy::0       128274540770.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::1       128275059242.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::2       128277238521.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls1.actBackEnergy::3       128278508627.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls1.preBackEnergy::0       1426125091920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::1       1426124637120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::2       1426122725472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.preBackEnergy::3       1426121611344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.totalEnergy::0         1996197245999.039795                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::1         1996197152382.719727                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::2         1996198262420.160156                       # Total energy per rank (pJ)
system.mem_ctrls1.totalEnergy::3         1996199015710.080078                       # Total energy per rank (pJ)
system.mem_ctrls1.averagePower::0           77.842328                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::1           77.842324                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::2           77.842368                       # Core power per rank (mW)
system.mem_ctrls1.averagePower::3           77.842397                       # Core power per rank (mW)
system.pim_sys5.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys5.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys5.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys5.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys5.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys7.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys7.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys7.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys7.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys7.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls7.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls7.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls7.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls7.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls7.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls7.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls7.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls7.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls7.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls7.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls7.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls7.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls7.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls7.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls7.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls7.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls7.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls7.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls7.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls7.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls7.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls7.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls7.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls7.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls7.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls7.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls7.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls7.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls7.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls7.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls7.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls7.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls7.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls7.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls7.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls7.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls7.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls7.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls7.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls7.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls7.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls7.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls7.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls7.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls7.memoryStateTime::IDLE 3175711298578                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::REF 305922567600                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls7.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::0 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::1 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::2 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.refreshEnergy::3 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::0 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::1 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::2 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.actBackEnergy::3 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::0 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::1 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::2 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.preBackEnergy::3 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::0   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::1   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::2   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.totalEnergy::3   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls7.averagePower::0     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::1     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::2     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls7.averagePower::3     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.pim_vault_ctrls5.clk_domain.clock          800                       # Clock period in ticks
system.pim_vault_ctrls5.atomic_fadd_count            0                       # atomic fadd count
system.pim_vault_ctrls5.atomic_min_count            0                       # atomic min count
system.pim_vault_ctrls5.atomic_inc_count            0                       # atomic inc count
system.pim_vault_ctrls5.readReqs                    0                       # Number of read requests accepted
system.pim_vault_ctrls5.writeReqs                   0                       # Number of write requests accepted
system.pim_vault_ctrls5.readBursts                  0                       # Number of DRAM read bursts, including those serviced by the write queue
system.pim_vault_ctrls5.writeBursts                 0                       # Number of DRAM write bursts, including those merged in the write queue
system.pim_vault_ctrls5.bytesReadDRAM               0                       # Total number of bytes read from DRAM
system.pim_vault_ctrls5.bytesReadWrQ                0                       # Total number of bytes read from write queue
system.pim_vault_ctrls5.bytesWritten                0                       # Total number of bytes written to DRAM
system.pim_vault_ctrls5.bytesReadSys                0                       # Total read bytes from the system interface side
system.pim_vault_ctrls5.bytesWrittenSys             0                       # Total written bytes from the system interface side
system.pim_vault_ctrls5.servicedByWrQ               0                       # Number of DRAM read bursts serviced by the write queue
system.pim_vault_ctrls5.mergedWrBursts              0                       # Number of DRAM write bursts merged with an existing one
system.pim_vault_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.pim_vault_ctrls5.perBankRdBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankRdBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::0            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::1            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::2            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::3            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::4            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::5            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::6            0                       # Per bank write bursts
system.pim_vault_ctrls5.perBankWrBursts::7            0                       # Per bank write bursts
system.pim_vault_ctrls5.numRdRetry                  0                       # Number of times read queue was full causing retry
system.pim_vault_ctrls5.numWrRetry                  0                       # Number of times write queue was full causing retry
system.pim_vault_ctrls5.totGap                      0                       # Total gap between requests
system.pim_vault_ctrls5.readPktSize::0              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::1              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::2              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::3              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::4              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.readPktSize::5              0                       # Read request sizes (log2)
system.pim_vault_ctrls5.writePktSize::0             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::1             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::2             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::3             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::4             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.writePktSize::5             0                       # Write request sizes (log2)
system.pim_vault_ctrls5.rdQLenPdf::0                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::1                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::2                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::3                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::4                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::5                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::6                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::7                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::8                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::9                0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::10               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::11               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::12               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::13               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::14               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::15               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::16               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::17               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::18               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::19               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::20               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::21               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::22               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::23               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::24               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::25               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::26               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::27               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::28               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::29               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::30               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::31               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::32               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::33               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::34               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::35               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::36               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::37               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::38               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::39               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::40               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::41               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::42               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::43               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::44               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::45               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::46               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::47               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::48               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::49               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::50               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::51               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::52               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::53               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::54               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::55               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::56               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::57               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::58               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::59               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::60               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::61               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::62               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.rdQLenPdf::63               0                       # What read queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::0                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::1                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::2                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::3                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::4                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::5                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::6                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::7                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::8                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::9                0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::10               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::11               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::12               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::13               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::14               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::15               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::16               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::17               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::18               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::19               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::20               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::21               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::22               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::23               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::24               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::25               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::26               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::27               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::28               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::29               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::30               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::31               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::32               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::33               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::34               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::35               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::36               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::37               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::38               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::39               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::40               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::41               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::42               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::43               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::44               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::45               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::46               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::47               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::48               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::49               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::50               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::51               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::52               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::53               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::54               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::55               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::56               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::57               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::58               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::59               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::60               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::61               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::62               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.wrQLenPdf::63               0                       # What write queue length does an incoming req see
system.pim_vault_ctrls5.totQLat                     0                       # Total ticks spent queuing
system.pim_vault_ctrls5.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM
system.pim_vault_ctrls5.totBusLat                   0                       # Total ticks spent in databus transfers
system.pim_vault_ctrls5.avgQLat                   0                       # Average queueing delay per DRAM burst
system.pim_vault_ctrls5.avgBusLat                 0                       # Average bus latency per DRAM burst
system.pim_vault_ctrls5.avgMemAccLat              0                       # Average memory access latency per DRAM burst
system.pim_vault_ctrls5.avgRdBW                  0.00                       # Average DRAM read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBW                  0.00                       # Average achieved write bandwidth in MiByte/s
system.pim_vault_ctrls5.avgRdBWSys               0.00                       # Average system read bandwidth in MiByte/s
system.pim_vault_ctrls5.avgWrBWSys               0.00                       # Average system write bandwidth in MiByte/s
system.pim_vault_ctrls5.peakBW               10000.00                       # Theoretical peak bandwidth in MiByte/s
system.pim_vault_ctrls5.busUtil                  0.00                       # Data bus utilization in percentage
system.pim_vault_ctrls5.busUtilRead              0.00                       # Data bus utilization in percentage for reads
system.pim_vault_ctrls5.busUtilWrite             0.00                       # Data bus utilization in percentage for writes
system.pim_vault_ctrls5.avgRdQLen                0.00                       # Average read queue length when enqueuing
system.pim_vault_ctrls5.avgWrQLen                0.00                       # Average write queue length when enqueuing
system.pim_vault_ctrls5.readRowHits                 0                       # Number of row buffer hits during reads
system.pim_vault_ctrls5.writeRowHits                0                       # Number of row buffer hits during writes
system.pim_vault_ctrls5.readRowHitRate            0                       # Row buffer hit rate for reads
system.pim_vault_ctrls5.writeRowHitRate           0                       # Row buffer hit rate for writes
system.pim_vault_ctrls5.avgGap                    0                       # Average gap between requests
system.pim_vault_ctrls5.pageHitRate               0                       # Row buffer hit rate, read and write combined
system.pim_vault_ctrls5.memoryStateTime::IDLE 3175711298578                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::REF 305922567600                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT            0                       # Time in different power states
system.pim_vault_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pim_vault_ctrls5.actEnergy::0                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::1                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::2                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.actEnergy::3                0                       # Energy for activate commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::0                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::1                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::2                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.preEnergy::3                0                       # Energy for precharge commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::0               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::1               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::2               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.readEnergy::3               0                       # Energy for read commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::0              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::1              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::2              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.writeEnergy::3              0                       # Energy for write commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::0 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::1 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::2 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.refreshEnergy::3 441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::0 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::1 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::2 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.actBackEnergy::3 128255042995.199997                       # Energy for active background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::0 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::1 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::2 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.preBackEnergy::3 1426142195232                       # Energy for precharge background per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::0   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::1   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::2   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.totalEnergy::3   1996181654668.799805                       # Total energy per rank (pJ)
system.pim_vault_ctrls5.averagePower::0     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::1     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::2     77.841720                       # Core power per rank (mW)
system.pim_vault_ctrls5.averagePower::3     77.841720                       # Core power per rank (mW)
system.mem_ctrls4.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls4.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls4.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls4.atomic_min_count                  0                       # atomic min count
system.mem_ctrls4.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls4.bytes_read::system.cpu4.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_read::total              1024                       # Number of bytes read from this memory
system.mem_ctrls4.bytes_written::writebacks         2048                       # Number of bytes written to this memory
system.mem_ctrls4.bytes_written::total           2048                       # Number of bytes written to this memory
system.mem_ctrls4.num_reads::system.cpu4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_reads::total                  4                       # Number of read requests responded to by this memory
system.mem_ctrls4.num_writes::writebacks            8                       # Number of write requests responded to by this memory
system.mem_ctrls4.num_writes::total                 8                       # Number of write requests responded to by this memory
system.mem_ctrls4.bw_read::system.cpu4.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu5.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu6.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::system.cpu7.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_read::total                  294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::writebacks            588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_write::total                 588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls4.bw_total::writebacks            588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu4.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu5.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu6.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::system.cpu7.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.bw_total::total                 882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls4.readReqs                          4                       # Number of read requests accepted
system.mem_ctrls4.writeReqs                         8                       # Number of write requests accepted
system.mem_ctrls4.readBursts                       32                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls4.writeBursts                      64                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls4.bytesReadDRAM                  1024                       # Total number of bytes read from DRAM
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls4.bytesWritten                   2304                       # Total number of bytes written to DRAM
system.mem_ctrls4.bytesReadSys                   1024                       # Total read bytes from the system interface side
system.mem_ctrls4.bytesWrittenSys                2048                       # Total written bytes from the system interface side
system.mem_ctrls4.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls4.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls4.neitherReadNorWriteReqs          781                       # Number of requests that are neither read nor write
system.mem_ctrls4.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls4.perBankRdBursts::7               16                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::3               24                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::5                9                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls4.perBankWrBursts::7               31                       # Per bank write bursts
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls4.totGap                 3479466474000                       # Total gap between requests
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls4.readPktSize::5                   32                       # Read request sizes (log2)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls4.writePktSize::5                  64                       # Write request sizes (log2)
system.mem_ctrls4.rdQLenPdf::0                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::37                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::38                     3                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls4.bytesPerActivate::samples           16                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::mean          208                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::gmean   169.058536                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::stdev    88.217912                       # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::32-63            3     18.75%     18.75% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::224-255            3     18.75%     37.50% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::256-287           10     62.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls4.bytesPerActivate::total           16                       # Bytes accessed per row activation
system.mem_ctrls4.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::mean     21.333333                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::stdev    20.132892                       # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::0                1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::24               1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::40               1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls4.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls4.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::24               3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls4.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls4.totQLat                      798400                       # Total ticks spent queuing
system.mem_ctrls4.totMemAccLat                1340800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls4.totBusLat                    102400                       # Total ticks spent in databus transfers
system.mem_ctrls4.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls4.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls4.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls4.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls4.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls4.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls4.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls4.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls4.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls4.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls4.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls4.avgWrQLen                     38.09                       # Average write queue length when enqueuing
system.mem_ctrls4.readRowHits                      28                       # Number of row buffer hits during reads
system.mem_ctrls4.writeRowHits                     60                       # Number of row buffer hits during writes
system.mem_ctrls4.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls4.writeRowHitRate               93.75                       # Row buffer hit rate for writes
system.mem_ctrls4.avgGap                 289955539500.00                       # Average gap between requests
system.mem_ctrls4.pageHitRate                   91.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls4.memoryStateTime::IDLE  3175709242583                       # Time in different power states
system.mem_ctrls4.memoryStateTime::REF   305922567600                       # Time in different power states
system.mem_ctrls4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT        2055995                       # Time in different power states
system.mem_ctrls4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls4.actEnergy::0           1768435.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::1           1976486.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::2                1690416                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.actEnergy::3           1982534.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls4.preEnergy::0                1192992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::1                1333344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::2                1140360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.preEnergy::3                1337424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls4.readEnergy::0          6643353.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::1          7550899.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::2          6319372.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.readEnergy::3          7519948.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls4.writeEnergy::0         3195002.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::1         3311124.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::2         2903454.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.writeEnergy::3         3357987.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::0       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::1       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::2       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.refreshEnergy::3       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls4.actBackEnergy::0       128274269797.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::1       128277098876.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::2       128274815738.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls4.actBackEnergy::3       128277608045.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls4.preBackEnergy::0       1426125329616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::1       1426122847968.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::2       1426124850720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.preBackEnergy::3       1426122401328.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls4.totalEnergy::0         1996196815638.719971                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::1         1996198535139.840088                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::2         1996196136504                       # Total energy per rank (pJ)
system.mem_ctrls4.totalEnergy::3         1996198623710.400146                       # Total energy per rank (pJ)
system.mem_ctrls4.averagePower::0           77.842311                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::1           77.842378                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::2           77.842285                       # Core power per rank (mW)
system.mem_ctrls4.averagePower::3           77.842382                       # Core power per rank (mW)
system.pim_sys4.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys4.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys4.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys4.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys4.pim_memory.atomic_inc_count            0                       # atomic inc count
system.mem_ctrls5.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls5.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls5.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls5.atomic_min_count                  0                       # atomic min count
system.mem_ctrls5.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls5.bytes_read::system.cpu4.data          256                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu6.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_read::total              1792                       # Number of bytes read from this memory
system.mem_ctrls5.bytes_written::writebacks         3328                       # Number of bytes written to this memory
system.mem_ctrls5.bytes_written::total           3328                       # Number of bytes written to this memory
system.mem_ctrls5.num_reads::system.cpu4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu6.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_reads::total                  7                       # Number of read requests responded to by this memory
system.mem_ctrls5.num_writes::writebacks           13                       # Number of write requests responded to by this memory
system.mem_ctrls5.num_writes::total                13                       # Number of write requests responded to by this memory
system.mem_ctrls5.bw_read::system.cpu4.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu5.data          147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu6.data          147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::system.cpu7.data          147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_read::total                  515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::writebacks            956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_write::total                 956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls5.bw_total::writebacks            956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu4.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu5.data          147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu6.data          147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::system.cpu7.data          147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.bw_total::total                1471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls5.readReqs                          7                       # Number of read requests accepted
system.mem_ctrls5.writeReqs                        13                       # Number of write requests accepted
system.mem_ctrls5.readBursts                       56                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls5.writeBursts                     104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls5.bytesReadDRAM                  1792                       # Total number of bytes read from DRAM
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls5.bytesWritten                   3840                       # Total number of bytes written to DRAM
system.mem_ctrls5.bytesReadSys                   1792                       # Total read bytes from the system interface side
system.mem_ctrls5.bytesWrittenSys                3328                       # Total written bytes from the system interface side
system.mem_ctrls5.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls5.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls5.neitherReadNorWriteReqs           34                       # Number of requests that are neither read nor write
system.mem_ctrls5.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::3               24                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls5.perBankRdBursts::7               24                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::0                7                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::2               16                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::3               24                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::6               16                       # Per bank write bursts
system.mem_ctrls5.perBankWrBursts::7               40                       # Per bank write bursts
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls5.totGap                 3479440433000                       # Total gap between requests
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls5.readPktSize::5                   56                       # Read request sizes (log2)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls5.writePktSize::5                 104                       # Write request sizes (log2)
system.mem_ctrls5.rdQLenPdf::0                      6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::1                      6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::3                      6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::4                      6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::6                      6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::7                      6                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::15                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::16                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::17                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::18                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::19                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::21                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::23                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::24                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::25                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::26                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::27                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::28                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::29                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::30                     4                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::31                     5                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::32                     5                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::36                     5                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::37                     5                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::38                     5                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls5.bytesPerActivate::samples           27                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::mean   208.592593                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::gmean   169.926781                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::stdev    86.673241                       # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::32-63            5     18.52%     18.52% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::224-255            5     18.52%     37.04% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::256-287           17     62.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls5.bytesPerActivate::total           27                       # Bytes accessed per row activation
system.mem_ctrls5.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::mean     17.600000                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::stdev    22.199099                       # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::0                1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::8                2     40.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::16               1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::56               1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls5.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes
system.mem_ctrls5.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::24               5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls5.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads
system.mem_ctrls5.totQLat                     1619480                       # Total ticks spent queuing
system.mem_ctrls5.totMemAccLat                2568680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls5.totBusLat                    179200                       # Total ticks spent in databus transfers
system.mem_ctrls5.avgQLat                    28919.29                       # Average queueing delay per DRAM burst
system.mem_ctrls5.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls5.avgMemAccLat               45869.29                       # Average memory access latency per DRAM burst
system.mem_ctrls5.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls5.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls5.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls5.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls5.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls5.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls5.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls5.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls5.avgWrQLen                     25.36                       # Average write queue length when enqueuing
system.mem_ctrls5.readRowHits                      49                       # Number of row buffer hits during reads
system.mem_ctrls5.writeRowHits                    100                       # Number of row buffer hits during writes
system.mem_ctrls5.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls5.writeRowHitRate               96.15                       # Row buffer hit rate for writes
system.mem_ctrls5.avgGap                 173972021650.00                       # Average gap between requests
system.mem_ctrls5.pageHitRate                   93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls5.memoryStateTime::IDLE  3175708196274                       # Time in different power states
system.mem_ctrls5.memoryStateTime::REF   305922567600                       # Time in different power states
system.mem_ctrls5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT        3102304                       # Time in different power states
system.mem_ctrls5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls5.actEnergy::0           1785369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::1           1924473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::2           1763596.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.actEnergy::3                1775088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls5.preEnergy::0                1204416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::1                1298256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::2                1189728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.preEnergy::3                1197480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls5.readEnergy::0          6912422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::1               7288320                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::2          6619891.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.readEnergy::3          6685286.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls5.writeEnergy::0         3108741.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::1         3281264.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::2         3022894.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.writeEnergy::3         3039068.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::0       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::1       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::2       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.refreshEnergy::3       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls5.actBackEnergy::0       128274377267.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::1       128276440156.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::2       128275546633.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls5.actBackEnergy::3       128275504882.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls5.preBackEnergy::0       1426125235344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::1       1426123425792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::2       1426124209584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.preBackEnergy::3       1426124246208.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls5.totalEnergy::0         1996197040002.239990                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::1         1996198074704.640137                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::2         1996196768769.599854                       # Total energy per rank (pJ)
system.mem_ctrls5.totalEnergy::3         1996196864454.720215                       # Total energy per rank (pJ)
system.mem_ctrls5.averagePower::0           77.842320                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::1           77.842360                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::2           77.842309                       # Core power per rank (mW)
system.mem_ctrls5.averagePower::3           77.842313                       # Core power per rank (mW)
system.mem_ctrls6.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls6.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls6.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls6.atomic_min_count                  0                       # atomic min count
system.mem_ctrls6.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls6.bytes_read::system.cpu4.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_read::total              1024                       # Number of bytes read from this memory
system.mem_ctrls6.bytes_written::writebacks         2048                       # Number of bytes written to this memory
system.mem_ctrls6.bytes_written::total           2048                       # Number of bytes written to this memory
system.mem_ctrls6.num_reads::system.cpu4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_reads::total                  4                       # Number of read requests responded to by this memory
system.mem_ctrls6.num_writes::writebacks            8                       # Number of write requests responded to by this memory
system.mem_ctrls6.num_writes::total                 8                       # Number of write requests responded to by this memory
system.mem_ctrls6.bw_read::system.cpu4.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu5.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu6.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::system.cpu7.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_read::total                  294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::writebacks            588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_write::total                 588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls6.bw_total::writebacks            588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu4.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu5.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu6.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::system.cpu7.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.bw_total::total                 882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls6.readReqs                          4                       # Number of read requests accepted
system.mem_ctrls6.writeReqs                         8                       # Number of write requests accepted
system.mem_ctrls6.readBursts                       32                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls6.writeBursts                      64                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls6.bytesReadDRAM                  1024                       # Total number of bytes read from DRAM
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls6.bytesWritten                   2560                       # Total number of bytes written to DRAM
system.mem_ctrls6.bytesReadSys                   1024                       # Total read bytes from the system interface side
system.mem_ctrls6.bytesWrittenSys                2048                       # Total written bytes from the system interface side
system.mem_ctrls6.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls6.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls6.neitherReadNorWriteReqs          486                       # Number of requests that are neither read nor write
system.mem_ctrls6.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls6.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::4                1                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::5               16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::6               16                       # Per bank write bursts
system.mem_ctrls6.perBankWrBursts::7               23                       # Per bank write bursts
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls6.totGap                 3481627672000                       # Total gap between requests
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls6.readPktSize::5                   32                       # Read request sizes (log2)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls6.writePktSize::5                  64                       # Write request sizes (log2)
system.mem_ctrls6.rdQLenPdf::0                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::21                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::37                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::38                     3                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls6.bytesPerActivate::samples           17                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::mean   210.823529                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::gmean   173.235650                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::stdev    86.206319                       # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::32-63            3     17.65%     17.65% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::224-255            3     17.65%     35.29% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::256-287           11     64.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls6.bytesPerActivate::total           17                       # Bytes accessed per row activation
system.mem_ctrls6.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::mean     26.666667                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::gmean    16.000000                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::stdev    32.331615                       # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::8-9              2     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::64-65            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls6.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls6.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::mean     26.666667                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::gmean    26.415418                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::stdev     4.618802                       # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::24               2     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::32               1     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls6.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls6.totQLat                      798400                       # Total ticks spent queuing
system.mem_ctrls6.totMemAccLat                1340800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls6.totBusLat                    102400                       # Total ticks spent in databus transfers
system.mem_ctrls6.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls6.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls6.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls6.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls6.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls6.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls6.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls6.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls6.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls6.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls6.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls6.avgWrQLen                     28.29                       # Average write queue length when enqueuing
system.mem_ctrls6.readRowHits                      28                       # Number of row buffer hits during reads
system.mem_ctrls6.writeRowHits                     67                       # Number of row buffer hits during writes
system.mem_ctrls6.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls6.writeRowHitRate              104.69                       # Row buffer hit rate for writes
system.mem_ctrls6.avgGap                 290135639333.33                       # Average gap between requests
system.mem_ctrls6.pageHitRate                   98.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls6.memoryStateTime::IDLE  3175709768272                       # Time in different power states
system.mem_ctrls6.memoryStateTime::REF   305922567600                       # Time in different power states
system.mem_ctrls6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT        1530306                       # Time in different power states
system.mem_ctrls6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls6.actEnergy::0           1736380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::1           1972857.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::2           1736380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.actEnergy::3                1814400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls6.preEnergy::0                1171368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::1                1330896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::2                1171368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.preEnergy::3                1224000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls6.readEnergy::0               6691776                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::1          7462540.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::2          6609907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.readEnergy::3          6783129.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls6.writeEnergy::0         3055656.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::1         3357573.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::2         2926679.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.writeEnergy::3         3055656.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::0       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::1       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::2       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.refreshEnergy::3       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls6.actBackEnergy::0       128273322813.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::1       128277219479.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::2       128274350783.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls6.actBackEnergy::3       128276197035.840012                       # Energy for active background per rank (pJ)
system.mem_ctrls6.preBackEnergy::0       1426126160304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::1       1426122742176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::2       1426125258576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.preBackEnergy::3       1426123639056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls6.totalEnergy::0         1996196554740.479980                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::1         1996198501964.160156                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::2         1996196470135.679932                       # Total energy per rank (pJ)
system.mem_ctrls6.totalEnergy::3         1996197129720                       # Total energy per rank (pJ)
system.mem_ctrls6.averagePower::0           77.842301                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::1           77.842377                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::2           77.842298                       # Core power per rank (mW)
system.mem_ctrls6.averagePower::3           77.842323                       # Core power per rank (mW)
system.mem_ctrls2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls2.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls2.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls2.atomic_min_count                  0                       # atomic min count
system.mem_ctrls2.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls2.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total               512                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks         2048                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total           2048                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                  2                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks            8                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 8                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::system.cpu7.inst           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::system.cpu7.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total                  147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::system.cpu7.inst           74                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_inst_read::total              74                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks            588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total                 588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks            588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu7.inst           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::system.cpu7.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total                 735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                          2                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         8                       # Number of write requests accepted
system.mem_ctrls2.readBursts                       16                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                      64                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                   512                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                   2304                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                    512                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                2048                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs          701                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0               16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1               16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                1                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7               15                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                 3481626785000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                   16                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                  64                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples           14                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   201.142857                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   159.328635                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    92.599100                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::32-63            3     21.43%     21.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::224-255            3     21.43%     42.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-287            8     57.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total           14                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     13.333333                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    12.220202                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0                1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16               1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24               1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::24               3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                      399200                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                 670400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                     51200                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     27.01                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                      14                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                     60                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               93.75                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                 348162678500.00                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   92.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.memoryStateTime::IDLE  3175709507069                       # Time in different power states
system.mem_ctrls2.memoryStateTime::REF   305922567600                       # Time in different power states
system.mem_ctrls2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT        1791509                       # Time in different power states
system.mem_ctrls2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.actEnergy::0           1840406.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::1           1764806.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::2           1815004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.actEnergy::3                1899072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.preEnergy::0                1241544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::1                1190544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::2                1224408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.preEnergy::3                1281120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.readEnergy::0          6991795.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::1          6740198.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::2          6788620.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.readEnergy::3          7269849.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.writeEnergy::0         3244769.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::1         2999255.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::2         3092567.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.writeEnergy::3         3181731.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::0       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::1       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::2       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.refreshEnergy::3       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.actBackEnergy::0       128275538644.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::1       128274725396.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::2       128275702093.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls2.actBackEnergy::3       128276134272                       # Energy for active background per rank (pJ)
system.mem_ctrls2.preBackEnergy::0       1426124216592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::1       1426124929968.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::2       1426124073216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.preBackEnergy::3       1426123694112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.totalEnergy::0         1996197490193.280029                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::1         1996196766609.600098                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::2         1996197112351.679932                       # Total energy per rank (pJ)
system.mem_ctrls2.totalEnergy::3         1996197876599.040039                       # Total energy per rank (pJ)
system.mem_ctrls2.averagePower::0           77.842338                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::1           77.842309                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::2           77.842323                       # Core power per rank (mW)
system.mem_ctrls2.averagePower::3           77.842353                       # Core power per rank (mW)
system.pim_sys0.voltage_domain.voltage              1                       # Voltage in Volts
system.pim_sys0.clk_domain.clock                  500                       # Clock period in ticks
system.pim_sys0.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys0.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys0.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.inst   2103233992                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.pim_sys0.cpu.data    601224670                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu0.data     80669446                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu1.data     80805052                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu2.data     80700112                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu3.data     80796388                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu4.data     80700650                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu5.data     80650622                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu6.data     80795654                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::system.cpu7.data     80895086                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_read::total   3350471672                       # Number of bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::system.pim_sys0.cpu.inst   2103233992                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_inst_read::total   2103233992                       # Number of instructions bytes read from this memory
system.pim_sys0.pim_memory.bytes_written::system.pim_sys0.cpu.data    300368992                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu0.data         4200                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu1.data         4200                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu2.data         4200                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu3.data         4200                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu4.data         4200                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu5.data         4200                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu6.data         4200                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::system.cpu7.data         4201                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.bytes_written::total    300402593                       # Number of bytes written to this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.inst    525808498                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.pim_sys0.cpu.data    150311189                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu0.data     40334723                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu1.data     40402526                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu2.data     40350056                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu3.data     40398194                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu4.data     40350325                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu5.data     40325311                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu6.data     40397827                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::system.cpu7.data     40447543                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_reads::total    999126192                       # Number of read requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.pim_sys0.cpu.data     75102300                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu0.data         1575                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu1.data         1575                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu2.data         1575                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu3.data         1575                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu4.data         1575                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu5.data         1575                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu6.data         1575                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::system.cpu7.data         1576                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.num_writes::total     75114901                       # Number of write requests responded to by this memory
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.inst    604093932                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.pim_sys0.cpu.data    172684626                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu0.data     23169996                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu1.data     23208945                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu2.data     23178804                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu3.data     23206456                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu4.data     23178958                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu5.data     23164589                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu6.data     23206245                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::system.cpu7.data     23234804                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_read::total    962327356                       # Total read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::system.pim_sys0.cpu.inst    604093932                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_inst_read::total    604093932                       # Instruction read bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.pim_sys0.cpu.data     86272420                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu0.data         1206                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu1.data         1206                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu2.data         1206                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu3.data         1206                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu4.data         1206                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu5.data         1206                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu6.data         1206                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::system.cpu7.data         1207                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_write::total     86282070                       # Write bandwidth from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.inst    604093932                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.pim_sys0.cpu.data    258957045                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu0.data     23171202                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu1.data     23210151                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu2.data     23180010                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu3.data     23207663                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu4.data     23180165                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu5.data     23165795                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu6.data     23207452                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::system.cpu7.data     23236011                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys0.pim_memory.bw_total::total   1048609426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls7.clk_domain.clock                800                       # Clock period in ticks
system.mem_ctrls7.atomic_fadd_count                 0                       # atomic fadd count
system.mem_ctrls7.atomic_min_count                  0                       # atomic min count
system.mem_ctrls7.atomic_inc_count                  0                       # atomic inc count
system.mem_ctrls7.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_read::total               256                       # Number of bytes read from this memory
system.mem_ctrls7.bytes_written::writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrls7.bytes_written::total           1792                       # Number of bytes written to this memory
system.mem_ctrls7.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_reads::total                  1                       # Number of read requests responded to by this memory
system.mem_ctrls7.num_writes::writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls7.num_writes::total                 7                       # Number of write requests responded to by this memory
system.mem_ctrls7.bw_read::system.cpu6.data           74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_read::total                   74                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::writebacks            515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_write::total                 515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls7.bw_total::writebacks            515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::system.cpu6.data           74                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.bw_total::total                 588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls7.readReqs                          1                       # Number of read requests accepted
system.mem_ctrls7.writeReqs                         7                       # Number of write requests accepted
system.mem_ctrls7.readBursts                        8                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls7.writeBursts                      56                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls7.bytesReadDRAM                   256                       # Total number of bytes read from DRAM
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls7.bytesWritten                   1536                       # Total number of bytes written to DRAM
system.mem_ctrls7.bytesReadSys                    256                       # Total read bytes from the system interface side
system.mem_ctrls7.bytesWrittenSys                1792                       # Total written bytes from the system interface side
system.mem_ctrls7.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls7.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls7.neitherReadNorWriteReqs          848                       # Number of requests that are neither read nor write
system.mem_ctrls7.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls7.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::0                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::1                7                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::3               16                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::6                1                       # Per bank write bursts
system.mem_ctrls7.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls7.totGap                 3479448953000                       # Total gap between requests
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls7.readPktSize::5                    8                       # Read request sizes (log2)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls7.writePktSize::5                  56                       # Write request sizes (log2)
system.mem_ctrls7.rdQLenPdf::0                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::37                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::38                     2                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls7.bytesPerActivate::samples            9                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::mean   199.111111                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::gmean   156.554733                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::stdev    95.703245                       # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::32-63            2     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::224-255            2     22.22%     44.44% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::256-287            5     55.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls7.bytesPerActivate::total            9                       # Bytes accessed per row activation
system.mem_ctrls7.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::mean             4                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::stdev     5.656854                       # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::0                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::8                1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls7.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls7.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::mean            24                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::24               2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls7.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls7.totQLat                      199600                       # Total ticks spent queuing
system.mem_ctrls7.totMemAccLat                 335200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls7.totBusLat                     25600                       # Total ticks spent in databus transfers
system.mem_ctrls7.avgQLat                    24950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls7.avgBusLat                   3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls7.avgMemAccLat               41900.00                       # Average memory access latency per DRAM burst
system.mem_ctrls7.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls7.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls7.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls7.peakBW                     10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls7.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls7.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls7.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls7.avgRdQLen                      8.00                       # Average read queue length when enqueuing
system.mem_ctrls7.avgWrQLen                     30.19                       # Average write queue length when enqueuing
system.mem_ctrls7.readRowHits                       7                       # Number of row buffer hits during reads
system.mem_ctrls7.writeRowHits                     40                       # Number of row buffer hits during writes
system.mem_ctrls7.readRowHitRate                87.50                       # Row buffer hit rate for reads
system.mem_ctrls7.writeRowHitRate               71.43                       # Row buffer hit rate for writes
system.mem_ctrls7.avgGap                 434931119125.00                       # Average gap between requests
system.mem_ctrls7.pageHitRate                   73.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls7.memoryStateTime::IDLE  3175709807175                       # Time in different power states
system.mem_ctrls7.memoryStateTime::REF   305922567600                       # Time in different power states
system.mem_ctrls7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT        1491403                       # Time in different power states
system.mem_ctrls7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls7.actEnergy::0           1848873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::1           1997654.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::2                1865808                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.actEnergy::3                1781136                       # Energy for activate commands per rank (pJ)
system.mem_ctrls7.preEnergy::0                1247256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::1                1347624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::2                1258680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.preEnergy::3                1201560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls7.readEnergy::0          7054694.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::1          7766054.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::2          7142054.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.readEnergy::3          6802598.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls7.writeEnergy::0         3191685.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::1         3287900.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::2         3098787.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.writeEnergy::3         3026211.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::0       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::1       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::2       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.refreshEnergy::3       441784416441.599976                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls7.actBackEnergy::0       128275244962.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::1       128277323720.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::2       128276641854.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls7.actBackEnergy::3       128275508931.840012                       # Energy for active background per rank (pJ)
system.mem_ctrls7.preBackEnergy::0       1426124474208.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::1       1426122650736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::2       1426123248864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.preBackEnergy::3       1426124242656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls7.totalEnergy::0         1996197478121.280273                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::1         1996198790131.200195                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::2         1996197672490.560059                       # Total energy per rank (pJ)
system.mem_ctrls7.totalEnergy::3         1996196979535.680176                       # Total energy per rank (pJ)
system.mem_ctrls7.averagePower::0           77.842337                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::1           77.842388                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::2           77.842345                       # Core power per rank (mW)
system.mem_ctrls7.averagePower::3           77.842318                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq           323012807                       # Transaction distribution
system.membus.trans_dist::ReadResp          323012807                       # Transaction distribution
system.membus.trans_dist::WriteReq              15399                       # Transaction distribution
system.membus.trans_dist::WriteResp             15399                       # Transaction distribution
system.membus.trans_dist::Writeback                64                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7853                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1132                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3586                       # Transaction distribution
system.membus.trans_dist::ReadExReq               822                       # Transaction distribution
system.membus.trans_dist::ReadExResp               12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        18168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave    646051713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    646069881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              646069881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        36336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave    646070163                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    646106499                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               646106499                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq 161506403500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp 323013055000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq     15399000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      7699500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback      1056000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq      3928496                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       566000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp      1793000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       459393                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp       198000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq     14781567                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp     28758756                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq         1507                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp         1937                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback            5                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           33                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           21                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           36                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq        20499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       345470                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        19000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp         5000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                      14783133                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                     28760730                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                 323019106                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                     14782369                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                 20499                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                323019106                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                    28760174                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime               149000                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime               20499                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime             369470                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             6209                       # Total snoops (count)
system.membus.snoop_fanout::samples              9887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    9887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9887                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             5941000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                9084                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy        161518716500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               4.6                       # Layer utilization (%)
system.membus.reqLayer5.succeeded           323022784                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy       323022745500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.3                       # Layer utilization (%)
system.membus.respLayer3.succeeded          323031804                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq          323006521                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp         323006521                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq             12601                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp            12601                       # Transaction distribution
system.smcxbar.trans_dist::Writeback               64                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq            2752                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq           834                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp           3586                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq               12                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp              12                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls0.port          195                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls1.port          177                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls2.port          346                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls3.port           10                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls4.port          376                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls5.port           27                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls6.port          244                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls7.port          456                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys0.s2p.slave    161509542                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total    161511373                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls0.port          180                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls1.port          174                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls2.port          365                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls3.port           14                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls4.port          410                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls5.port           32                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls6.port          247                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls7.port          419                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys0.s2p.slave    161509536                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total    161511377                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls0.port          197                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls1.port          165                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls2.port          362                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls3.port            8                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls4.port          399                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls5.port           20                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls6.port          257                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls7.port          428                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys0.s2p.slave    161509540                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total    161511376                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls0.port          207                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls1.port          176                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls2.port          341                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls3.port            9                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls4.port          393                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls5.port           16                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls6.port          240                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls7.port          402                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys0.s2p.slave    161509594                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total    161511378                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total             646045504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls0.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls1.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls2.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls3.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls4.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls5.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls6.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls7.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys0.s2p.slave    161511736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total    161517624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls1.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls2.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls3.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls4.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls5.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls6.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls7.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys0.s2p.slave    161511629                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total    161517773                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls0.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls1.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls3.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls4.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls5.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls6.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls7.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys0.s2p.slave    161511626                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total    161518026                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls0.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls1.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls2.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls3.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls4.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls5.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls6.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls7.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys0.s2p.slave    161511620                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total    161516740                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total              646070163                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq 352394498893                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp 798241534850                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq     25898600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp     18351500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback       601600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq      3833200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq      1156800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp      5062414                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq        16400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp       118615                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq     29126811                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            7                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq         1465                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           49                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq           27                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq   3718329098                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp         3000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq       183600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        22600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq        18800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                     29128353                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           7                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                323019106                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                    29128276                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime           3718512698                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess               323019106                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          7                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                3000                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime         3718554498                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime              3000                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy             606200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded                393                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy             536600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded                349                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy            1049800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded                711                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy              89600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded                 24                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy            1174200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded                793                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy             178800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded                 54                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy             750400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded                498                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy            1244800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded                856                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy       352420375093                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization             10.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded          323019106                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.succeeded                  0                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy      199566477648                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             5.7                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded          80755677                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy      199566987811                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             5.7                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded          80755681                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy      199563315199                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             5.7                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded          80755680                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy      199568286721                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             5.7                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded          80755682                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq    323006521                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp    323006521                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq        12601                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp        12601                       # Transaction distribution
system.smccontroller.trans_dist::Writeback           64                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq         2752                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq          834                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp         3586                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq           12                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp           12                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave    161511373                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave    161511377                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave    161511376                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave    161511378                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total    646045504                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave    161517624                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave    161517773                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave    161518026                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave    161516740                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total    646070163                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq 258405216800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp 290705918500                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq     11340900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp     10080800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback       256000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq      2201600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq       667200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp      2868800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq         9600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp        48000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           86                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            6                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp        63165                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp         4100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp          600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                    93                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess          323019106                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess         323019106                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                   82                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime         61265                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime        67865                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy  64604938000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded     80755696                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy  64604921200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          1.9                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded     80755696                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy  64604917500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          1.9                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded     80755696                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy  64604915400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          1.9                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded     80755696                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy 290718916100                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          8.4                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded    323022720                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq          323209482                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         323209389                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           93                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             15399                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            15399                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             8486                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7997                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1233                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9230                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7606                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        50286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80686540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        38152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     80821236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        37034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     80714184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        37094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     80818864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        37046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     80717012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        37338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side     80665530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        38536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side     80813585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side           40                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        37954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side     80907836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             646458343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      6436608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     81485634                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4883456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     81689552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4740352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     81192200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4748032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     82630456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      4741888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     81524590                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      4779264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     81245138                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side           16                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      4932608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     81986346                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           16                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side           80                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      4858112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     81452487                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              693326955                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq 161605008414                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp 328691455689                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq     15399000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      7699500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    275805479                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq      4010968                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       637458                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp      1939427                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq          500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq      4071406                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     45521944                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq     14006020                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         3569                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq         1803                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          566                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq          456                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          134                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           18                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          384                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp            6                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   7425231449                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     56185932                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq     22746445                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     12670498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq      5260494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      2402497                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       140000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2943457                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        95000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                     14009498                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        3593                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                323019106                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                    13982883                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime           7051355989                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess               323019106                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         7471254840                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          56420932                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           33579                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           222014                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                222014    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             222014                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       161904994725                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded          323250204                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         817413889                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             25143                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       40472653244                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded          40344179                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         620156018                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             19076                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       40598036176                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded          40412313                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        601999437                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            18517                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      40529601207                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded         40359221                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        602984953                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            18547                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      40683461119                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded         40410501                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        602201936                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            18523                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      40565533089                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded         40360473                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        606957905                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded            18669                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      40520832133                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded         40334886                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy             4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy        626411994                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded            19268                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy      40619292685                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded         40408163                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy             4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy            20000                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded               20                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy        616895142                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded            18977                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy      40580937561                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded         40455204                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                8                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy            16000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded               16                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys0.itlb.tlb_access             525808498                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.itlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys0.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys0.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.dtlb.tlb_access             299838766                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_dyn_access          74425278                       # Number of TLB accesses
system.pim_sys0.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys0.dtlb.tlb_hit_rate              100.00                       # TLB hit rate
system.pim_sys0.dtlb.tlb_dyn_hit_rate          100.00                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys0.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys0.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys0.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys0.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys0.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys0.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys0.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys0.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys0.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys0.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys0.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys0.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys0.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys0.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys0.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys0.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys0.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys0.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys0.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys0.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys0.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys0.cpu.itb.hits                        0                       # DTB hits
system.pim_sys0.cpu.itb.misses                      0                       # DTB misses
system.pim_sys0.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys0.cpu.numCycles              6963268065                       # number of cpu cycles simulated
system.pim_sys0.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys0.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys0.cpu.committedInsts          376333990                       # Number of instructions committed
system.pim_sys0.cpu.committedOps            376373252                       # Number of ops (including micro ops) committed
system.pim_sys0.cpu.num_int_alu_accesses    338553123                       # Number of integer alu accesses
system.pim_sys0.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys0.cpu.num_func_calls              23506                       # number of times a function call or return occured
system.pim_sys0.cpu.num_conditional_control_insts     37803786                       # number of instructions that are conditional controls
system.pim_sys0.cpu.num_int_insts           338553123                       # number of integer instructions
system.pim_sys0.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys0.cpu.num_int_register_reads    750797279                       # number of times the integer registers were read
system.pim_sys0.cpu.num_int_register_writes    225642723                       # number of times the integer registers were written
system.pim_sys0.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys0.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys0.cpu.num_cc_register_reads   1803327837                       # number of times the CC registers were read
system.pim_sys0.cpu.num_cc_register_writes    115376693                       # number of times the CC registers were written
system.pim_sys0.cpu.num_mem_refs            299838767                       # number of memory refs
system.pim_sys0.cpu.num_load_insts          224736028                       # Number of load instructions
system.pim_sys0.cpu.num_store_insts          75102739                       # Number of store instructions
system.pim_sys0.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys0.cpu.num_busy_cycles        6963268065                       # Number of busy cycles
system.pim_sys0.cpu.not_idle_fraction               1                       # Percentage of non-idle cycles
system.pim_sys0.cpu.idle_fraction                   0                       # Percentage of idle cycles
system.pim_sys0.cpu.Branches                 37843635                       # Number of branches fetched
system.pim_sys0.cpu.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntAlu         76534485     20.33%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntMult               0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::IntDiv                0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatAdd              0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCmp              0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatCvt              0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatMult             0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatDiv              0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::FloatSqrt             0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAdd               0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAddAcc            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdAlu               0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCmp               0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdCvt               0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMisc              0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMult              0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdMultAcc            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShift             0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdShiftAcc            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdSqrt              0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAdd            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatAlu            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCmp            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatCvt            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatDiv            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMisc            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMult            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatMultAcc            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::SimdFloatSqrt            0      0.00%     20.33% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemRead       224736028     59.71%     80.05% # Class of executed instruction
system.pim_sys0.cpu.op_class::MemWrite       75102739     19.95%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.pim_sys0.cpu.op_class::total         376373252                       # Class of executed instruction
system.pim_sys0.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys0.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys0.Smon.readBurstLengthHist::samples     74424839                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::4     74424839    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBurstLengthHist::total     74424839                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::samples          439                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::mean            4                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::gmean     4.000000                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::0            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::1            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::2            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::4          439    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::5            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::6            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::7            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::8            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::9            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::10            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::11            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::12            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::13            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::14            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::15            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::16            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::17            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::18            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::19            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.writeBurstLengthHist::total          439                       # Histogram of burst lengths of transmitted packets
system.pim_sys0.Smon.readBandwidthHist::samples       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::mean 85505741.850800                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::gmean 85400869.412257                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::stdev 2685294.564422                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::0-8.38861e+06           63      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::8.38861e+06-1.67772e+07          111      0.03%      0.05% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.67772e+07-2.51658e+07          112      0.03%      0.08% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::2.51658e+07-3.35544e+07           94      0.03%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::3.35544e+07-4.1943e+07          108      0.03%      0.14% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::4.1943e+07-5.03316e+07          106      0.03%      0.17% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::5.03316e+07-5.87203e+07           99      0.03%      0.20% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::5.87203e+07-6.71089e+07           94      0.03%      0.23% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::6.71089e+07-7.54975e+07          115      0.03%      0.26% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::7.54975e+07-8.38861e+07          592      0.17%      0.43% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::8.38861e+07-9.22747e+07       346669     99.57%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.readBandwidthHist::total       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys0.Smon.averageReadBandwidth 85505642.804015      0.00%      0.00% # Average read bandwidth (bytes/s)
system.pim_sys0.Smon.totalReadBytes         297699356                       # Number of bytes read
system.pim_sys0.Smon.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::mean   504.361463                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::stdev 21313.063702                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::0-65535       347962     99.94%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::65536-131071            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::131072-196607            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::196608-262143            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::262144-327679            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::327680-393215            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::393216-458751            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::458752-524287            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::524288-589823            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::589824-655359            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::655360-720895            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::720896-786431            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::786432-851967          164      0.05%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::851968-917503            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::917504-983039            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::983040-1.04858e+06            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.04858e+06-1.11411e+06            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.11411e+06-1.17965e+06            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.17965e+06-1.24518e+06           37      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.writeBandwidthHist::total       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys0.Smon.averageWriteBandwidth   504.360879      0.00%      0.00% # Average write bandwidth (bytes/s)
system.pim_sys0.Smon.totalWrittenBytes           1756                       # Number of bytes written
system.pim_sys0.Smon.readLatencyHist::samples     74424839                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::mean 39588.825466                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::gmean 35497.520941                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::stdev 23252.500047                       # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::0-16383         8464      0.01%      0.01% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::16384-32767     34710137     46.64%     46.65% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::32768-49151     18563506     24.94%     71.59% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::49152-65535     17531908     23.56%     95.15% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::65536-81919           58      0.00%     95.15% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::81920-98303          112      0.00%     95.15% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::98304-114687          160      0.00%     95.15% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::114688-131071      2176547      2.92%     98.07% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::131072-147455      1433937      1.93%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::147456-163839            1      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::163840-180223            3      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::180224-196607            3      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::196608-212991            2      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::212992-229375            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::245760-262143            1      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.pim_sys0.Smon.readLatencyHist::total     74424839                       # Read request-response latency
system.pim_sys0.Smon.writeLatencyHist::samples          439                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::mean         4500                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::gmean  4500.000000                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::stdev            0                       # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::0-255            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::256-511            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::512-767            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::768-1023            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1024-1279            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1280-1535            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1536-1791            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::1792-2047            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2048-2303            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2304-2559            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2560-2815            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::2816-3071            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3072-3327            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3328-3583            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3584-3839            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::3840-4095            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4096-4351            0      0.00%      0.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4352-4607          439    100.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4608-4863            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::4864-5119            0      0.00%    100.00% # Write request-response latency
system.pim_sys0.Smon.writeLatencyHist::total          439                       # Write request-response latency
system.pim_sys0.Smon.ittReadRead::samples     74424839                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::mean   46780.479760                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::stdev  35306.469678                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::underflows            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::1-5000            0      0.00%      0.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::5001-10000         7200      0.01%      0.01% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::10001-15000            0      0.00%      0.01% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::15001-20000         1078      0.00%      0.01% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::20001-25000            0      0.00%      0.01% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::25001-30000     34698589     46.62%     46.63% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::30001-35000            0      0.00%     46.63% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::35001-40000         7643      0.01%     46.64% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::40001-45000           13      0.00%     46.64% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::45001-50000     18071210     24.28%     70.92% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::50001-55000       491716      0.66%     71.59% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::55001-60000          109      0.00%     71.59% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::60001-65000     17531783     23.56%     95.14% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::65001-70000          127      0.00%     95.14% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::70001-75000          459      0.00%     95.14% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::75001-80000          184      0.00%     95.14% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::80001-85000          135      0.00%     95.14% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::85001-90000           20      0.00%     95.14% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::90001-95000           25      0.00%     95.14% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::95001-100000          487      0.00%     95.14% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::overflows      3614061      4.86%    100.00% # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::min_value         7500                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::max_value      9644000                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittReadRead::total      74424839                       # Read-to-read inter transaction time
system.pim_sys0.Smon.ittWriteWrite::samples          439                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::mean 7891898412.300683                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::stdev 15276575613.667810                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::1-5000            0      0.00%      0.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::5001-10000           74     16.86%     16.86% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::10001-15000            0      0.00%     16.86% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::15001-20000          158     35.99%     52.85% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::20001-25000            6      1.37%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::25001-30000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::30001-35000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::35001-40000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::40001-45000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::45001-50000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::50001-55000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::55001-60000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::60001-65000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::65001-70000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::70001-75000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::75001-80000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::80001-85000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::85001-90000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::90001-95000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::95001-100000            0      0.00%     54.21% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::overflows          201     45.79%    100.00% # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::min_value         7000                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::max_value 122738456500                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittWriteWrite::total          439                       # Write-to-write inter transaction time
system.pim_sys0.Smon.ittReqReq::samples      74425278                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::mean     46780.203824                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::stdev    35305.489944                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::underflows            0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::1-5000              0      0.00%      0.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::5001-10000         7274      0.01%      0.01% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::10001-15000          145      0.00%      0.01% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::15001-20000         1255      0.00%      0.01% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::20001-25000            6      0.00%      0.01% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::25001-30000     34698784     46.62%     46.63% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::30001-35000            0      0.00%     46.63% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::35001-40000         7643      0.01%     46.64% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::40001-45000           13      0.00%     46.64% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::45001-50000     18071210     24.28%     70.93% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::50001-55000       491716      0.66%     71.59% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::55001-60000          109      0.00%     71.59% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::60001-65000     17531624     23.56%     95.14% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::65001-70000          127      0.00%     95.14% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::70001-75000          460      0.00%     95.14% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::75001-80000          184      0.00%     95.14% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::80001-85000          166      0.00%     95.14% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::85001-90000           20      0.00%     95.14% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::90001-95000           25      0.00%     95.14% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::95001-100000          487      0.00%     95.14% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::overflows      3614030      4.86%    100.00% # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::min_value         7000                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::max_value      9644000                       # Request-to-request inter transaction time
system.pim_sys0.Smon.ittReqReq::total        74425278                       # Request-to-request inter transaction time
system.pim_sys0.Smon.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::mean     0.846443                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::stdev     0.360524                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::0        53463     15.36%     15.36% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::1       294700     84.64%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys0.Smon.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.pim_sys0.Smon.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::0       348163    100.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys0.Smon.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.pim_sys0.Smon.readTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::mean   213.764355                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::gmean   213.501952                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::stdev     6.716713                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::0-15           40      0.01%      0.01% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::16-31           83      0.02%      0.04% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::32-47           89      0.03%      0.06% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::48-63           78      0.02%      0.08% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::64-79           76      0.02%      0.11% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::80-95           77      0.02%      0.13% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::96-111           80      0.02%      0.15% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::112-127           75      0.02%      0.17% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::128-143           83      0.02%      0.20% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::144-159           70      0.02%      0.22% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::160-175           79      0.02%      0.24% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::176-191           91      0.03%      0.26% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::192-207           85      0.02%      0.29% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::208-223       347157     99.71%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::224-239            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::240-255            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::256-271            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::272-287            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::288-303            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::304-319            0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.readTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::mean     0.001261                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::stdev     0.053283                       # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::0         347962     99.94%     99.94% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::1              0      0.00%     99.94% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::2            164      0.05%     99.99% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::3             37      0.01%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys0.Smon.writeTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys0.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys0.pimbus.trans_dist::ReadReq   1073551031                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::ReadResp   1073551030                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteReq     75115340                       # Transaction distribution
system.pim_sys0.pimbus.trans_dist::WriteResp     75115340                       # Transaction distribution
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave    148850556                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port    450826978                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.dtlb-master::total    599677534                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port   1051616995                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.itlb-master::total   1051616995                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port    646038212                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count_system.pim_sys0.s2p.master::total    646038212                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_count::total    2297332741                       # Packet count per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.Smon-slave    297701112                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::system.pim_sys0.pim_memory.port    901593662                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.dtlb-master::total   1199294774                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::system.pim_sys0.pim_memory.port   2103233988                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.itlb-master::total   2103233988                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::system.pim_sys0.pim_memory.port    646046611                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size_system.pim_sys0.s2p.master::total    646046611                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.pkt_size::total     3948575373                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadReq 536775515500                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadResp 1191702237800                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteReq  75115340000                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteResp  45489852400                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys0.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadReq    384642820                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadResp    394727903                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteReq     39096946                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteResp     35453059                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadReq  67152739500                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadResp 184557967000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteReq    935631000                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteResp   7090629800                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys0.pimbus.failedReq            423739766                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys0.pimbus.failedResp           430180962                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys0.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys0.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys0.pimbus.pimReqSuccess        323019106                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys0.pimbus.pimReqFail            24320911                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys0.pimbus.pimReqDelayedTime  13720808500                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys0.pimbus.pimRespSuccess       323019106                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys0.pimbus.pimRespFail           27036815                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys0.pimbus.pimRespDelayedTime   5758272900                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys0.pimbus.totalReqDelayedTime  68088370500                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys0.pimbus.totalRespDelayedTime 191648596800                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys0.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer1.occupancy  37212858500                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer1.utilization          1.1                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer1.succeeded     74425278                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.reqLayer2.occupancy 574677997000                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.reqLayer2.utilization         16.5                       # Layer utilization (%)
system.pim_sys0.pimbus.reqLayer2.succeeded   1074241093                       # # of times layer succeeds timing
system.pim_sys0.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer1.occupancy 300188024900                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer1.utilization          8.6                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer1.succeeded    299838767                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer2.occupancy 557448363200                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer2.utilization         16.0                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer2.succeeded    525808497                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys0.pimbus.respLayer4.occupancy 379555702100                       # Layer occupancy (ticks)
system.pim_sys0.pimbus.respLayer4.utilization         10.9                       # Layer utilization (%)
system.pim_sys0.pimbus.respLayer4.succeeded    323019106                       # # of times layer succeeds timing
system.pim_sys0.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys1.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys1.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys1.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys1.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys1.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys1.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys1.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys1.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys1.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys1.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys1.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys1.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys1.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys1.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys1.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys1.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys1.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys1.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys1.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys1.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys1.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys1.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys1.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys1.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys1.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys1.cpu.itb.hits                        0                       # DTB hits
system.pim_sys1.cpu.itb.misses                      0                       # DTB misses
system.pim_sys1.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys1.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys1.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys1.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys1.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys1.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys1.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys1.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys1.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys1.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys1.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys1.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys1.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys1.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys1.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys1.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys1.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys1.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys1.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys1.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys1.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys1.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys1.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys1.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys1.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys1.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys1.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys1.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys1.Smon.readBandwidthHist::samples       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::0       348163    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.readBandwidthHist::total       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys1.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys1.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys1.Smon.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::0       348163    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.writeBandwidthHist::total       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys1.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys1.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys1.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys1.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys1.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys1.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys1.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys1.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys1.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys1.Smon.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::0       348163    100.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys1.Smon.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.pim_sys1.Smon.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::0       348163    100.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys1.Smon.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.pim_sys1.Smon.readTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::0          348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.readTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::0         348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys1.Smon.writeTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys1.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys1.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys1.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys1.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys1.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys1.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys1.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys1.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys1.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys1.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys1.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys1.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys1.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys1.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys1.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys1.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys1.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys2.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys2.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys2.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys2.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys2.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys2.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys2.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys2.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys2.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys2.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys2.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys2.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys2.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys2.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys2.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys2.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys2.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys2.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys2.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys2.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys2.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys2.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys2.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys2.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys2.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys2.cpu.itb.hits                        0                       # DTB hits
system.pim_sys2.cpu.itb.misses                      0                       # DTB misses
system.pim_sys2.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys2.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys2.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys2.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys2.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys2.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys2.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys2.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys2.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys2.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys2.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys2.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys2.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys2.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys2.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys2.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys2.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys2.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys2.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys2.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys2.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys2.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys2.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys2.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys2.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys2.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys2.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys2.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys2.Smon.readBandwidthHist::samples       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::0       348163    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.readBandwidthHist::total       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys2.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys2.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys2.Smon.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::0       348163    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.writeBandwidthHist::total       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys2.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys2.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys2.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys2.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys2.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys2.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys2.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys2.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys2.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys2.Smon.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::0       348163    100.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys2.Smon.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.pim_sys2.Smon.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::0       348163    100.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys2.Smon.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.pim_sys2.Smon.readTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::0          348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.readTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::0         348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys2.Smon.writeTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys2.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys2.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys2.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys2.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys2.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys2.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys2.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys2.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys2.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys2.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys2.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys2.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys2.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys2.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys2.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys2.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys2.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys3.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys3.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys3.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys3.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys3.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys3.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys3.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys3.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys3.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys3.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys3.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys3.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys3.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys3.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys3.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys3.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys3.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys3.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys3.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys3.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys3.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys3.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys3.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys3.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys3.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys3.cpu.itb.hits                        0                       # DTB hits
system.pim_sys3.cpu.itb.misses                      0                       # DTB misses
system.pim_sys3.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys3.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys3.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys3.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys3.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys3.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys3.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys3.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys3.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys3.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys3.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys3.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys3.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys3.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys3.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys3.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys3.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys3.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys3.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys3.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys3.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys3.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys3.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys3.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys3.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys3.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys3.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys3.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys3.Smon.readBandwidthHist::samples       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::0       348163    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.readBandwidthHist::total       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys3.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys3.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys3.Smon.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::0       348163    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.writeBandwidthHist::total       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys3.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys3.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys3.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys3.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys3.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys3.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys3.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys3.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys3.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys3.Smon.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::0       348163    100.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys3.Smon.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.pim_sys3.Smon.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::0       348163    100.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys3.Smon.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.pim_sys3.Smon.readTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::0          348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.readTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::0         348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys3.Smon.writeTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys3.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys3.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys3.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys3.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys3.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys3.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys3.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys3.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys3.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys3.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys3.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys3.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys3.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys3.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys3.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys3.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys3.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys4.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys4.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys4.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys4.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys4.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys4.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys4.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys4.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys4.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys4.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys4.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys4.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys4.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys4.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys4.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys4.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys4.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys4.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys4.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys4.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys4.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys4.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys4.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys4.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys4.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys4.cpu.itb.hits                        0                       # DTB hits
system.pim_sys4.cpu.itb.misses                      0                       # DTB misses
system.pim_sys4.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys4.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys4.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys4.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys4.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys4.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys4.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys4.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys4.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys4.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys4.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys4.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys4.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys4.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys4.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys4.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys4.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys4.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys4.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys4.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys4.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys4.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys4.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys4.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys4.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys4.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys4.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys4.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys4.Smon.readBandwidthHist::samples       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::0       348163    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.readBandwidthHist::total       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys4.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys4.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys4.Smon.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::0       348163    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.writeBandwidthHist::total       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys4.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys4.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys4.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys4.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys4.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys4.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys4.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys4.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys4.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys4.Smon.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::0       348163    100.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys4.Smon.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.pim_sys4.Smon.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::0       348163    100.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys4.Smon.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.pim_sys4.Smon.readTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::0          348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.readTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::0         348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys4.Smon.writeTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys4.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys4.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys4.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys4.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys4.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys4.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys4.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys4.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys4.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys4.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys4.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys4.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys4.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys4.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys4.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys4.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys4.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys5.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys5.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys5.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys5.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys5.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys5.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys5.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys5.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys5.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys5.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys5.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys5.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys5.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys5.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys5.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys5.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys5.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys5.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys5.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys5.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys5.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys5.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys5.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys5.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys5.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys5.cpu.itb.hits                        0                       # DTB hits
system.pim_sys5.cpu.itb.misses                      0                       # DTB misses
system.pim_sys5.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys5.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys5.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys5.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys5.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys5.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys5.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys5.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys5.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys5.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys5.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys5.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys5.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys5.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys5.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys5.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys5.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys5.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys5.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys5.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys5.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys5.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys5.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys5.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys5.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys5.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys5.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys5.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys5.Smon.readBandwidthHist::samples       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::0       348163    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.readBandwidthHist::total       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys5.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys5.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys5.Smon.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::0       348163    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.writeBandwidthHist::total       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys5.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys5.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys5.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys5.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys5.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys5.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys5.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys5.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys5.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys5.Smon.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::0       348163    100.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys5.Smon.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.pim_sys5.Smon.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::0       348163    100.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys5.Smon.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.pim_sys5.Smon.readTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::0          348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.readTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::0         348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys5.Smon.writeTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys5.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys5.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys5.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys5.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys5.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys5.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys5.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys5.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys5.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys5.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys5.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys5.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys5.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys5.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys5.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys5.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys5.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys6.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys6.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys6.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys6.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys6.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys6.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys6.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys6.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys6.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys6.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys6.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys6.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys6.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys6.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys6.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys6.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys6.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys6.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys6.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys6.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys6.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys6.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys6.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys6.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys6.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys6.cpu.itb.hits                        0                       # DTB hits
system.pim_sys6.cpu.itb.misses                      0                       # DTB misses
system.pim_sys6.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys6.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys6.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys6.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys6.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys6.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys6.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys6.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys6.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys6.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys6.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys6.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys6.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys6.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys6.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys6.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys6.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys6.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys6.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys6.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys6.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys6.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys6.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys6.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys6.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys6.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys6.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys6.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys6.Smon.readBandwidthHist::samples       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::0       348163    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.readBandwidthHist::total       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys6.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys6.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys6.Smon.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::0       348163    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.writeBandwidthHist::total       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys6.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys6.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys6.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys6.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys6.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys6.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys6.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys6.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys6.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys6.Smon.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::0       348163    100.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys6.Smon.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.pim_sys6.Smon.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::0       348163    100.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys6.Smon.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.pim_sys6.Smon.readTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::0          348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.readTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::0         348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys6.Smon.writeTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys6.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys6.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys6.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys6.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys6.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys6.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys6.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys6.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys6.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys6.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys6.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys6.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys6.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys6.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys6.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys6.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys6.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.pim_sys7.itlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.itlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.itlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.itlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.stlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.stlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.stlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.stlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.dtlb.tlb_access                     0                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_dyn_access                 0                       # Number of TLB accesses
system.pim_sys7.dtlb.tlb_miss                       0                       # Number of TLB misses
system.pim_sys7.dtlb.tlb_hit_rate                 0                       # TLB hit rate
system.pim_sys7.dtlb.tlb_dyn_hit_rate             0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.dtb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.dtb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.dtb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.dtb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.dtb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.dtb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.dtb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.dtb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.dtb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.dtb.hits                        0                       # DTB hits
system.pim_sys7.cpu.dtb.misses                      0                       # DTB misses
system.pim_sys7.cpu.dtb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys7.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys7.cpu.itb.inst_hits                   0                       # ITB inst hits
system.pim_sys7.cpu.itb.inst_misses                 0                       # ITB inst misses
system.pim_sys7.cpu.itb.read_hits                   0                       # DTB read hits
system.pim_sys7.cpu.itb.read_misses                 0                       # DTB read misses
system.pim_sys7.cpu.itb.write_hits                  0                       # DTB write hits
system.pim_sys7.cpu.itb.write_misses                0                       # DTB write misses
system.pim_sys7.cpu.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.pim_sys7.cpu.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.pim_sys7.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys7.cpu.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.pim_sys7.cpu.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.pim_sys7.cpu.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.pim_sys7.cpu.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.pim_sys7.cpu.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.pim_sys7.cpu.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.pim_sys7.cpu.itb.read_accesses               0                       # DTB read accesses
system.pim_sys7.cpu.itb.write_accesses              0                       # DTB write accesses
system.pim_sys7.cpu.itb.inst_accesses               0                       # ITB inst accesses
system.pim_sys7.cpu.itb.hits                        0                       # DTB hits
system.pim_sys7.cpu.itb.misses                      0                       # DTB misses
system.pim_sys7.cpu.itb.accesses                    0                       # DTB accesses
system.pim_sys7.cpu.numCycles                       0                       # number of cpu cycles simulated
system.pim_sys7.cpu.numWorkItemsStarted             0                       # number of work items this cpu started
system.pim_sys7.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys7.cpu.committedInsts                  0                       # Number of instructions committed
system.pim_sys7.cpu.committedOps                    0                       # Number of ops (including micro ops) committed
system.pim_sys7.cpu.num_int_alu_accesses            0                       # Number of integer alu accesses
system.pim_sys7.cpu.num_fp_alu_accesses             0                       # Number of float alu accesses
system.pim_sys7.cpu.num_func_calls                  0                       # number of times a function call or return occured
system.pim_sys7.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys7.cpu.num_int_insts                   0                       # number of integer instructions
system.pim_sys7.cpu.num_fp_insts                    0                       # number of float instructions
system.pim_sys7.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys7.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys7.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys7.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys7.cpu.num_mem_refs                    0                       # number of memory refs
system.pim_sys7.cpu.num_load_insts                  0                       # Number of load instructions
system.pim_sys7.cpu.num_store_insts                 0                       # Number of store instructions
system.pim_sys7.cpu.num_idle_cycles                 0                       # Number of idle cycles
system.pim_sys7.cpu.num_busy_cycles                 0                       # Number of busy cycles
system.pim_sys7.cpu.not_idle_fraction               0                       # Percentage of non-idle cycles
system.pim_sys7.cpu.idle_fraction                   1                       # Percentage of idle cycles
system.pim_sys7.cpu.op_class::No_OpClass            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IntAlu                0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IntMult               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IntDiv                0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatAdd              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCmp              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatCvt              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatMult             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatDiv              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::FloatSqrt             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAdd               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAddAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdAlu               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCmp               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdCvt               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMisc              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMult              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShift             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdSqrt              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::MemRead               0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::MemWrite              0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::IprAccess             0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys7.cpu.op_class::total                 0                       # Class of executed instruction
system.pim_sys7.cpu.kern.inst.arm                   0                       # number of arm instructions executed
system.pim_sys7.cpu.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.pim_sys7.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys7.Smon.readBandwidthHist::samples       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::0       348163    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.readBandwidthHist::total       348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys7.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys7.Smon.totalReadBytes                 0                       # Number of bytes read
system.pim_sys7.Smon.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::0       348163    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.writeBandwidthHist::total       348163                       # Histogram of write bandwidth (bytes/s)
system.pim_sys7.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys7.Smon.totalWrittenBytes              0                       # Number of bytes written
system.pim_sys7.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::0             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::1             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::2             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::3             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::4             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::5             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::6             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::7             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::8             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::9             0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::10            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::11            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::12            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::13            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::14            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::15            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::16            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::17            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::18            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::19            0                       # Read request-response latency
system.pim_sys7.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys7.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::0            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::1            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::2            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::3            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::4            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::5            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::6            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::7            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::8            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::9            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys7.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys7.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::mean            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::stdev           0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::1-5000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittReadRead::total             0                       # Read-to-read inter transaction time
system.pim_sys7.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::mean          0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys7.Smon.ittReqReq::samples             0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::mean              0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::stdev             0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::1-5000              0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.ittReqReq::total               0                       # Request-to-request inter transaction time
system.pim_sys7.Smon.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::0       348163    100.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys7.Smon.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.pim_sys7.Smon.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::0       348163    100.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys7.Smon.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.pim_sys7.Smon.readTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::0          348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.readTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::samples       348163                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::0         348163    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::1              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::2              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::3              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::4              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::5              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::6              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::7              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::8              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::9              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::10             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::11             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::12             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::13             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::14             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::15             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::16             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::17             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::18             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::19             0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys7.Smon.writeTransHist::total       348163                       # Histogram of read transactions per sample period
system.pim_sys7.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys7.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys7.pimbus.failedReq                    0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys7.pimbus.failedResp                   0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys7.pimbus.reqForwardingFail            0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys7.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys7.pimbus.pimReqSuccess                0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys7.pimbus.pimReqFail                   0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys7.pimbus.pimReqDelayedTime            0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys7.pimbus.pimRespSuccess               0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys7.pimbus.pimRespFail                  0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys7.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys7.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys7.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys7.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer0.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer1.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.reqLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.reqLayer2.failed             0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer0.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer1.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer2.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer3.failed            0                       # # of times layer fails timing
system.pim_sys7.pimbus.respLayer4.succeeded            0                       # # of times layer succeeds timing
system.pim_sys7.pimbus.respLayer4.failed            0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                        86                       # number of replacements
system.l2.tags.tagsinuse                  7963.340429                       # Cycle average of tags in use
system.l2.tags.total_refs                        9145                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        86                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    106.337209                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5408.842579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst   285.017081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   117.998898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst           77                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data           68                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst   129.985792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data           50                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst           10                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data    17.000633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst           20                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data    19.487971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data    36.103559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst            8                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data    36.013772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   489.011342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data  1134.878800                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.660259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.034792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.014404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.009399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.008301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.015867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.006104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.002075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.002441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.002379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.005859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.004407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.itb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.004396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.059694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.138535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972087                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7991                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7854                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.975464                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1510013                       # Number of tag accesses
system.l2.tags.data_accesses                  1510013                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.inst        25143                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         2108                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        19076                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         1819                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        18516                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         1589                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        18547                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         4484                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        18523                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data         2282                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst        18669                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data         1727                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker           20                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst        19268                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data         2462                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker           16                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            8                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst        18976                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data         1455                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  174702                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8486                       # number of Writeback hits
system.l2.Writeback_hits::total                  8486                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  174                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                101                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          503                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           30                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1358                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.inst         25143                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          2181                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         19076                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          2322                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         18516                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          1627                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         18547                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          4514                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         18523                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data          2388                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst         18669                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data          1830                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker           20                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst         19268                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data          2914                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker           16                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst         18976                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data          1508                       # number of demand (read+write) hits
system.l2.demand_hits::total                   176060                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.inst        25143                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         2181                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        19076                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         2322                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        18516                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         1627                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        18547                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         4514                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        18523                       # number of overall hits
system.l2.overall_hits::system.cpu4.data         2388                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst        18669                       # number of overall hits
system.l2.overall_hits::system.cpu5.data         1830                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker           20                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst        19268                       # number of overall hits
system.l2.overall_hits::system.cpu6.data         2914                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker           16                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            8                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst        18976                       # number of overall hits
system.l2.overall_hits::system.cpu7.data         1508                       # number of overall hits
system.l2.overall_hits::total                  176060                       # number of overall hits
system.l2.ReadReq_misses::system.cpu2.inst            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data            9                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data            2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                    16                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data         1320                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          178                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data          202                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data          227                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data          196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data          227                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data          176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data          196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2722                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data          403                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data           80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data           76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              834                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  42                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data           14                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data           17                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data           11                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data            9                       # number of demand (read+write) misses
system.l2.demand_misses::total                     58                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu1.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst            1                       # number of overall misses
system.l2.overall_misses::system.cpu3.data           14                       # number of overall misses
system.l2.overall_misses::system.cpu4.data            3                       # number of overall misses
system.l2.overall_misses::system.cpu5.data           17                       # number of overall misses
system.l2.overall_misses::system.cpu6.data           11                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.data            9                       # number of overall misses
system.l2.overall_misses::total                    58                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu2.inst       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data       249000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data      1149500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data       249000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         2020500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     43731499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       261500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       848000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       195500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       979500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data       196000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       260000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     46602499                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       847500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       783000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1695500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data        65000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data        65500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data       849500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data       372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      1183000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data       250000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       692000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3477500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.data        65000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data        65500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data       974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data       372500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data      1432000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data      1399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data       941000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          5498000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.data        65000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data        65500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data       974000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data       372500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data      1432000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data      1399500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data       941000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         5498000                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.inst        25143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         2108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        19076                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         1819                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        18517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data         1589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        18547                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         4485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        18523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data         2282                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst        18669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data         1729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker            4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst        19268                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data         2471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst        18977                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data         1457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              174718                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8486                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8486                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data         1349                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data          228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data          235                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data          227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          243                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data          197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data          217                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2896                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          419                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            935                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data           74                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1400                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.inst        25143                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         2182                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        19076                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         2323                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        18517                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data         1627                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        18547                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data         4528                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        18523                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data         2391                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst        18669                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data         1847                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst        19268                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data         2925                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst        18977                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data         1517                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               176118                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        25143                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         2182                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        19076                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         2323                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        18517                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data         1627                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        18547                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data         4528                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        18523                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data         2391                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst        18669                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data         1847                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst        19268                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data         2925                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst        18977                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data         1517                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              176118                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.000054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.000223                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.001157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.003642                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.000053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.001373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000092                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.978503                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.890000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.885965                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.965957                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.863436                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.934156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.893401                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.939917                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.961814                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.771429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.975610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.782609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.760563                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.779412                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.891979                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.013514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.001984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.302326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.027523                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.127119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.004405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.116667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.data     0.000458                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.000430                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.000054                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.003092                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.001255                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.009204                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.003761                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.000053                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.005933                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000329                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.data     0.000458                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.000430                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.000054                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.003092                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.001255                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.009204                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.003761                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.000053                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.005933                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000329                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 127722.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 126281.250000                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 33129.923485                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   733.146067                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data  1294.554455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data  3735.682819                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   997.448980                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  4314.977974                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data  1113.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  1326.530612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17120.682954                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data 10593.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data 10302.631579                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data  1203.703704                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2032.973621                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data        65000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data        65500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 65346.153846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 124166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 78866.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data       125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 98857.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82797.619048                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data        65000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data        65500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 69571.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 124166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 84235.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 127227.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 104555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94793.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data        65000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data        65500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 69571.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 124166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 84235.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 127227.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 104555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94793.103448                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   64                       # number of writebacks
system.l2.writebacks::total                        64                       # number of writebacks
system.l2.ReadReq_mshr_misses::system.cpu2.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total               16                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data         1320                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          178                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data          202                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data          227                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data          196                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data          227                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data          176                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data          196                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2722                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data          403                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data           80                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          834                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             42                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                58                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               58                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data      1050500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      1844500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data     71589994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data      9658998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data     10961997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data     12320499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data     10635496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data     12318992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data      9541996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data     10629000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    147656972                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     21826458                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data      2925500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data      3255000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data      4337500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data      2929500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data      4125000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data      2932500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data      2876500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45207958                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data        54000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data        54500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data       706500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data       339500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      1018000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data       228000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       615000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3015500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data        54000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data        54500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data       820000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data       339500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data      1245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data      1278500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data       842000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      4860000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data        54000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data        54500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data       820000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data       339500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data      1245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data      1278500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data       842000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      4860000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data 1211500405478                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data 1213546355469                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data 1212207548488                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data 1213505201480                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data 1212136568979                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data 1211420928483                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data 1213825494480                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data 1214771835470                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total 9702914338327                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     54667500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     54625000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data     54620500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data     54629000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data     54582500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data     54606000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data     54623500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data     54663000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    437017000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data 1211555072978                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data 1213600980469                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data 1212262168988                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data 1213559830480                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data 1212191151479                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data 1211475534483                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data 1213880117980                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data 1214826498470                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total 9703351355327                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.000223                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.001157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.003642                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.001373                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000092                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.978503                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.890000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.885965                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.965957                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.863436                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.934156                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.893401                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.939917                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.961814                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.771429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.975610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.782609                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.760563                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.779412                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.891979                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.013514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.001984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.302326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.027523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.127119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.004405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.116667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.000458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.000430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.000054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.003092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.001255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.009204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.003761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.000053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.005933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.000458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.000430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.000054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.003092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.001255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.009204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.003761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.000053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.005933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000329                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 116722.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115281.250000                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54234.843939                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54264.033708                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54267.311881                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54275.325991                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54262.734694                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54268.687225                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54215.886364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54229.591837                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54245.764879                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54159.945409                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54175.925926                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54218.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54276.315789                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54305.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54273.584906                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54206.184652                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data        54000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 54346.153846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 113166.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 67866.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data       114000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 87857.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71797.619048                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data        54000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data        54500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 58571.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 113166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 73235.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 116227.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 93555.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83793.103448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data        54000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data        54500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 58571.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 113166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 73235.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 116227.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 93555.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83793.103448                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                   14783133                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples     80751571                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean       2.000013                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean      2.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev      0.056531                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15       80751567    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271            4      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total      80751571                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         3223                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean      4.178095                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean     2.605630                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev    19.418148                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15          3204     99.41%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%     99.41% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271           19      0.59%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         3223                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples        348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     46387488.618837                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    1854702.499135                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-4.1943e+06            9      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.1943e+06-8.38861e+06          380      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.38861e+06-1.25829e+07           34      0.01%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.25829e+07-1.67772e+07          109      0.03%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+07-2.09715e+07           99      0.03%      0.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.09715e+07-2.51658e+07          477      0.14%      0.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.51658e+07-2.93601e+07           67      0.02%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.93601e+07-3.35544e+07           66      0.02%      0.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-3.77487e+07          133      0.04%      0.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.77487e+07-4.1943e+07          211      0.06%      0.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.1943e+07-4.61373e+07         1036      0.30%      0.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.61373e+07-5.03316e+07       345542     99.25%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+07-5.4526e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total          348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        46387459.586279      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                 161504158                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean     3863.707516                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   202623.535616                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-4.1943e+06       348145     99.99%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-2.93601e+07           17      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.4526e+07            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total         348163                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth        3867.724141      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                  13466                       # Number of bytes written
system.Lmon0.readLatencyHist::samples        80751571                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       11445.733149                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      11444.479161                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev        174.022880                       # Read request-response latency
system.Lmon0.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::8192-16383     80751561    100.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-24575            6      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::24576-32767            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::90112-98303            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::114688-122879            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total          80751571                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples           3204                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean      11502.278402                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11500.342339                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev       215.286381                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287         3131     97.72%     97.72% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311           72      2.25%     99.97% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            1      0.03%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total             3204                       # Write request-response latency
system.Lmon0.ittReadRead::samples            80751571                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           43115.054591                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          22630.463670                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                14812      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000           679196      0.84%      0.86% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000         3276632      4.06%      4.92% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000         5392795      6.68%     11.60% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000         6654962      8.24%     19.84% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000         6883623      8.52%     28.36% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000         7273656      9.01%     37.37% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000         6860066      8.50%     45.86% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000         6569051      8.13%     54.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000         6853794      8.49%     62.49% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000         7285432      9.02%     71.51% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000         6884813      8.53%     80.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000         6663424      8.25%     88.29% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000         5399562      6.69%     94.97% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000         3287879      4.07%     99.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000          686036      0.85%     99.89% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000           19720      0.02%     99.92% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000           51923      0.06%     99.98% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000             117      0.00%     99.98% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000            108      0.00%     99.98% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             13970      0.02%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          48052000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total              80751571                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              3223                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         1080246640.707415                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        1470059601.804439                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.03%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             1      0.03%      0.09% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000           764     23.70%     23.80% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000            33      1.02%     24.82% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000          175      5.43%     30.25% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2248     69.75%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value            8000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value     13128584000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                3223                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples              80754794                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             43113.529755                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            22328.630380                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                  14813      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000             679242      0.84%      0.86% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000           3276798      4.06%      4.92% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000           5393141      6.68%     11.60% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000           6655420      8.24%     19.84% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000           6884170      8.52%     28.36% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000           7274328      9.01%     37.37% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000           6860716      8.50%     45.87% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000           6569692      8.14%     54.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000           6854444      8.49%     62.49% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000           7286108      9.02%     71.51% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000           6885356      8.53%     80.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000           6663883      8.25%     88.29% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000           5399908      6.69%     94.98% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000           3288046      4.07%     99.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000            686084      0.85%     99.90% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000             19703      0.02%     99.92% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000             48739      0.06%     99.98% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               117      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000              108      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               13978      0.02%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            23773000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                80754794                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.257288                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.438295                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0           258761     74.32%     74.32% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1            89226     25.63%     99.95% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2              176      0.05%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean     0.000006                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev     0.002397                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0          348161    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               2      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.Lmon0.readTransHist::samples            348163                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean           231.935984                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            9.291341                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-15                    9      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-31                 381      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-47                   1      0.00%      0.11% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-63                  35      0.01%      0.12% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-79                  51      0.01%      0.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::80-95                 132      0.04%      0.17% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::96-111                 52      0.01%      0.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::112-127               459      0.13%      0.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::128-143                44      0.01%      0.33% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::144-159                56      0.02%      0.35% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::160-175               113      0.03%      0.38% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::176-191                51      0.01%      0.40% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::192-207               195      0.06%      0.45% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::208-223                92      0.03%      0.48% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::224-239            346492     99.52%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total              348163                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples           348163                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.009243                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.133233                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                 346165     99.43%     99.43% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1053      0.30%     99.73% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    671      0.19%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    273      0.08%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total             348163                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples     80751613                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean       2.000028                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean      2.000001                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev      0.084797                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15       80751604    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271            9      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total      80751613                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         3179                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean      3.856873                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean     2.570526                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev    17.389115                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15          3164     99.53%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%     99.53% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271           15      0.47%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         3179                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples        348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     46387878.666027                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    1858330.789175                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-8.38861e+06          389      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.38861e+06-1.67772e+07          144      0.04%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+07-2.51658e+07          576      0.17%      0.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.51658e+07-3.35544e+07          133      0.04%      0.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-4.1943e+07          342      0.10%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.1943e+07-5.03316e+07       346576     99.54%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+07-5.87203e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-7.54975e+07            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.54975e+07-8.38861e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.38861e+07-9.22747e+07            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.22747e+07-1.00663e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total          348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        46387848.484132      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                 161505512                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean     3517.318038                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   201777.282853                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-4.1943e+06       348150    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-2.93601e+07           12      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.4526e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-7.96918e+07            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total         348163                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth        3521.622285      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                  12261                       # Number of bytes written
system.Lmon1.readLatencyHist::samples        80751613                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       11445.982847                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      11444.714633                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev        175.663955                       # Read request-response latency
system.Lmon1.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::8192-16383     80751596    100.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-24575            6      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::24576-32767            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::90112-98303            9      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total          80751613                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples           3164                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean      11499.747155                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11497.792474                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev       216.968885                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287         3087     97.57%     97.57% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311           76      2.40%     99.97% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%     99.97% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            1      0.03%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total             3164                       # Write request-response latency
system.Lmon1.ittReadRead::samples            80751613                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           43115.101775                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          22601.144922                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                12812      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000           650789      0.81%      0.82% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000         3264918      4.04%      4.86% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000         5361542      6.64%     11.50% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000         6816358      8.44%     19.95% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000         6920094      8.57%     28.52% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000         7424105      9.19%     37.71% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000         6654121      8.24%     45.95% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000         6433624      7.97%     53.92% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000         6646648      8.23%     62.15% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000         7434457      9.21%     71.35% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000         6920867      8.57%     79.92% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000         6824327      8.45%     88.38% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000         5369019      6.65%     95.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000         3275966      4.06%     99.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000          657660      0.81%     99.90% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000           18260      0.02%     99.92% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000           51855      0.06%     99.98% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000             130      0.00%     99.98% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000            106      0.00%     99.98% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             13955      0.02%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          43856000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total              80751613                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              3179                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         1095197871.657754                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        1498188455.343526                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             1      0.03%      0.06% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000           764     24.03%     24.10% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000            36      1.13%     25.23% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000          157      4.94%     30.17% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2220     69.83%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value            5000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value     11752409000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                3179                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples              80754792                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             43113.652426                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            22629.805965                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                  12816      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000             650825      0.81%      0.82% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000           3265064      4.04%      4.86% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000           5361887      6.64%     11.50% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000           6816776      8.44%     19.95% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000           6920673      8.57%     28.52% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000           7424773      9.19%     37.71% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000           6654779      8.24%     45.95% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000           6434231      7.97%     53.92% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000           6647307      8.23%     62.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000           7435125      9.21%     71.36% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000           6921446      8.57%     79.93% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000           6824746      8.45%     88.38% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000           5369363      6.65%     95.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000           3276114      4.06%     99.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000            657698      0.81%     99.90% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000             18243      0.02%     99.92% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000             48723      0.06%     99.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               129      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000              107      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               13967      0.02%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            40502000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                80754792                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.256808                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.437924                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0           258912     74.37%     74.37% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1            89091     25.59%     99.95% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2              160      0.05%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean     0.000017                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev     0.004151                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0          348157    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               6      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.Lmon1.readTransHist::samples            348163                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean           231.936110                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            9.291613                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-15                   10      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-31                 380      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-47                   1      0.00%      0.11% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-63                  36      0.01%      0.12% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-79                  48      0.01%      0.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::80-95                 133      0.04%      0.17% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::96-111                 53      0.02%      0.19% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::112-127               460      0.13%      0.32% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::128-143                44      0.01%      0.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::144-159                55      0.02%      0.35% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::160-175               112      0.03%      0.38% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::176-191                53      0.02%      0.40% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::192-207               195      0.06%      0.45% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::208-223                92      0.03%      0.48% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::224-239            346491     99.52%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total              348163                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples           348163                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.009111                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.131200                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                 346158     99.42%     99.42% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1096      0.31%     99.74% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    651      0.19%     99.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    258      0.07%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total             348163                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples     80751684                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean       2.000028                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean      2.000001                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev      0.084797                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15       80751675    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271            9      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total      80751684                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         3111                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean      3.976856                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean     2.586970                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev    18.147930                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15          3095     99.49%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271           16      0.51%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         3111                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples        348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     46387918.877078                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    1856795.332067                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-8.38861e+06          389      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.38861e+06-1.67772e+07          141      0.04%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+07-2.51658e+07          578      0.17%      0.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.51658e+07-3.35544e+07          131      0.04%      0.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-4.1943e+07          343      0.10%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.1943e+07-5.03316e+07       346578     99.54%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+07-5.87203e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.87203e+07-6.71089e+07            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.54975e+07-8.38861e+07            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.38861e+07-9.22747e+07            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.09052e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total          348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        46387889.269578      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                 161505654                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean     3549.486878                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   240176.112615                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-8.38861e+06       348151    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-3.35544e+07           10      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.87203e+07            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.09052e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total         348163                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth        3553.503867      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                  12372                       # Number of bytes written
system.Lmon2.readLatencyHist::samples        80751684                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       11445.867348                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      11444.605797                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev        175.192128                       # Read request-response latency
system.Lmon2.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::8192-16383     80751668    100.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-24575            7      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::24576-32767            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::90112-98303            9      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total          80751684                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples           3095                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean      11502.520194                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11500.599200                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev       214.458280                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287         3023     97.67%     97.67% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311           70      2.26%     99.94% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            2      0.06%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total             3095                       # Write request-response latency
system.Lmon2.ittReadRead::samples            80751684                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           43114.976711                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          22350.854622                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                13282      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000           668241      0.83%      0.84% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000         3220053      3.99%      4.83% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000         5305615      6.57%     11.40% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000         6914509      8.56%     19.96% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000         7037775      8.72%     28.68% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000         7371793      9.13%     37.81% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000         6600581      8.17%     45.98% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000         6377999      7.90%     53.88% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000         6593520      8.17%     62.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000         7382868      9.14%     71.19% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000         7039143      8.72%     79.91% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000         6922805      8.57%     88.48% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000         5313488      6.58%     95.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000         3230911      4.00%     99.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000          674866      0.84%     99.90% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000           18188      0.02%     99.92% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000           51840      0.06%     99.98% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000             130      0.00%     99.98% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000            101      0.00%     99.98% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             13976      0.02%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          29954000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total              80751684                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              3111                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         1118432205.721633                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        1507526876.600714                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.03%      0.06% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             1      0.03%      0.10% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000           712     22.89%     22.98% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000            37      1.19%     24.17% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000          163      5.24%     29.41% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2196     70.59%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           19000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value     11084394000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                3111                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples              80754795                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             43113.315748                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            22341.359951                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                  13284      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000             668282      0.83%      0.84% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000           3220196      3.99%      4.83% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000           5305936      6.57%     11.40% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000           6914956      8.56%     19.96% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000           7038370      8.72%     28.68% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000           7372425      9.13%     37.81% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000           6601192      8.17%     45.98% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000           6378610      7.90%     53.88% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000           6594131      8.17%     62.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000           7383500      9.14%     71.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000           7039735      8.72%     79.91% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000           6923252      8.57%     88.48% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000           5313811      6.58%     95.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000           3231056      4.00%     99.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000            674910      0.84%     99.90% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000             18167      0.02%     99.92% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000             48770      0.06%     99.98% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               129      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000              101      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               13982      0.02%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            29954000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                80754795                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.256423                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.437631                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0           259034     74.40%     74.40% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1            88981     25.56%     99.96% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2              148      0.04%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean     0.000014                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev     0.003790                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0          348158    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               5      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.Lmon2.readTransHist::samples            348163                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean           231.936311                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            9.290771                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-15                   10      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-31                 380      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-47                   1      0.00%      0.11% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-63                  36      0.01%      0.12% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-79                  48      0.01%      0.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::80-95                 133      0.04%      0.17% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::96-111                 52      0.01%      0.19% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::112-127               460      0.13%      0.32% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::128-143                46      0.01%      0.33% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::144-159                53      0.02%      0.35% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::160-175               114      0.03%      0.38% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::176-191                52      0.01%      0.40% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::192-207               195      0.06%      0.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::208-223                89      0.03%      0.48% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::224-239            346494     99.52%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total              348163                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples           348163                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.008921                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.129162                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                 346183     99.43%     99.43% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1091      0.31%     99.74% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    654      0.19%     99.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    233      0.07%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                      2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total             348163                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples     80751665                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean       2.000019                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean      2.000001                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev      0.069236                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15       80751659    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271            6      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total      80751665                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         3152                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean      3.770939                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean     2.553497                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev    16.875885                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15          3138     99.56%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%     99.56% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271           14      0.44%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         3152                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples        348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     46387688.525202                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    1854131.317685                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-4.1943e+06            8      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.1943e+06-8.38861e+06          380      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.38861e+06-1.25829e+07           34      0.01%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.25829e+07-1.67772e+07          106      0.03%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+07-2.09715e+07          104      0.03%      0.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.09715e+07-2.51658e+07          476      0.14%      0.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.51658e+07-2.93601e+07           68      0.02%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.93601e+07-3.35544e+07           66      0.02%      0.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-3.77487e+07          130      0.04%      0.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.77487e+07-4.1943e+07          213      0.06%      0.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.1943e+07-4.61373e+07          994      0.29%      0.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.61373e+07-5.03316e+07       345582     99.26%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+07-5.4526e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.87203e+07-6.29146e+07            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total          348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        46387659.492413      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                 161504854                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples       348163                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean     3409.897088                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   176895.988948                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-4.1943e+06       348150    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+06-8.38861e+06            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.25829e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+07-1.67772e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.09715e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.09715e+07-2.51658e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-2.93601e+07           12      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.93601e+07-3.35544e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-3.77487e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.77487e+07-4.1943e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-4.61373e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.61373e+07-5.03316e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.4526e+07            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.4526e+07-5.87203e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.29146e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.29146e+07-6.71089e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.13032e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.13032e+07-7.54975e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-7.96918e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.96918e+07-8.38861e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total         348163                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth        3413.914239      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                  11886                       # Number of bytes written
system.Lmon3.readLatencyHist::samples        80751665                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       11446.677145                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      11445.377391                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev        177.287738                       # Read request-response latency
system.Lmon3.readLatencyHist::0-8191                0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::8192-16383     80751653    100.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-24575            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::24576-32767            4      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-40959            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::90112-98303            6      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::98304-106495            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::122880-131071            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::131072-139263            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total          80751665                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples           3138                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean      11496.335245                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11494.401853                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev       216.698395                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287         3076     98.02%     98.02% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311           60      1.91%     99.94% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            1      0.03%     99.97% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%     99.97% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            1      0.03%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total             3138                       # Write request-response latency
system.Lmon3.ittReadRead::samples            80751665                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           43115.177229                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          22574.285652                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                12350      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000           656518      0.81%      0.83% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000         3211176      3.98%      4.80% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000         5335384      6.61%     11.41% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000         6793073      8.41%     19.82% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000         6986873      8.65%     28.48% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000         7245266      8.97%     37.45% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000         6764564      8.38%     45.83% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000         6632298      8.21%     54.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000         6758218      8.37%     62.41% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000         7255221      8.98%     71.39% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000         6987346      8.65%     80.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000         6800876      8.42%     88.47% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000         5343181      6.62%     95.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000         3222215      3.99%     99.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000          663290      0.82%     99.90% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000           17750      0.02%     99.92% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000           51894      0.06%     99.98% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000             118      0.00%     99.98% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             89      0.00%     99.98% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             13965      0.02%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          43733000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total              80751665                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              3152                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         1103883204.314721                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        1536175798.914978                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             1      0.03%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             1      0.03%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000           744     23.60%     23.70% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000            43      1.36%     25.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000          158      5.01%     30.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2204     69.92%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           28000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value     10883759000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                3152                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples              80754817                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             43113.494369                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            22303.215467                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                  12351      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000             656559      0.81%      0.83% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000           3211337      3.98%      4.80% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000           5335708      6.61%     11.41% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000           6793560      8.41%     19.82% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000           6987434      8.65%     28.48% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000           7245883      8.97%     37.45% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000           6765198      8.38%     45.83% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000           6632923      8.21%     54.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000           6758850      8.37%     62.41% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000           7255838      8.99%     71.40% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000           6987907      8.65%     80.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000           6801366      8.42%     88.47% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000           5343503      6.62%     95.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000           3222379      3.99%     99.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000            663331      0.82%     99.90% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000             17734      0.02%     99.92% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000             48779      0.06%     99.98% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000               118      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               89      0.00%     99.98% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               13970      0.02%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            25246000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                80754817                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.257710                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.438332                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0           258584     74.27%     74.27% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1            89433     25.69%     99.96% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2              146      0.04%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total       348163                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean     0.000003                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev     0.001695                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0          348162    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               1      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.Lmon3.readTransHist::samples            348163                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean           231.936254                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            9.290123                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-15                   10      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-31                 380      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-47                   1      0.00%      0.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-63                  36      0.01%      0.12% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-79                  48      0.01%      0.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::80-95                 134      0.04%      0.17% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::96-111                 50      0.01%      0.19% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::112-127               461      0.13%      0.32% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::128-143                47      0.01%      0.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::144-159                54      0.02%      0.35% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::160-175               112      0.03%      0.38% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::176-191                52      0.01%      0.40% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::192-207               192      0.06%      0.45% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::208-223                93      0.03%      0.48% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::224-239            346493     99.52%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::240-255                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::256-271                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::272-287                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::288-303                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::304-319                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total              348163                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples           348163                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.009039                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.130953                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                 346177     99.43%     99.43% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1089      0.31%     99.74% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    634      0.18%     99.92% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    262      0.08%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total             348163                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples    323007343                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean        2.000659                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean       2.000025                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev       0.409118                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15       323006505    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271          838      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total      323007343                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        12665                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean       3.946704                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean      2.579188                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev     17.988356                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15          12601     99.49%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%     99.49% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271           64      0.51%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         12665                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples         348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      185550974.687144                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     7404749.023923                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.67772e+07            6      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.67772e+07-3.35544e+07          383      0.11%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.35544e+07-5.03316e+07           35      0.01%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.03316e+07-6.71089e+07          114      0.03%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+07-8.38861e+07           95      0.03%      0.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.38861e+07-1.00663e+08          477      0.14%      0.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.00663e+08-1.17441e+08           63      0.02%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.17441e+08-1.34218e+08           69      0.02%      0.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-1.50995e+08          128      0.04%      0.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.50995e+08-1.67772e+08          216      0.06%      0.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.67772e+08-1.84549e+08          160      0.05%      0.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.84549e+08-2.01327e+08       346415     99.50%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+08-2.18104e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.18104e+08-2.34881e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total           348163                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         185550856.832402      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                  646020178                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples        348163                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     14340.409521                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    623540.998330                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.67772e+07       348121     99.99%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+07-3.35544e+07           31      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+07-6.71089e+07            8      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-8.38861e+07            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.17441e+08-1.34218e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.50995e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-1.84549e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-2.85213e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total          348163                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        14356.764532      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                   49985                       # Number of bytes written
system.Hmon.readLatencyHist::samples        323006533                       # Read request-response latency
system.Hmon.readLatencyHist::mean        20038.994705                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       20038.234913                       # Read request-response latency
system.Hmon.readLatencyHist::stdev         178.538836                       # Read request-response latency
system.Hmon.readLatencyHist::0-8191                 0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::8192-16383             0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-24575    323006465    100.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::24576-32767           25      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-40959           15      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::40960-49151            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::49152-57343            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::57344-65535            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::65536-73727            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::73728-81919            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::81920-90111            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::90112-98303            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::98304-106495           26      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::106496-114687            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::114688-122879            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::122880-131071            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::131072-139263            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::139264-147455            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::147456-155647            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::155648-163839            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total          323006533                       # Read request-response latency
system.Hmon.writeLatencyHist::samples           12601                       # Write request-response latency
system.Hmon.writeLatencyHist::mean       20238.711213                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20236.576847                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev        295.932300                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479         7024     55.74%     55.74% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527         5575     44.24%     99.98% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            2      0.02%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total             12601                       # Write request-response latency
system.Hmon.ittReadRead::samples            323007343                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            10778.771515                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           12791.701227                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 1      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000             138260379     42.80%     42.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000          75222201     23.29%     66.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000         35057998     10.85%     76.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000         24179428      7.49%     84.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000         15992982      4.95%     89.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000          9925983      3.07%     92.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000          8799650      2.72%     95.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000          5169253      1.60%     96.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000          4127464      1.28%     98.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000          2883491      0.89%     98.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000          1892590      0.59%     99.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000           959330      0.30%     99.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000           368991      0.11%     99.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000            92556      0.03%     99.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000            20515      0.01%     99.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             4880      0.00%     99.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             4366      0.00%     99.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000            44422      0.01%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000               62      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              59      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows                742      0.00%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           25358500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total              323007343                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              12665                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          274902016.067904                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         572884497.711358                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                  12      0.09%      0.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              1      0.01%      0.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              1      0.01%      0.11% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              0      0.00%      0.11% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              1      0.01%      0.12% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              1      0.01%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              1      0.01%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              4      0.03%      0.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              1      0.01%      0.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              5      0.04%      0.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              0      0.00%      0.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              0      0.00%      0.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              0      0.00%      0.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              0      0.00%      0.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              0      0.00%      0.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000           3955     31.23%     31.44% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000            324      2.56%     34.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000          1412     11.15%     45.15% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             6947     54.85%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value             1000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value       4891578500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                12665                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples              323020008                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              10778.385076                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             12787.274384                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   1      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000               138268197     42.80%     42.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000            75225560     23.29%     66.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000           35059983     10.85%     76.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000           24180470      7.49%     84.43% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000           15993153      4.95%     89.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000            9926119      3.07%     92.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000            8799417      2.72%     95.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000            5169089      1.60%     96.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000            4127219      1.28%     98.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000            2883107      0.89%     98.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000            1892226      0.59%     99.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000             959096      0.30%     99.83% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000             368832      0.11%     99.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000              92515      0.03%     99.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              20502      0.01%     99.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               4871      0.00%     99.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               4358      0.00%     99.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000              44421      0.01%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                 60      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000                59      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                  753      0.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             23660000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                323020008                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples       348163                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.859617                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.378841                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             62512     17.95%     17.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1             91444     26.26%     44.22% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2             86969     24.98%     69.20% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3             63019     18.10%     87.30% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4             31085      8.93%     96.23% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5             10480      3.01%     99.24% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6              2322      0.67%     99.90% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7               317      0.09%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                15      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total        348163                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples       348163                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean      0.000089                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev     0.009436                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0           348132     99.99%     99.99% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1               31      0.01%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total       348163                       # Outstanding write transactions
system.Hmon.readTransHist::samples             348163                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            927.746986                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            37.101237                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-63                    10      0.00%      0.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-127                 380      0.11%      0.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-191                  1      0.00%      0.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-255                 35      0.01%      0.12% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-319                 47      0.01%      0.14% # Histogram of read transactions per sample period
system.Hmon.readTransHist::320-383                137      0.04%      0.18% # Histogram of read transactions per sample period
system.Hmon.readTransHist::384-447                 50      0.01%      0.19% # Histogram of read transactions per sample period
system.Hmon.readTransHist::448-511                461      0.13%      0.32% # Histogram of read transactions per sample period
system.Hmon.readTransHist::512-575                 45      0.01%      0.33% # Histogram of read transactions per sample period
system.Hmon.readTransHist::576-639                 53      0.02%      0.35% # Histogram of read transactions per sample period
system.Hmon.readTransHist::640-703                114      0.03%      0.38% # Histogram of read transactions per sample period
system.Hmon.readTransHist::704-767                 52      0.01%      0.40% # Histogram of read transactions per sample period
system.Hmon.readTransHist::768-831                195      0.06%      0.45% # Histogram of read transactions per sample period
system.Hmon.readTransHist::832-895                 92      0.03%      0.48% # Histogram of read transactions per sample period
system.Hmon.readTransHist::896-959             346491     99.52%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::960-1023                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::1024-1087                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::1088-1151                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::1152-1215                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::1216-1279                0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total               348163                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples            348163                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.036313                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            0.328548                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0                  343880     98.77%     98.77% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::1                      99      0.03%     98.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2                      85      0.02%     98.82% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::3                    4068      1.17%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4                      10      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::5                       1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6                      19      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::7                       0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8                       0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::9                       0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::11                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::13                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::15                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total              348163                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   323012308                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                  161601281                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               323012308                       # DTB read accesses
system.cpu0.dtb.write_accesses              161601281                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        484613589                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                    484613589                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                  1249938066                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses              1249938066                       # ITB inst accesses
system.cpu0.itb.hits                       1249938066                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                   1249938066                       # DTB accesses
system.cpu0.numCycles                      6958882760                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                 1130620852                       # Number of instructions committed
system.cpu0.committedOps                   1211560551                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           1171111260                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                   80743827                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     40451823                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  1171111260                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads         1817621028                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         928765010                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          4603796821                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          444193401                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    484630328                       # number of memory refs
system.cpu0.num_load_insts                  323022604                       # Number of load instructions
system.cpu0.num_store_insts                 161607724                       # Number of store instructions
system.cpu0.num_idle_cycles              18187497.074786                       # Number of idle cycles
system.cpu0.num_busy_cycles              6940695262.925214                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.997386                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.002614                       # Percentage of idle cycles
system.cpu0.Branches                        121201136                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                726943756     60.00%     60.00% # Class of executed instruction
system.cpu0.op_class::IntMult                    8876      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                16      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemRead               323022604     26.66%     86.66% # Class of executed instruction
system.cpu0.op_class::MemWrite              161607724     13.34%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1211582976                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            25143                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1250078563                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            25143                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         49718.751263                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2499901275                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2499901275                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst   1249912923                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1249912923                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst   1249912923                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1249912923                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst   1249912923                       # number of overall hits
system.cpu0.icache.overall_hits::total     1249912923                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        25143                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        25143                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        25143                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         25143                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        25143                       # number of overall misses
system.cpu0.icache.overall_misses::total        25143                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    372570389                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    372570389                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    372570389                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    372570389                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    372570389                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    372570389                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst   1249938066                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1249938066                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst   1249938066                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1249938066                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst   1249938066                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1249938066                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000020                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000020                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 14818.056278                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14818.056278                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 14818.056278                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14818.056278                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 14818.056278                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14818.056278                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        25143                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        25143                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        25143                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        25143                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        25143                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        25143                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    321751611                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    321751611                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    321751611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    321751611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    321751611                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    321751611                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 12796.866364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12796.866364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 12796.866364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12796.866364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 12796.866364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12796.866364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              2303                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             2458                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          211.751991                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          345145382                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2458                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         140417.161107                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   211.751991                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.827156                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.827156                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        888556448                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       888556448                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data    282666179                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      282666179                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data    161593899                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     161593899                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         4598                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         4598                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         2549                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2549                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         2137                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2137                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data    444260078                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       444260078                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data    444264676                       # number of overall hits
system.cpu0.dcache.overall_hits::total      444264676                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data         3359                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3359                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data         2855                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2855                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           50                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           50                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data           60                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          464                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          464                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data         6214                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6214                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data         6264                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6264                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data     45406971                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     45406971                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    115633448                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    115633448                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data       533998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       533998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data     29446496                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29446496                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data    161040419                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    161040419                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data    161040419                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    161040419                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data    282669538                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    282669538                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data    161596754                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    161596754                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         4648                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         4648                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         2609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         2601                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2601                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data    444266292                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    444266292                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data    444270940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    444270940                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.000012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.010757                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.010757                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.022997                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.022997                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.178393                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.178393                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.000014                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.000014                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 13518.002679                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13518.002679                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 40502.083363                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40502.083363                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  8899.966667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8899.966667                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 63462.275862                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 63462.275862                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 25915.741712                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25915.741712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 25708.879151                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25708.879151                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          972                       # number of writebacks
system.cpu0.dcache.writebacks::total              972                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           48                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data         3359                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3359                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data         2855                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2855                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           50                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           50                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          464                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          464                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data         6214                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6214                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data         6264                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6264                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data     38665029                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     38665029                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    109879552                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    109879552                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data       447002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       447002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data        78000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        78000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data     28514504                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     28514504                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data    148544581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    148544581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data    148991583                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    148991583                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data 1696335998669                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1696335998669                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     76997500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     76997500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data 1696412996169                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1696412996169                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.010757                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.010757                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.004599                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004599                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.178393                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.178393                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.000014                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.000014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 11510.874963                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11510.874963                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 38486.708231                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38486.708231                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data  8940.040000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  8940.040000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data         6500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 61453.672414                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 61453.672414                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 23904.824751                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23904.824751                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 23785.374042                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23785.374042                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry           1608983                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                   323507683                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                  161829209                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses               323507683                       # DTB read accesses
system.cpu1.dtb.write_accesses              161829209                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        485336892                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                    485336892                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                  1251960229                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses              1251960229                       # ITB inst accesses
system.cpu1.itb.hits                       1251960229                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                   1251960229                       # DTB accesses
system.cpu1.numCycles                      6958873234                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                 1132339840                       # Number of instructions committed
system.cpu1.committedOps                   1213373852                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses           1172869788                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                   80871499                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     40505077                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                  1172869788                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads         1820273191                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         930162689                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          4610705212                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          444860766                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    485349574                       # number of memory refs
system.cpu1.num_load_insts                  323515344                       # Number of load instructions
system.cpu1.num_store_insts                 161834230                       # Number of store instructions
system.cpu1.num_idle_cycles              7691547.172446                       # Number of idle cycles
system.cpu1.num_busy_cycles              6951181686.827554                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.998895                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.001105                       # Percentage of idle cycles
system.cpu1.Branches                        121382051                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                728032759     60.00%     60.00% # Class of executed instruction
system.cpu1.op_class::IntMult                    8891      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                32      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead               323515344     26.66%     86.66% # Class of executed instruction
system.cpu1.op_class::MemWrite              161834230     13.34%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1213391256                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            19076                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1252102512                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19076                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         65637.581883                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2503939534                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2503939534                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst   1251941153                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1251941153                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst   1251941153                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1251941153                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst   1251941153                       # number of overall hits
system.cpu1.icache.overall_hits::total     1251941153                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        19076                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        19076                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        19076                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         19076                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        19076                       # number of overall misses
system.cpu1.icache.overall_misses::total        19076                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    292001018                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    292001018                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    292001018                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    292001018                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    292001018                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    292001018                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst   1251960229                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1251960229                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst   1251960229                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1251960229                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst   1251960229                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1251960229                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 15307.245649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15307.245649                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 15307.245649                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15307.245649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 15307.245649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15307.245649                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        19076                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19076                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        19076                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19076                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        19076                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19076                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    253476982                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    253476982                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    253476982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    253476982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    253476982                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    253476982                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 13287.742818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13287.742818                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 13287.742818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13287.742818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 13287.742818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13287.742818                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              2165                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             2684                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          196.904470                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1608903315                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2684                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         599442.367735                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   196.904470                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.769158                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.769158                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          201                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        889869262                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       889869262                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data    283095710                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      283095710                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data    161823157                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     161823157                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         1877                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1877                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         1928                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1928                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         1857                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1857                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data    444918867                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       444918867                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data    444920744                       # number of overall hits
system.cpu1.dcache.overall_hits::total      444920744                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data         4743                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4743                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data         2147                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2147                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           50                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           50                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data           68                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           68                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data         6890                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6890                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data         6940                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6940                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data     49048449                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     49048449                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     39575969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     39575969                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data       761999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       761999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      5115500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5115500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data     88624418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     88624418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data     88624418                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     88624418                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data    283100453                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    283100453                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data    161825304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    161825304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         1927                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1927                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         1996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         1980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data    444925757                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    444925757                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data    444927684                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    444927684                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.000017                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.025947                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.025947                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.034068                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.034068                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.062121                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.062121                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.000015                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.000016                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 10341.228969                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10341.228969                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 18433.148114                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 18433.148114                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 11205.867647                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11205.867647                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 41589.430894                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 41589.430894                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 12862.760232                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12862.760232                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 12770.089049                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12770.089049                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1098                       # number of writebacks
system.cpu1.dcache.writebacks::total             1098                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           50                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           50                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data         4743                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4743                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data         2147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2147                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           50                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           50                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data         6890                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6890                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data         6940                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6940                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data     39525551                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     39525551                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     35254031                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35254031                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data       477501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       477501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data       262500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       262500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      4869500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4869500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data     74779582                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     74779582                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data     75257083                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     75257083                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data 1699088924241                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 1699088924241                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     78594000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     78594000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data 1699167518241                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 1699167518241                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.025947                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.025947                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.009018                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009018                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.062121                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.062121                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.000015                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.000016                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data  8333.449505                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8333.449505                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 16420.135538                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16420.135538                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data  9550.020000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  9550.020000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 14583.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14583.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 39589.430894                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 39589.430894                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 10853.350073                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10853.350073                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 10843.960086                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10843.960086                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry           1384252                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                   323083410                       # DTB read hits
system.cpu2.dtb.read_misses                         1                       # DTB read misses
system.cpu2.dtb.write_hits                  161616048                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses               323083411                       # DTB read accesses
system.cpu2.dtb.write_accesses              161616048                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                        484699458                       # DTB hits
system.cpu2.dtb.misses                              1                       # DTB misses
system.cpu2.dtb.accesses                    484699459                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                  1249750344                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses              1249750344                       # ITB inst accesses
system.cpu2.itb.hits                       1249750344                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                   1249750344                       # DTB accesses
system.cpu2.numCycles                      6958879246                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                 1130852425                       # Number of instructions committed
system.cpu2.committedOps                   1211778349                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses           1171328497                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                   80765367                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     40450630                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                  1171328497                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads         1817877962                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         928941906                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          4604643902                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          444276248                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    484711642                       # number of memory refs
system.cpu2.num_load_insts                  323090905                       # Number of load instructions
system.cpu2.num_store_insts                 161620737                       # Number of store instructions
system.cpu2.num_idle_cycles              16830353.589015                       # Number of idle cycles
system.cpu2.num_busy_cycles              6942048892.410985                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.997581                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.002419                       # Percentage of idle cycles
system.cpu2.Branches                        121221472                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                727074676     60.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntMult                    8838      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                16      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead               323090905     26.66%     86.66% # Class of executed instruction
system.cpu2.op_class::MemWrite              161620737     13.34%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                1211795172                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      32                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            18517                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1249873704                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            18517                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         67498.714911                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2499519205                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2499519205                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst   1249731827                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1249731827                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst   1249731827                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1249731827                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst   1249731827                       # number of overall hits
system.cpu2.icache.overall_hits::total     1249731827                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        18517                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        18517                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        18517                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         18517                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        18517                       # number of overall misses
system.cpu2.icache.overall_misses::total        18517                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    284269937                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    284269937                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    284269937                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    284269937                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    284269937                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    284269937                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst   1249750344                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1249750344                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst   1249750344                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1249750344                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst   1249750344                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1249750344                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000015                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000015                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 15351.835449                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15351.835449                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 15351.835449                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15351.835449                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 15351.835449                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15351.835449                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        18517                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        18517                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        18517                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        18517                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        18517                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        18517                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    246842063                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    246842063                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    246842063                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    246842063                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    246842063                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    246842063                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 13330.564508                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13330.564508                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 13330.564508                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13330.564508                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 13330.564508                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13330.564508                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              2206                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements             1814                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          207.685278                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             444981                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1814                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           245.303749                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   207.685278                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.811271                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.811271                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        888698827                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       888698827                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data    282724229                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      282724229                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data    161610508                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     161610508                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         1824                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1824                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         1875                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1875                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         1779                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1779                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data    444334737                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       444334737                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data    444336561                       # number of overall hits
system.cpu2.dcache.overall_hits::total      444336561                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data         4571                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4571                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data         1717                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1717                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           34                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data           31                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          119                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data         6288                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6288                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data         6322                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6322                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data     49184961                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     49184961                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data     32721479                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     32721479                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data       229000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       229000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      5243496                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      5243496                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data         4500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         4500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data     81906440                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     81906440                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data     81906440                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     81906440                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data    282728800                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    282728800                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data    161612225                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    161612225                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         1858                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         1858                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         1898                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1898                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data    444341025                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    444341025                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data    444342883                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    444342883                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.000016                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.018299                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.018299                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.016264                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.016264                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.062698                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.062698                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.000014                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.000014                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 10760.218989                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10760.218989                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 19057.355271                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 19057.355271                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  7387.096774                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7387.096774                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 44062.991597                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 44062.991597                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 13025.833333                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 13025.833333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 12955.779817                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12955.779817                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          261                       # number of writebacks
system.cpu2.dcache.writebacks::total              261                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           22                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data         4571                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4571                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data         1717                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1717                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           34                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data            9                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          119                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data         6288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data         6322                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6322                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data     40011039                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     40011039                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data     29267521                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     29267521                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data       211000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       211000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      5004504                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5004504                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data     69278560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     69278560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data     69489560                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     69489560                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data 1697451711729                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total 1697451711729                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data     79246000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     79246000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data 1697530957729                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total 1697530957729                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.018299                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.018299                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.004722                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004722                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.062698                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.062698                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.000014                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.000014                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data  8753.235397                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8753.235397                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 17045.731508                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 17045.731508                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data  6205.882353                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  6205.882353                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  3055.555556                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3055.555556                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 42054.655462                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 42054.655462                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 11017.582697                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11017.582697                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 10991.705157                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10991.705157                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry           2044604                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                   323468778                       # DTB read hits
system.cpu3.dtb.read_misses                         1                       # DTB read misses
system.cpu3.dtb.write_hits                  161808886                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses               323468779                       # DTB read accesses
system.cpu3.dtb.write_accesses              161808886                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                        485277664                       # DTB hits
system.cpu3.dtb.misses                              1                       # DTB misses
system.cpu3.dtb.accesses                    485277665                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                  1251500029                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses              1251500029                       # ITB inst accesses
system.cpu3.itb.hits                       1251500029                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                   1251500029                       # DTB accesses
system.cpu3.numCycles                      6958879368                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                 1132201376                       # Number of instructions committed
system.cpu3.committedOps                   1213223958                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses           1172725843                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                   80861692                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     40498868                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                  1172725843                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads         1820046560                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         930050079                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          4610136845                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          444806290                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    485289842                       # number of memory refs
system.cpu3.num_load_insts                  323476270                       # Number of load instructions
system.cpu3.num_store_insts                 161813572                       # Number of store instructions
system.cpu3.num_idle_cycles              8363799.994507                       # Number of idle cycles
system.cpu3.num_busy_cycles              6950515568.005493                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.998798                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.001202                       # Percentage of idle cycles
system.cpu3.Branches                        121366059                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                727942078     60.00%     60.00% # Class of executed instruction
system.cpu3.op_class::IntMult                    8841      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                16      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemRead               323476270     26.66%     86.66% # Class of executed instruction
system.cpu3.op_class::MemWrite              161813572     13.34%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                1213240777                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            18547                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1251603365                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            18547                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         67482.793174                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       2503018605                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      2503018605                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst   1251481482                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1251481482                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst   1251481482                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1251481482                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst   1251481482                       # number of overall hits
system.cpu3.icache.overall_hits::total     1251481482                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        18547                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18547                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        18547                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18547                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        18547                       # number of overall misses
system.cpu3.icache.overall_misses::total        18547                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    280984453                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    280984453                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    280984453                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    280984453                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    280984453                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    280984453                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst   1251500029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1251500029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst   1251500029                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1251500029                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst   1251500029                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1251500029                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 15149.859977                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15149.859977                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 15149.859977                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15149.859977                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 15149.859977                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15149.859977                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        18547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        18547                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        18547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        18547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        18547                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        18547                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    243475547                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    243475547                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    243475547                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    243475547                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    243475547                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    243475547                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 13127.489459                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13127.489459                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 13127.489459                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13127.489459                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 13127.489459                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13127.489459                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              2184                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements             5097                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          195.559238                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          404513982                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5097                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         79363.151265                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   195.559238                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.763903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.763903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        889762202                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       889762202                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data    283058801                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      283058801                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data    161803215                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     161803215                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         1469                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1469                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         1507                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1507                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1782                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1782                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data    444862016                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       444862016                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data    444863485                       # number of overall hits
system.cpu3.dcache.overall_hits::total      444863485                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data         7219                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7219                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data         1849                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1849                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          391                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          391                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          400                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          400                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          115                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data         9068                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9068                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data         9459                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9459                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data     94614415                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     94614415                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data     43803432                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     43803432                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      5692498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5692498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      6058000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6058000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data    138417847                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    138417847                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data    138417847                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    138417847                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data    283066020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    283066020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data    161805064                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    161805064                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         1860                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1860                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         1897                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1897                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data    444871084                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    444871084                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data    444872944                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    444872944                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.000026                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000011                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.210215                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.210215                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.209754                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.209754                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.060622                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.060622                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.000020                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.000021                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 13106.304890                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13106.304890                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 23690.336398                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23690.336398                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 14231.245000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14231.245000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 52678.260870                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 52678.260870                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 15264.429532                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 15264.429532                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 14633.454594                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 14633.454594                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2602                       # number of writebacks
system.cpu3.dcache.writebacks::total             2602                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          389                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          389                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data         7219                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7219                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data         1849                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1849                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          391                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          391                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data           11                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          115                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data         9068                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         9068                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data         9459                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         9459                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data     80098585                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     80098585                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data     40042568                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     40042568                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      5587001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      5587001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data        98501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        98501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      5828000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5828000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data    120141153                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    120141153                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data    125728154                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    125728154                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data 1699213748226                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total 1699213748226                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data     77519000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     77519000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data 1699291267226                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total 1699291267226                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.210215                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.210215                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.005768                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.005768                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.060622                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.060622                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.000020                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.000021                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 11095.523618                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11095.523618                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 21656.337480                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21656.337480                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 14289.005115                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 14289.005115                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  8954.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8954.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 50678.260870                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 50678.260870                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 13248.914094                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13248.914094                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 13291.907601                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13291.907601                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry           1825444                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                   323086015                       # DTB read hits
system.cpu4.dtb.read_misses                         1                       # DTB read misses
system.cpu4.dtb.write_hits                  161617720                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses               323086016                       # DTB read accesses
system.cpu4.dtb.write_accesses              161617720                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                        484703735                       # DTB hits
system.cpu4.dtb.misses                              1                       # DTB misses
system.cpu4.dtb.accesses                    484703736                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                  1250000917                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses              1250000917                       # ITB inst accesses
system.cpu4.itb.hits                       1250000917                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                   1250000917                       # DTB accesses
system.cpu4.numCycles                      6958877410                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                 1130861224                       # Number of instructions committed
system.cpu4.committedOps                   1211788524                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses           1171338327                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                   80765955                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     40450958                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                  1171338327                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads         1817893801                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         928949593                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads          4604682224                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          444279725                       # number of times the CC registers were written
system.cpu4.num_mem_refs                    484715911                       # number of memory refs
system.cpu4.num_load_insts                  323093500                       # Number of load instructions
system.cpu4.num_store_insts                 161622411                       # Number of store instructions
system.cpu4.num_idle_cycles              16717161.611469                       # Number of idle cycles
system.cpu4.num_busy_cycles              6942160248.388531                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.997598                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.002402                       # Percentage of idle cycles
system.cpu4.Branches                        121222453                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                727080570     60.00%     60.00% # Class of executed instruction
system.cpu4.op_class::IntMult                    8841      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                16      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu4.op_class::MemRead               323093500     26.66%     86.66% # Class of executed instruction
system.cpu4.op_class::MemWrite              161622411     13.34%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                1211805338                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            18523                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         1250083869                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            18523                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         67488.196782                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       2500020357                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      2500020357                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst   1249982394                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     1249982394                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst   1249982394                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      1249982394                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst   1249982394                       # number of overall hits
system.cpu4.icache.overall_hits::total     1249982394                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        18523                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        18523                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        18523                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         18523                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        18523                       # number of overall misses
system.cpu4.icache.overall_misses::total        18523                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    287819936                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    287819936                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    287819936                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    287819936                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    287819936                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    287819936                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst   1250000917                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   1250000917                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst   1250000917                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   1250000917                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst   1250000917                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   1250000917                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000015                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000015                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 15538.516223                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 15538.516223                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 15538.516223                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 15538.516223                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 15538.516223                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 15538.516223                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        18523                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        18523                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        18523                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        18523                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        18523                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        18523                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    250365064                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    250365064                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    250365064                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    250365064                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    250365064                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    250365064                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 13516.442477                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13516.442477                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 13516.442477                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13516.442477                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 13516.442477                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13516.442477                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              2326                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements             2552                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          208.389334                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs         1014357415                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             2552                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs         397475.476097                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   208.389334                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.814021                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.814021                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        888707902                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       888707902                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data    282725818                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      282725818                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data    161611957                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     161611957                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         1818                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         1818                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         1862                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1862                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1780                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1780                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data    444337775                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       444337775                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data    444339593                       # number of overall hits
system.cpu4.dcache.overall_hits::total      444339593                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data         5302                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5302                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data         1949                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1949                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           40                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data           39                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          111                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data         7251                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          7251                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data         7291                       # number of overall misses
system.cpu4.dcache.overall_misses::total         7291                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data     57911403                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     57911403                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data     42182428                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     42182428                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data       447499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       447499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      4487995                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      4487995                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data    100093831                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    100093831                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data    100093831                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    100093831                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data    282731120                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    282731120                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data    161613906                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    161613906                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         1858                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         1858                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data    444345026                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    444345026                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data    444346884                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    444346884                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.000019                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000012                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.021529                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.021529                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.020516                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.020516                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.058699                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.058699                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.000016                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.000016                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 10922.558091                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 10922.558091                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 21643.113391                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 21643.113391                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 11474.333333                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 11474.333333                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 40432.387387                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 40432.387387                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 13804.141636                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 13804.141636                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 13728.409135                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 13728.409135                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          793                       # number of writebacks
system.cpu4.dcache.writebacks::total              793                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           27                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data         5302                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5302                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data         1949                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         1949                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           40                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           40                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data           12                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          111                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data         7251                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7251                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data         7291                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7291                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data     47222597                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     47222597                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data     38213572                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     38213572                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data       333500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       333500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data       120001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total       120001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      4264005                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      4264005                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data     85436169                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     85436169                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data     85769669                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     85769669                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data 1697218988736                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total 1697218988736                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data     78612000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     78612000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data 1697297600736                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total 1697297600736                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.021529                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.021529                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.006312                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.006312                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.058699                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.058699                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.000016                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.000016                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data  8906.562995                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  8906.562995                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 19606.758338                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 19606.758338                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data  8337.500000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total  8337.500000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 10000.083333                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10000.083333                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 38414.459459                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 38414.459459                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 11782.673976                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 11782.673976                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 11763.773008                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 11763.773008                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry           1720070                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                   322887805                       # DTB read hits
system.cpu5.dtb.read_misses                         2                       # DTB read misses
system.cpu5.dtb.write_hits                  161518946                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses               322887807                       # DTB read accesses
system.cpu5.dtb.write_accesses              161518946                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                        484406751                       # DTB hits
system.cpu5.dtb.misses                              2                       # DTB misses
system.cpu5.dtb.accesses                    484406753                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                  1249081424                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses              1249081424                       # ITB inst accesses
system.cpu5.itb.hits                       1249081424                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                   1249081424                       # DTB accesses
system.cpu5.numCycles                      6958869491                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                 1130168223                       # Number of instructions committed
system.cpu5.committedOps                   1211046711                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses           1170620832                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                   80716412                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     40426678                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                  1170620832                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads         1816781717                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         928380145                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          4601862814                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          444007370                       # number of times the CC registers were written
system.cpu5.num_mem_refs                    484419070                       # number of memory refs
system.cpu5.num_load_insts                  322895380                       # Number of load instructions
system.cpu5.num_store_insts                 161523690                       # Number of store instructions
system.cpu5.num_idle_cycles              21017949.054180                       # Number of idle cycles
system.cpu5.num_busy_cycles              6937851541.945820                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.996980                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.003020                       # Percentage of idle cycles
system.cpu5.Branches                        121148600                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                726635737     60.00%     60.00% # Class of executed instruction
system.cpu5.op_class::IntMult                    8873      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                22      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu5.op_class::MemRead               322895380     26.66%     86.66% # Class of executed instruction
system.cpu5.op_class::MemWrite              161523690     13.34%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                1211063702                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            18669                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         1249123409                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            18669                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         66908.961862                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       2498181517                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      2498181517                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst   1249062755                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     1249062755                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst   1249062755                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      1249062755                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst   1249062755                       # number of overall hits
system.cpu5.icache.overall_hits::total     1249062755                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst        18669                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        18669                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst        18669                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         18669                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst        18669                       # number of overall misses
system.cpu5.icache.overall_misses::total        18669                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    286762405                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    286762405                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    286762405                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    286762405                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    286762405                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    286762405                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst   1249081424                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   1249081424                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst   1249081424                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   1249081424                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst   1249081424                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   1249081424                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000015                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000015                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 15360.351652                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 15360.351652                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 15360.351652                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 15360.351652                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 15360.351652                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 15360.351652                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst        18669                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        18669                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst        18669                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        18669                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst        18669                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        18669                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    248993595                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    248993595                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    248993595                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    248993595                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    248993595                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    248993595                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 13337.275430                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 13337.275430                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 13337.275430                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 13337.275430                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 13337.275430                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 13337.275430                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              2167                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements             1924                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          207.808480                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          495681171                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1924                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs         257630.546258                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   207.808480                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.811752                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.811752                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        888163380                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       888163380                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data    282553119                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      282553119                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data    161513129                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     161513129                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         1853                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         1853                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         1899                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1899                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         1825                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1825                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data    444066248                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       444066248                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data    444068101                       # number of overall hits
system.cpu5.dcache.overall_hits::total      444068101                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data         4738                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4738                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data         1964                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1964                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           40                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data           47                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          104                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data         6702                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          6702                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data         6742                       # number of overall misses
system.cpu5.dcache.overall_misses::total         6742                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data     52489383                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     52489383                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     44976907                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     44976907                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data       476000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total       476000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      5632499                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      5632499                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data     97466290                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     97466290                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data     97466290                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     97466290                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data    282557857                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    282557857                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data    161515093                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    161515093                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         1893                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         1893                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data         1946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         1929                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1929                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data    444072950                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    444072950                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data    444074843                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    444074843                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.000017                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.021130                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.021130                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.024152                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.024152                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.053914                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.053914                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.000015                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.000015                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 11078.383917                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 11078.383917                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 22900.665479                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 22900.665479                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 10127.659574                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 10127.659574                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 54158.644231                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 54158.644231                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 14542.866309                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 14542.866309                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 14456.584100                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 14456.584100                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          441                       # number of writebacks
system.cpu5.dcache.writebacks::total              441                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           40                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data         4738                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4738                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data         1964                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         1964                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           40                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           40                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          104                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data         6702                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         6702                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data         6742                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         6742                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data     42911617                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     42911617                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     40970093                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     40970093                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data       436000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       436000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data        41000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        41000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      5423501                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      5423501                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data     83881710                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     83881710                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data     84317710                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     84317710                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data 1696318757656                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total 1696318757656                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data     79011000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     79011000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data 1696397768656                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total 1696397768656                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.021130                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.021130                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.003597                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.003597                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.053914                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.053914                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.000015                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.000015                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data  9056.905234                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  9056.905234                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 20860.536151                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 20860.536151                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data        10900                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total        10900                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  5857.142857                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5857.142857                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 52149.048077                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 52149.048077                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 12515.922113                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 12515.922113                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 12506.334915                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 12506.334915                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry           1952015                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                   323473478                       # DTB read hits
system.cpu6.dtb.read_misses                        10                       # DTB read misses
system.cpu6.dtb.write_hits                  161813551                       # DTB write hits
system.cpu6.dtb.write_misses                        2                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses               323473488                       # DTB read accesses
system.cpu6.dtb.write_accesses              161813553                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                        485287029                       # DTB hits
system.cpu6.dtb.misses                             12                       # DTB misses
system.cpu6.dtb.accesses                    485287041                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                  1251009214                       # ITB inst hits
system.cpu6.itb.inst_misses                         2                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses              1251009216                       # ITB inst accesses
system.cpu6.itb.hits                       1251009214                       # DTB hits
system.cpu6.itb.misses                              2                       # DTB misses
system.cpu6.itb.accesses                   1251009216                       # DTB accesses
system.cpu6.numCycles                      6958905298                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                 1132224350                       # Number of instructions committed
system.cpu6.committedOps                   1213250681                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses           1172749854                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                   80862722                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     40502193                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                  1172749854                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads         1820090397                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         930065359                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads          4610234397                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          444815473                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    485300089                       # number of memory refs
system.cpu6.num_load_insts                  323481240                       # Number of load instructions
system.cpu6.num_store_insts                 161818849                       # Number of store instructions
system.cpu6.num_idle_cycles              8408558.868206                       # Number of idle cycles
system.cpu6.num_busy_cycles              6950496739.131794                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.998792                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.001208                       # Percentage of idle cycles
system.cpu6.Branches                        121370404                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                727959412     60.00%     60.00% # Class of executed instruction
system.cpu6.op_class::IntMult                    8921      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                32      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu6.op_class::MemRead               323481240     26.66%     86.66% # Class of executed instruction
system.cpu6.op_class::MemWrite              161818849     13.34%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                1213268454                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements            19268                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         1250998879                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            19268                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         64926.244499                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       2502037696                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      2502037696                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst   1250989946                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     1250989946                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst   1250989946                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      1250989946                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst   1250989946                       # number of overall hits
system.cpu6.icache.overall_hits::total     1250989946                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst        19268                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        19268                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst        19268                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         19268                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst        19268                       # number of overall misses
system.cpu6.icache.overall_misses::total        19268                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    294171494                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    294171494                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    294171494                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    294171494                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    294171494                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    294171494                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst   1251009214                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1251009214                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst   1251009214                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1251009214                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst   1251009214                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1251009214                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000015                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000015                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 15267.360079                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 15267.360079                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 15267.360079                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 15267.360079                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 15267.360079                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 15267.360079                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst        19268                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        19268                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst        19268                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        19268                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst        19268                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        19268                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst    255231506                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    255231506                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst    255231506                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    255231506                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst    255231506                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    255231506                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 13246.393295                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13246.393295                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 13246.393295                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13246.393295                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 13246.393295                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13246.393295                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry              2203                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements             3331                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          220.419145                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          444593919                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             3331                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs         133471.605824                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   220.419145                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.861012                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.861012                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        889779728                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       889779728                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data    283065563                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      283065563                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data    161807467                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     161807467                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data         1910                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total         1910                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data         1972                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1972                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         1909                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1909                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data    444873030                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       444873030                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data    444874940                       # number of overall hits
system.cpu6.dcache.overall_hits::total      444874940                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data         5319                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5319                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data         2147                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2147                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           46                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           46                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data           56                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data          103                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data         7466                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          7466                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data         7512                       # number of overall misses
system.cpu6.dcache.overall_misses::total         7512                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data     59094432                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     59094432                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data     44328446                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     44328446                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data       514000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total       514000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data      4687494                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      4687494                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data    103422878                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    103422878                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data    103422878                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    103422878                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data    283070882                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    283070882                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data    161809614                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    161809614                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data         1956                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         1956                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data         2028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data         2012                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         2012                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data    444880496                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    444880496                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data    444882452                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    444882452                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.000019                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.000013                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.023517                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.023517                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.027613                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.027613                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.051193                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.051193                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.000017                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.000017                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 11110.064298                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 11110.064298                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 20646.691197                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 20646.691197                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data  9178.571429                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  9178.571429                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 45509.650485                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 45509.650485                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 13852.515135                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 13852.515135                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 13767.688765                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 13767.688765                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1692                       # number of writebacks
system.cpu6.dcache.writebacks::total             1692                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           45                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           45                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data         5319                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5319                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data         2147                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2147                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           46                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data           11                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data          103                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          103                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data         7466                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7466                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data         7512                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7512                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data     48397568                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     48397568                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data     39983554                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     39983554                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data       464000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       464000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data      4477506                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      4477506                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data     88381122                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     88381122                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data     88845122                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     88845122                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data 1699711527687                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total 1699711527687                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data     89179500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total     89179500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data 1699800707187                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total 1699800707187                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.023517                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.023517                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.005424                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.005424                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.051193                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.051193                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.000017                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.000017                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  9098.997556                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  9098.997556                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 18622.987424                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 18622.987424                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 10086.956522                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 10086.956522                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data  4272.727273                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4272.727273                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 43470.932039                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 43470.932039                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 11837.814358                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 11837.814358                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 11827.092918                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 11827.092918                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry           2187707                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                   323867550                       # DTB read hits
system.cpu7.dtb.read_misses                         8                       # DTB read misses
system.cpu7.dtb.write_hits                  162008210                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       6                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses               323867558                       # DTB read accesses
system.cpu7.dtb.write_accesses              162008210                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                        485875760                       # DTB hits
system.cpu7.dtb.misses                              8                       # DTB misses
system.cpu7.dtb.accesses                    485875768                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                  1253543635                       # ITB inst hits
system.cpu7.itb.inst_misses                         4                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses              1253543639                       # ITB inst accesses
system.cpu7.itb.hits                       1253543635                       # DTB hits
system.cpu7.itb.misses                              4                       # DTB misses
system.cpu7.itb.accesses                   1253543639                       # DTB accesses
system.cpu7.numCycles                      6963268067                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                 1133604528                       # Number of instructions committed
system.cpu7.committedOps                   1214728217                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses           1174176777                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                   80961202                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     40552168                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                  1174176777                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads         1822298793                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         931198415                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads          4615846186                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          445361439                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    485888051                       # number of memory refs
system.cpu7.num_load_insts                  323875222                       # Number of load instructions
system.cpu7.num_store_insts                 162012829                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                6963268067                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.Branches                        121518896                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                728848265     60.00%     60.00% # Class of executed instruction
system.cpu7.op_class::IntMult                    8845      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                33      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu7.op_class::MemRead               323875222     26.66%     86.66% # Class of executed instruction
system.cpu7.op_class::MemWrite              162012829     13.34%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                1214745195                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            18977                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs         1253509694                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            18977                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         66054.154714                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       2507106247                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      2507106247                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst   1253524658                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total     1253524658                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst   1253524658                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total      1253524658                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst   1253524658                       # number of overall hits
system.cpu7.icache.overall_hits::total     1253524658                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst        18977                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        18977                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst        18977                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         18977                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst        18977                       # number of overall misses
system.cpu7.icache.overall_misses::total        18977                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    303951142                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    303951142                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    303951142                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    303951142                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    303951142                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    303951142                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst   1253543635                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total   1253543635                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst   1253543635                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total   1253543635                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst   1253543635                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total   1253543635                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000015                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000015                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 16016.817305                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16016.817305                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 16016.817305                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16016.817305                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 16016.817305                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16016.817305                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst        18977                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        18977                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst        18977                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        18977                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst        18977                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        18977                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst    265711858                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    265711858                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst    265711858                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    265711858                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst    265711858                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    265711858                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 14001.784160                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 14001.784160                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 14001.784160                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 14001.784160                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 14001.784160                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 14001.784160                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry              2635                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements             1754                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          243.280428                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             191046                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1754                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           108.920182                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   243.280428                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.950314                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.950314                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        890855147                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       890855147                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data    283411428                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      283411428                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data    162003278                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     162003278                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data         1884                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         1884                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data         1993                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1993                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         1936                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1936                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data    445414706                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       445414706                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data    445416590                       # number of overall hits
system.cpu7.dcache.overall_hits::total      445416590                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data         3883                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3883                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          975                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          975                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           37                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           48                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           95                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data         4858                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          4858                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data         4895                       # number of overall misses
system.cpu7.dcache.overall_misses::total         4895                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     40853825                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     40853825                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data     21439999                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     21439999                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       550998                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       550998                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data      4410490                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      4410490                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     62293824                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     62293824                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     62293824                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     62293824                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data    283415311                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    283415311                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data    162004253                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    162004253                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data         1921                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         1921                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data         2041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data         2031                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         2031                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data    445419564                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    445419564                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data    445421485                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    445421485                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.000014                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.000006                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.019261                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.019261                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.023518                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.023518                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.046775                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.046775                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.000011                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.000011                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 10521.201391                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 10521.201391                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 21989.742564                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 21989.742564                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 11479.125000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 11479.125000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 46426.210526                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 46426.210526                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 12822.936188                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 12822.936188                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 12726.011032                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 12726.011032                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          627                       # number of writebacks
system.cpu7.dcache.writebacks::total              627                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           37                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data         3883                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3883                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          975                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          975                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           37                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data           11                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           95                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data         4858                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4858                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data         4895                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4895                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data     32933175                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     32933175                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data     19489001                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     19489001                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       447502                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       447502                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        92500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        92500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data      4216510                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      4216510                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     52422176                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     52422176                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     52869678                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     52869678                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data 1700797962251                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total 1700797962251                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data     79214500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total     79214500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data 1700877176751                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total 1700877176751                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.019261                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.019261                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.005390                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.005390                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.046775                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.046775                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.000011                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.000011                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data  8481.373938                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  8481.373938                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 19988.718974                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 19988.718974                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 12094.648649                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 12094.648649                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  8409.090909                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8409.090909                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 44384.315789                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 44384.315789                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 10790.896665                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 10790.896665                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 10800.751379                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 10800.751379                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry           1268214                       # Number of times sendTimingReq failed
sim_ticks.host 3481634033000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -59483289.600000
system.mem_ctrls.total_actEnergy                       59555865.600000
system.pim_vault_ctrls.total_actEnergy                       -147848783241.599976
system.pim_vault_ctrls.total_actEnergy                       171863318592.000000
system.mem_ctrls.total_preEnergy                       -40127616.000000
system.mem_ctrls.total_preEnergy                       40176576.000000
system.pim_vault_ctrls.total_preEnergy                       -99739258536.000000
system.pim_vault_ctrls.total_preEnergy                       115939540320.000000
system.mem_ctrls.total_readEnergy                       -226582387.200000
system.mem_ctrls.total_readEnergy                       226694208.000000
system.pim_vault_ctrls.total_readEnergy                       -228848690803.200012
system.pim_vault_ctrls.total_readEnergy                       265997345702.400024
system.mem_ctrls.total_writeEnergy                       -101301995.520000
system.mem_ctrls.total_writeEnergy                       101530920.960000
system.pim_vault_ctrls.total_writeEnergy                       -962292648.960000
system.pim_vault_ctrls.total_writeEnergy                       962443607.040000
system.mem_ctrls.total_refreshEnergy                       -12217744004874.244141
system.mem_ctrls.total_refreshEnergy                       14137101326131.191406
system.pim_vault_ctrls.total_refreshEnergy                       -12217744004874.244141
system.pim_vault_ctrls.total_refreshEnergy                       14137101326131.191406
system.mem_ctrls.total_actBackEnergy                       -3547616754058.560059
system.mem_ctrls.total_actBackEnergy                       4104829195142.400391
system.pim_vault_ctrls.total_actBackEnergy                       -7462060208562.240234
system.pim_vault_ctrls.total_actBackEnergy                       8654382326433.602539
system.mem_ctrls.total_preBackEnergy                       -39440010262128.000000
system.mem_ctrls.total_preBackEnergy                       45635964441024.000000
system.pim_vault_ctrls.total_preBackEnergy                       -36006287933616.000000
system.pim_vault_ctrls.total_preBackEnergy                       41645128360944.000000
total_sim_seconds                       3.48163
system.cpu.totalNumCycles                       55675434874.000000
system.pim.totalNumCycles                       6963268065.000000
system.cpu.totalIdleCycles                       97216867.364609
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       9376921178.000000
system.pim.int_instructions                       338553123.000000
system.cpu.fp_instructions                       657.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       970431071.000000
system.pim.branch_instructions                       37843635.000000
system.cpu.load_instructions                       2586450465.000000
system.pim.load_instructions                       224736028.000000
system.cpu.store_instructions                       1293854042.000000
system.pim.store_instructions                       75102739.000000
system.cpu.committed_instructions                       9052872818.000000
system.pim.committed_instructions                       376333990.000000
system.cpu.int_regfile_reads                       14552883449.000000
system.pim.int_regfile_reads                       750797279.000000
system.cpu.int_regfile_writes                       7436513196.000000
system.pim.int_regfile_writes                       225642723.000000
system.cpu.float_regfile_reads                       593.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       646548676.000000
system.pim.function_calls                       23506.000000
system.cpu.ialu_accesses                       9376921178.000000
system.pim.ialu_accesses                       338553123.000000
system.cpu.fpu_accesses                       657.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       10006783864.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       6.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       10006783858.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       156720.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       2263339981.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       1293782213.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       3880200903.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       25.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       39134.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       15603.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       1292327640
system.mem_ctrls.total_reads                       28.000000
system.pim_vault_ctrls.total_reads                       74424839.000000
system.mem_ctrls.total_writes                       64.000000
system.pim_vault_ctrls.total_writes                       439.000000
system.mem_ctrls.activations                       120.000000
system.pim_vault_ctrls.activations                       39706573.000000
system.mem_ctrls.total_readRowHits                       196.000000
system.pim_vault_ctrls.total_readRowHits                       34710137.000000
system.mem_ctrls.total_writeRowHits                       460.000000
system.pim_vault_ctrls.total_writeRowHits                       30.000000
system.smcxbar.reads_from_pim                       323006521.000000
                       0.000000
system.smcxbar.writes_to_pim                       12601.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       646038212.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
