--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DCE_Q818.twx DCE_Q818.ncd -o DCE_Q818.twr DCE_Q818.pcf
-ucf przypisanie_pinow.ucf

Design file:              DCE_Q818.ncd
Physical constraint file: DCE_Q818.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CPU_clock_IBUF1" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1452 paths analyzed, 232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.614ns.
--------------------------------------------------------------------------------

Paths for end point U2/U1/r_RX_Byte_2 (SLICE_X6Y21.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/r_Clk_Count_2 (FF)
  Destination:          U2/U1/r_RX_Byte_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.239 - 0.274)
  Source Clock:         CPU_clock_IBUF rising at 0.000ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/U1/r_Clk_Count_2 to U2/U1/r_RX_Byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y12.YQ       Tcko                  0.596   U2/U1/r_Clk_Count<3>
                                                       U2/U1/r_Clk_Count_2
    SLICE_X3Y14.G2       net (fanout=4)        1.064   U2/U1/r_Clk_Count<2>
    SLICE_X3Y14.COUT     Topcyg                1.009   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_lut<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.COUT     Tbyp                  0.130   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.XB       Tcinxb                0.216   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X0Y23.G3       net (fanout=7)        0.665   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X0Y23.Y        Tilo                  0.616   U2/U1/r_RX_Byte_4_not0001
                                                       U2/U1/r_RX_Byte_0_not000111
    SLICE_X5Y20.F3       net (fanout=4)        0.525   U2/U1/N5
    SLICE_X5Y20.X        Tilo                  0.562   U2/U1/r_RX_Byte_2_not0001
                                                       U2/U1/r_RX_Byte_2_not00011
    SLICE_X6Y21.CE       net (fanout=1)        1.041   U2/U1/r_RX_Byte_2_not0001
    SLICE_X6Y21.CLK      Tceck                 0.155   U2/U1/r_RX_Byte<2>
                                                       U2/U1/r_RX_Byte_2
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (3.284ns logic, 3.295ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/r_Clk_Count_5 (FF)
  Destination:          U2/U1/r_RX_Byte_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.040ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.239 - 0.274)
  Source Clock:         CPU_clock_IBUF rising at 0.000ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/U1/r_Clk_Count_5 to U2/U1/r_RX_Byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y13.XQ       Tcko                  0.521   U2/U1/r_Clk_Count<5>
                                                       U2/U1/r_Clk_Count_5
    SLICE_X3Y15.F1       net (fanout=4)        0.713   U2/U1/r_Clk_Count<5>
    SLICE_X3Y15.COUT     Topcyf                1.026   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_lut<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.XB       Tcinxb                0.216   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X0Y23.G3       net (fanout=7)        0.665   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X0Y23.Y        Tilo                  0.616   U2/U1/r_RX_Byte_4_not0001
                                                       U2/U1/r_RX_Byte_0_not000111
    SLICE_X5Y20.F3       net (fanout=4)        0.525   U2/U1/N5
    SLICE_X5Y20.X        Tilo                  0.562   U2/U1/r_RX_Byte_2_not0001
                                                       U2/U1/r_RX_Byte_2_not00011
    SLICE_X6Y21.CE       net (fanout=1)        1.041   U2/U1/r_RX_Byte_2_not0001
    SLICE_X6Y21.CLK      Tceck                 0.155   U2/U1/r_RX_Byte<2>
                                                       U2/U1/r_RX_Byte_2
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (3.096ns logic, 2.944ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/r_Clk_Count_4 (FF)
  Destination:          U2/U1/r_RX_Byte_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.956ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.239 - 0.274)
  Source Clock:         CPU_clock_IBUF rising at 0.000ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/U1/r_Clk_Count_4 to U2/U1/r_RX_Byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y13.YQ       Tcko                  0.596   U2/U1/r_Clk_Count<5>
                                                       U2/U1/r_Clk_Count_4
    SLICE_X3Y14.G3       net (fanout=4)        0.441   U2/U1/r_Clk_Count<4>
    SLICE_X3Y14.COUT     Topcyg                1.009   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_lut<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.COUT     Tbyp                  0.130   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.XB       Tcinxb                0.216   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X0Y23.G3       net (fanout=7)        0.665   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X0Y23.Y        Tilo                  0.616   U2/U1/r_RX_Byte_4_not0001
                                                       U2/U1/r_RX_Byte_0_not000111
    SLICE_X5Y20.F3       net (fanout=4)        0.525   U2/U1/N5
    SLICE_X5Y20.X        Tilo                  0.562   U2/U1/r_RX_Byte_2_not0001
                                                       U2/U1/r_RX_Byte_2_not00011
    SLICE_X6Y21.CE       net (fanout=1)        1.041   U2/U1/r_RX_Byte_2_not0001
    SLICE_X6Y21.CLK      Tceck                 0.155   U2/U1/r_RX_Byte<2>
                                                       U2/U1/r_RX_Byte_2
    -------------------------------------------------  ---------------------------
    Total                                      5.956ns (3.284ns logic, 2.672ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point U2/U1/r_RX_Byte_1 (SLICE_X1Y22.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/r_Clk_Count_2 (FF)
  Destination:          U2/U1/r_RX_Byte_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.433ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.259 - 0.274)
  Source Clock:         CPU_clock_IBUF rising at 0.000ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/U1/r_Clk_Count_2 to U2/U1/r_RX_Byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y12.YQ       Tcko                  0.596   U2/U1/r_Clk_Count<3>
                                                       U2/U1/r_Clk_Count_2
    SLICE_X3Y14.G2       net (fanout=4)        1.064   U2/U1/r_Clk_Count<2>
    SLICE_X3Y14.COUT     Topcyg                1.009   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_lut<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.COUT     Tbyp                  0.130   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.XB       Tcinxb                0.216   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X2Y24.G3       net (fanout=7)        1.151   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X2Y24.Y        Tilo                  0.616   U2/U1/r_RX_Byte_5_not0001
                                                       U2/U1/r_Bit_Index_mux0001<1>31
    SLICE_X0Y24.G2       net (fanout=2)        0.373   U2/U1/N10
    SLICE_X0Y24.Y        Tilo                  0.616   U2/U1/r_RX_Byte_1_not0001
                                                       U2/U1/r_RX_Byte_1_not00011
    SLICE_X1Y22.CE       net (fanout=1)        0.507   U2/U1/r_RX_Byte_1_not0001
    SLICE_X1Y22.CLK      Tceck                 0.155   U2/U1/r_RX_Byte<1>
                                                       U2/U1/r_RX_Byte_1
    -------------------------------------------------  ---------------------------
    Total                                      6.433ns (3.338ns logic, 3.095ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/r_Clk_Count_5 (FF)
  Destination:          U2/U1/r_RX_Byte_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.894ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.259 - 0.274)
  Source Clock:         CPU_clock_IBUF rising at 0.000ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/U1/r_Clk_Count_5 to U2/U1/r_RX_Byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y13.XQ       Tcko                  0.521   U2/U1/r_Clk_Count<5>
                                                       U2/U1/r_Clk_Count_5
    SLICE_X3Y15.F1       net (fanout=4)        0.713   U2/U1/r_Clk_Count<5>
    SLICE_X3Y15.COUT     Topcyf                1.026   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_lut<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.XB       Tcinxb                0.216   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X2Y24.G3       net (fanout=7)        1.151   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X2Y24.Y        Tilo                  0.616   U2/U1/r_RX_Byte_5_not0001
                                                       U2/U1/r_Bit_Index_mux0001<1>31
    SLICE_X0Y24.G2       net (fanout=2)        0.373   U2/U1/N10
    SLICE_X0Y24.Y        Tilo                  0.616   U2/U1/r_RX_Byte_1_not0001
                                                       U2/U1/r_RX_Byte_1_not00011
    SLICE_X1Y22.CE       net (fanout=1)        0.507   U2/U1/r_RX_Byte_1_not0001
    SLICE_X1Y22.CLK      Tceck                 0.155   U2/U1/r_RX_Byte<1>
                                                       U2/U1/r_RX_Byte_1
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (3.150ns logic, 2.744ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/r_Clk_Count_4 (FF)
  Destination:          U2/U1/r_RX_Byte_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.810ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.259 - 0.274)
  Source Clock:         CPU_clock_IBUF rising at 0.000ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/U1/r_Clk_Count_4 to U2/U1/r_RX_Byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y13.YQ       Tcko                  0.596   U2/U1/r_Clk_Count<5>
                                                       U2/U1/r_Clk_Count_4
    SLICE_X3Y14.G3       net (fanout=4)        0.441   U2/U1/r_Clk_Count<4>
    SLICE_X3Y14.COUT     Topcyg                1.009   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_lut<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.COUT     Tbyp                  0.130   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.XB       Tcinxb                0.216   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X2Y24.G3       net (fanout=7)        1.151   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X2Y24.Y        Tilo                  0.616   U2/U1/r_RX_Byte_5_not0001
                                                       U2/U1/r_Bit_Index_mux0001<1>31
    SLICE_X0Y24.G2       net (fanout=2)        0.373   U2/U1/N10
    SLICE_X0Y24.Y        Tilo                  0.616   U2/U1/r_RX_Byte_1_not0001
                                                       U2/U1/r_RX_Byte_1_not00011
    SLICE_X1Y22.CE       net (fanout=1)        0.507   U2/U1/r_RX_Byte_1_not0001
    SLICE_X1Y22.CLK      Tceck                 0.155   U2/U1/r_RX_Byte<1>
                                                       U2/U1/r_RX_Byte_1
    -------------------------------------------------  ---------------------------
    Total                                      5.810ns (3.338ns logic, 2.472ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point U2/U1/r_RX_Byte_3 (SLICE_X4Y20.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/r_Clk_Count_2 (FF)
  Destination:          U2/U1/r_RX_Byte_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.377ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.231 - 0.274)
  Source Clock:         CPU_clock_IBUF rising at 0.000ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/U1/r_Clk_Count_2 to U2/U1/r_RX_Byte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y12.YQ       Tcko                  0.596   U2/U1/r_Clk_Count<3>
                                                       U2/U1/r_Clk_Count_2
    SLICE_X3Y14.G2       net (fanout=4)        1.064   U2/U1/r_Clk_Count<2>
    SLICE_X3Y14.COUT     Topcyg                1.009   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_lut<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.COUT     Tbyp                  0.130   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.XB       Tcinxb                0.216   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X3Y24.G2       net (fanout=7)        1.203   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X3Y24.Y        Tilo                  0.561   U2/U1/r_RX_Byte_7_not0001
                                                       U2/U1/r_Bit_Index_mux0001<0>21
    SLICE_X1Y23.F4       net (fanout=4)        0.363   U2/U1/N4
    SLICE_X1Y23.X        Tilo                  0.562   U2/U1/r_RX_Byte_3_not0001
                                                       U2/U1/r_RX_Byte_3_not00011
    SLICE_X4Y20.CE       net (fanout=1)        0.518   U2/U1/r_RX_Byte_3_not0001
    SLICE_X4Y20.CLK      Tceck                 0.155   U2/U1/r_RX_Byte<3>
                                                       U2/U1/r_RX_Byte_3
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (3.229ns logic, 3.148ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/r_Clk_Count_5 (FF)
  Destination:          U2/U1/r_RX_Byte_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.231 - 0.274)
  Source Clock:         CPU_clock_IBUF rising at 0.000ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/U1/r_Clk_Count_5 to U2/U1/r_RX_Byte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y13.XQ       Tcko                  0.521   U2/U1/r_Clk_Count<5>
                                                       U2/U1/r_Clk_Count_5
    SLICE_X3Y15.F1       net (fanout=4)        0.713   U2/U1/r_Clk_Count<5>
    SLICE_X3Y15.COUT     Topcyf                1.026   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_lut<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.XB       Tcinxb                0.216   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X3Y24.G2       net (fanout=7)        1.203   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X3Y24.Y        Tilo                  0.561   U2/U1/r_RX_Byte_7_not0001
                                                       U2/U1/r_Bit_Index_mux0001<0>21
    SLICE_X1Y23.F4       net (fanout=4)        0.363   U2/U1/N4
    SLICE_X1Y23.X        Tilo                  0.562   U2/U1/r_RX_Byte_3_not0001
                                                       U2/U1/r_RX_Byte_3_not00011
    SLICE_X4Y20.CE       net (fanout=1)        0.518   U2/U1/r_RX_Byte_3_not0001
    SLICE_X4Y20.CLK      Tceck                 0.155   U2/U1/r_RX_Byte<3>
                                                       U2/U1/r_RX_Byte_3
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (3.041ns logic, 2.797ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U1/r_Clk_Count_4 (FF)
  Destination:          U2/U1/r_RX_Byte_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.754ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.231 - 0.274)
  Source Clock:         CPU_clock_IBUF rising at 0.000ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U2/U1/r_Clk_Count_4 to U2/U1/r_RX_Byte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y13.YQ       Tcko                  0.596   U2/U1/r_Clk_Count<5>
                                                       U2/U1/r_Clk_Count_4
    SLICE_X3Y14.G3       net (fanout=4)        0.441   U2/U1/r_Clk_Count<4>
    SLICE_X3Y14.COUT     Topcyg                1.009   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_lut<1>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<1>
    SLICE_X3Y15.COUT     Tbyp                  0.130   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<2>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.CIN      net (fanout=1)        0.000   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<3>
    SLICE_X3Y16.XB       Tcinxb                0.216   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
                                                       U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X3Y24.G2       net (fanout=7)        1.203   U2/U1/Mcompar_r_SM_Main_cmp_lt0000_cy<4>
    SLICE_X3Y24.Y        Tilo                  0.561   U2/U1/r_RX_Byte_7_not0001
                                                       U2/U1/r_Bit_Index_mux0001<0>21
    SLICE_X1Y23.F4       net (fanout=4)        0.363   U2/U1/N4
    SLICE_X1Y23.X        Tilo                  0.562   U2/U1/r_RX_Byte_3_not0001
                                                       U2/U1/r_RX_Byte_3_not00011
    SLICE_X4Y20.CE       net (fanout=1)        0.518   U2/U1/r_RX_Byte_3_not0001
    SLICE_X4Y20.CLK      Tceck                 0.155   U2/U1/r_RX_Byte<3>
                                                       U2/U1/r_RX_Byte_3
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (3.229ns logic, 2.525ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CPU_clock_IBUF1" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U3/counter_1 (SLICE_X21Y11.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/counter_1 (FF)
  Destination:          U3/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_o rising at 83.333ns
  Destination Clock:    clock_o rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U3/counter_1 to U3/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.YQ      Tcko                  0.419   U3/counter<0>
                                                       U3/counter_1
    SLICE_X21Y11.G4      net (fanout=5)        0.260   U3/counter<1>
    SLICE_X21Y11.CLK     Tckg        (-Th)    -0.406   U3/counter<0>
                                                       U3/Mcount_counter_xor<1>11
                                                       U3/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.825ns logic, 0.260ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/r_TX_Done (SLICE_X15Y22.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/r_TX_Done (FF)
  Destination:          U2/U2/r_TX_Done (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.103ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CPU_clock_IBUF rising at 83.333ns
  Destination Clock:    CPU_clock_IBUF rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U2/U2/r_TX_Done to U2/U2/r_TX_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.YQ      Tcko                  0.419   U2/U2/r_TX_Done
                                                       U2/U2/r_TX_Done
    SLICE_X15Y22.G4      net (fanout=2)        0.278   U2/U2/r_TX_Done
    SLICE_X15Y22.CLK     Tckg        (-Th)    -0.406   U2/U2/r_TX_Done
                                                       U2/U2/r_TX_Done_mux00001
                                                       U2/U2/r_TX_Done
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.825ns logic, 0.278ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point U3/counter_0 (SLICE_X21Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/counter_0 (FF)
  Destination:          U3/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_o rising at 83.333ns
  Destination Clock:    clock_o rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U3/counter_0 to U3/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.XQ      Tcko                  0.396   U3/counter<0>
                                                       U3/counter_0
    SLICE_X21Y11.BX      net (fanout=6)        0.643   U3/counter<0>
    SLICE_X21Y11.CLK     Tckdi       (-Th)    -0.082   U3/counter<0>
                                                       U3/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.478ns logic, 0.643ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CPU_clock_IBUF1" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 80.208ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.125ns (320.000MHz) ()
  Physical resource: U4/Mram_RAM/CLKA
  Logical resource: U4/Mram_RAM/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clock_o
--------------------------------------------------------------------------------
Slack: 80.570ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: U5/Mrom__varindex00001/CLKA
  Logical resource: U5/Mrom__varindex00001/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: CPU_clock_IBUF
--------------------------------------------------------------------------------
Slack: 80.570ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: U5/Mrom__varindex00002/CLKA
  Logical resource: U5/Mrom__varindex00002/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: CPU_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CPU_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CPU_clock      |    6.614|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1452 paths, 0 nets, and 524 connections

Design statistics:
   Minimum period:   6.614ns{1}   (Maximum frequency: 151.194MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 06 14:06:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



