INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
0 0 0 0 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 54 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 17 12:24:45 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer2_out_group [add_wave_group layer2_out(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3_V_ap_vld -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3_V -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2_V_ap_vld -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2_V -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1_V_ap_vld -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1_V -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0_V_ap_vld -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0_V -into $layer2_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set dense_1_input_group [add_wave_group dense_1_input(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/dense_1_input_V -into $dense_1_input_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/dense_1_input_V_ap_vld -into $dense_1_input_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_dense_1_input_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer2_out_group [add_wave_group layer2_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_3_V_ap_vld -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_3_V -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_2_V_ap_vld -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_2_V -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_1_V_ap_vld -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_1_V -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_0_V_ap_vld -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_0_V -into $tb_layer2_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_dense_1_input_group [add_wave_group dense_1_input(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/dense_1_input_V -into $tb_dense_1_input_group -radix hex
## add_wave /apatb_myproject_top/dense_1_input_V_ap_vld -into $tb_dense_1_input_group -color #ffff00 -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "138000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 157500 ps : File "/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 594
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec 17 12:24:54 2021...
INFO: Unable to open input/predictions file, using default input.
0 0 0 0 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
