/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis  -sap  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.sap  -otap  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.tap  -omap  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.map   -part MPFS025T  -package FCVG484  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synlog/report/top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/scratchproject.prs  -multisrs  -ovm  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.vm   -freq 100.000   -tcl  /home/jessica/GITHUB/EchoCore/ultrasound/libero/designer/top/synthesis.fdc  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/top_prem.srd  -devicelib  /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/syntmp/top.plg  -osyn  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.srm  -prjdir  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/  -prjname  top_syn  -log  /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synlog/top_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../top.sap -otap ../top.tap -omap ../top.map -part MPFS025T -package FCVG484 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../top.vm -freq 100.000 -tcl ../../designer/top/synthesis.fdc ../synwork/top_prem.srd -devicelib /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v -ologparam top.plg -osyn ../top.srm -prjdir ../ -prjname top_syn -log ../synlog/top_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:20
file:../top.sap|io:o|time:1757015702|size:11008|exec:0|csum:
file:../top.tap|io:o|time:0|size:-1|exec:0|csum:
file:../top.map|io:o|time:1757015722|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1757015694|size:7961|exec:0|csum:
file:../top.vm|io:o|time:1757015721|size:2038561|exec:0|csum:
file:../../designer/top/synthesis.fdc|io:i|time:1757015693|size:60|exec:0|csum:50551BC44C89A67B8804351362EA5735
file:../synwork/top_prem.srd|io:i|time:1757015701|size:505168|exec:0|csum:09BE481F979D4247C11F540EB1348E2B
file:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v|io:i|time:1721922091|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:top.plg|io:o|time:1757015722|size:13565|exec:0|csum:
file:../top.srm|io:o|time:1757015722|size:13287|exec:0|csum:
file:../synlog/top_fpga_mapper.srr|io:o|time:1757015722|size:120109|exec:0|csum:
file:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/linux_a_64/m_generic|io:i|time:1721924138|size:124847304|exec:1|csum:4E816089C12F3CAAA8E7B79FDFF84A73
file:/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/m_generic|io:i|time:1721922421|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
