

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Fri Oct 21 22:29:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        cordic_optimized2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_45_1_fu_98  |cordiccart2pol_Pipeline_VITIS_LOOP_45_1  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    115|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     228|    539|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     37|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     283|    691|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                    |control_s_axi                            |        0|   0|  125|  170|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_45_1_fu_98  |cordiccart2pol_Pipeline_VITIS_LOOP_45_1  |        0|   0|  103|  369|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        0|   0|  228|  539|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------+-------------------------+-----------+
    |          Instance          |          Module         | Expression|
    +----------------------------+-------------------------+-----------+
    |mul_mul_16s_12ns_28_4_1_U6  |mul_mul_16s_12ns_28_4_1  |    i0 * i1|
    +----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |theta                  |         +|   0|  0|  23|          16|          16|
    |x_V_fu_116_p2          |         -|   0|  0|  23|           1|          16|
    |y_V_fu_122_p2          |         -|   0|  0|  23|           1|          16|
    |select_ln32_fu_160_p3  |    select|   0|  0|  14|           1|          14|
    |temp_V_fu_128_p3       |    select|   0|  0|  16|           1|          16|
    |y_V_5_fu_137_p3        |    select|   0|  0|  16|           1|          16|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 115|          21|          94|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   6|   0|    6|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_45_1_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |temp_V_reg_212                                                  |  16|   0|   16|          0|
    |y_V_5_reg_217                                                   |  16|   0|   16|          0|
    |y_read_reg_195                                                  |  16|   0|   16|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  55|   0|   55|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+--------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|         s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|         s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|         control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
+-----------------------+-----+-----+--------------+----------------+--------------+

