Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug 23 10:37:49 2024
| Host         : DESKTOP-K1GETB8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2c_txtld_top_control_sets_placed.rpt
| Design       : i2c_txtld_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |              75 |           29 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |              80 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | btn0/ed_clk/ff_old_reg_0                       | reset_p_IBUF     |                1 |              3 |
|  clk_IBUF_BUFG | i2c_lcd_send_byte_0/E[0]                       | reset_p_IBUF     |                2 |              4 |
|  clk_IBUF_BUFG | i2c_lcd_send_byte_0/send_reg[0]                | reset_p_IBUF     |                2 |              4 |
|  clk_IBUF_BUFG | btn0/ed_btn/E[0]                               | reset_p_IBUF     |                1 |              5 |
|  clk_IBUF_BUFG | i2c_lcd_send_byte_0/comm_go_edge/E[0]          | reset_p_IBUF     |                1 |              6 |
|  clk_IBUF_BUFG | i2c_lcd_send_byte_0/I2C_master_0/scl_edge/E[0] | reset_p_IBUF     |                2 |              7 |
|  clk_IBUF_BUFG | i2c_lcd_send_byte_0/data                       | reset_p_IBUF     |                4 |              7 |
|  clk_IBUF_BUFG | i2c_lcd_send_byte_0/send_reg_0[0]              |                  |                3 |              7 |
|  clk_IBUF_BUFG |                                                |                  |                6 |             18 |
| ~clk_IBUF_BUFG | i2c_lcd_send_byte_0/usec_clk/ed/ff_cur_reg_0   | reset_p_IBUF     |                6 |             22 |
| ~clk_IBUF_BUFG | usec_clk/ed/ff_cur_reg_0                       | reset_p_IBUF     |                6 |             22 |
|  clk_IBUF_BUFG |                                                | reset_p_IBUF     |               11 |             24 |
| ~clk_IBUF_BUFG |                                                | reset_p_IBUF     |               18 |             51 |
+----------------+------------------------------------------------+------------------+------------------+----------------+


