0.6
2019.1
May 24 2019
15:06:07
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v,1587013351,verilog,,,,testBench,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ALU.v,1586799821,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Parameters.v,ALU,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/BranchDecision.v,1586834459,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ControllerDecoder.v,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Parameters.v,BranchDecision,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/DataCache.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/DataExtend.v,,DataCache,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/NPCGenerator.v,,InstructionCache,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ControllerDecoder.v,1586922964,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Parameters.v,ControllerDecoder,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/DataExtend.v,1586850855,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/GeneralRegister.v,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Parameters.v,DataExtend,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v,,Addr_MEM,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v,,Ctrl_MEM,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v,,Reg2_MEM,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v,,Result_MEM,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/GeneralRegister.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Hazard.v,,RegisterFile,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Hazard.v,1586960527,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v,,HarzardUnit,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v,,Addr_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/BranchDecision.v,,BR_Target_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v,,Ctrl_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v,,Op1_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/PC.v,,Op2_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v,,PC_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v,,Reg2_EX,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v,1586784170,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ImmExtend.v,,IR_ID,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v,,PC_ID,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/ImmExtend.v,1586900334,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Parameters.v,ImmExtend,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v,,Addr_WB,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/DataCache.v,,Ctrl_WB,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v,1586758829,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v,,WB_Data_WB,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/NPCGenerator.v,1586953904,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v,,NPC_Generator,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/PC.v,1586772733,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v,,PC_IF,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/Parameters.v,1586758829,verilog,,,,,,,,,,,,
G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v,1586904302,verilog,,G:/ustc_ca2020_lab/RISCV_lab2/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v,,RV32ICore,,,,,,,,
