export declare const WORD_MAX = 65535;
export declare const BYTE_MAX = 255;
export declare const VBLANK_ISR_ADDR = 64;
export declare const LCDC_ISR_ADDR = 72;
export declare const TIMER_ISR_ADDR = 80;
export declare const IO_ISR_ADDR = 88;
export declare const HIGH_LOW_ISR_ADDR = 96;
export declare const INTERRUPT_VECTORS_START = 0;
export declare const INTERRUPT_VECTORS_END = 255;
export declare const CART_HEADER_START = 256;
export declare const CART_HEADER_END = 335;
export declare const CART_ROM_BANK0_START = 336;
export declare const CART_ROM_BANK0_END = 16383;
export declare const CART_ROM_SWITCH_BANK_START = 16384;
export declare const CART_ROM_SWITCH_BANK_END = 32767;
export declare const TILE_SET_0_START = 32768;
export declare const TILE_SET_0_END = 36863;
export declare const TILE_SET_1_START = 34816;
export declare const TILE_SET_1_END = 38911;
export declare const BG_MAP_DATA0_START = 38912;
export declare const BG_MAP_DATA0_END = 39935;
export declare const BG_MAP_DATA1_START = 39936;
export declare const BG_MAP_DATA1_END = 40959;
export declare const CART_RAM_START = 40960;
export declare const CART_RAM_END = 49151;
export declare const INTERNAL_RAM_BANK0_START = 49152;
export declare const INTERNAL_RAM_BANK0_END = 53247;
export declare const INTERNAL_RAM_SWITCH_BANK_START = 53248;
export declare const INTERNAL_RAM_SWITCH_BANK_END = 57343;
export declare const ECHO_RAM_START = 57344;
export declare const ECHO_RAM_END = 65023;
export declare const SPRITE_ATTRIBUTE_TABLE_START = 65024;
export declare const SPRITE_ATTRIBUTE_TABLE_END = 65183;
export declare const UNUSABLE_MEM_START = 65184;
export declare const UNUSABLE_MEM_END = 65279;
export declare const IO_PORTS_START = 65280;
export declare const IO_PORTS_END = 65407;
export declare const ZERO_PAGE_START = 65408;
export declare const ZERO_PAGE_END = 65534;
export declare const JOYPAD_REG = 65280;
export declare const SERIAL_DATA_REG = 65281;
export declare const SERIAL_CONTROL_REG = 65282;
export declare const DIV_REG = 65284;
export declare const TIMA_REG = 65285;
export declare const TMA_REG = 65286;
export declare const TIMER_CONTROL_REG = 65287;
export declare const INTERRUPT_FLAG_REG = 65295;
export declare const NR_10_REG = 65296;
export declare const NR_11_REG = 65297;
export declare const NR_12_REG = 65298;
export declare const NR_13_REG = 65298;
export declare const NR_14_REG = 65300;
export declare const NR_21_REG = 65302;
export declare const NR_22_REG = 65303;
export declare const NR_23_REG = 65304;
export declare const NR_24_REG = 65305;
export declare const NR_30_REG = 65306;
export declare const NR_31_REG = 65307;
export declare const NR_32_REG = 65308;
export declare const NR_33_REG = 65309;
export declare const NR_34_REG = 65310;
export declare const NR_41_REG = 65312;
export declare const NR_42_REG = 65313;
export declare const NR_43_REG = 65314;
export declare const NR_44_REG = 65315;
export declare const NR_50_REG = 65316;
export declare const NR_51_REG = 65317;
export declare const NR_52_REG = 65318;
export declare const WAVE_PATTERN_RAM_START = 65328;
export declare const WAVE_PATTERN_RAM_END = 65343;
export declare const LCDC_REG = 65344;
export declare const STAT_REG = 65345;
export declare const SCROLL_Y_REG = 65346;
export declare const SCROLL_X_REG = 65347;
export declare const LY_REG = 65348;
export declare const LYC_REG = 65349;
export declare const DMA_REG = 65350;
export declare const BGP_REF = 65351;
export declare const OBP0_REG = 65352;
export declare const OBP1_REG = 65353;
export declare const WY_REG = 65354;
export declare const WX_REG = 65355;
export declare const HDMA1_REG = 65361;
export declare const HDMA2_REG = 65362;
export declare const HDMA3_REG = 65363;
export declare const HDMA4_REG = 65364;
export declare const HDMA5_REG = 65365;
export declare const KEY1_REG = 65357;
export declare const VBANK_REG = 65359;
export declare const INFRARED_REG = 65366;
export declare const BGPI = 65384;
export declare const BGPD = 65385;
export declare const SPPI = 65386;
export declare const SPPD = 65387;
export declare const SRAM_BANK = 65392;
export declare const INTERRUPT_ENABLE_REG = 65535;
