set ::env(PROJECT_NAME) RC_tpu.16x16.int8
set ::env(DESIGN_TOP) matmul_16x16_systolic
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/RC_tpu.16x16.int8/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/RC_tpu.16x16.int8/rtl/tpu.16x16.int8.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) VTR_design
