include ../Makefile.defines.linux
OBJ=testMyConf.o 

testMyConf: $(OBJ)
	$(LINK) -o testMyConf $(OBJ)
$(OBJ): testMyConf.cpp 
	$(COMPILE) testMyConf.cpp
.PHONY:clean
clean:
	rm testMyConf $(OBJ)
