v 20010304
P 0 2000 300 2000 1
{
T 100 2050 5 8 1 1 0 0
pin1=1
}
T 360 2000 9 8 1 0 0 0
A
P 0 1700 200 1700 1
{
T 100 1750 5 8 1 1 0 0
pin2=2
}
T 360 1700 9 8 1 0 0 0
Ainv
P 0 1400 300 1400 1
{
T 100 1450 5 8 1 1 0 0
pin3=3
}
T 360 1400 9 8 1 0 0 0
B
V 250 1100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1100 200 1100 1
{
T 100 1150 5 8 1 1 0 0
pin4=4
}
T 360 500 9 8 1 0 0 0
Cinv
V 250 500 49 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 500 200 500 1
{
T 100 550 5 8 1 1 0 0
pin6=6
}
T 360 200 9 8 1 0 0 0
Vss
P 0 800 300 800 1
{
T 100 850 5 8 1 1 0 0
pin5=5
}
T 360 800 9 8 1 0 0 0
C
T 1660 200 9 8 1 0 0 6
Dinv
P 1800 200 2000 200 1
{
T 1785 250 5 8 1 1 0 0
pin8=8
}
T 360 1100 9 8 1 0 0 0
Binv
P 1700 2000 2000 2000 1
{
T 1785 2050 5 8 1 1 0 0
pin14=14
}
T 1660 2000 9 8 1 0 0 6
Vdd
P 1700 1700 2000 1700 1
{
T 1785 1750 5 8 1 1 0 0
pin13=13
}
T 1660 1700 9 8 1 0 0 6
F
V 1750 1400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 1400 2000 1400 1
{
T 1785 1450 5 8 1 1 0 0
pin12=12
}
T 1660 1400 9 8 1 0 0 6
Finv
P 1700 1100 2000 1100 1
{
T 1785 1150 5 8 1 1 0 0
pin11=11
}
T 1660 1100 9 8 1 0 0 6
E
V 1750 800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 800 2000 800 1
{
T 1785 850 5 8 1 1 0 0
pin10=10
}
T 1660 800 9 8 1 0 0 6
Einv
P 1700 500 2000 500 1
{
T 1785 550 5 8 1 1 0 0
pin9=9
}
T 1660 500 9 8 1 0 0 6
D
T 300 2340 9 10 1 0 0 0
4069UB
P 0 200 300 200 1
{
T 85 250 5 8 1 1 0 0
pin7=7
}
B 300 0 1400 2300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 2600 5 10 0 0 0 0
device=4069UB
T 1700 2400 8 10 1 1 0 6
uref=U?
V 250 1700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 1750 200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
