$date
	Thu Nov 22 19:16:40 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Status $end
$var wire 8 " Nulo [7:0] $end
$var wire 8 # C4 [7:0] $end
$var wire 8 $ C3 [7:0] $end
$var wire 8 % C2 [7:0] $end
$var wire 8 & C1 [7:0] $end
$var reg 1 ' Clock $end
$var reg 4 ( Digit [3:0] $end
$var reg 1 ) Finish $end
$var reg 1 * Valid $end
$scope module UrnaAUX $end
$var wire 1 ' Clock $end
$var wire 4 + Digit [3:0] $end
$var wire 1 ) Finish $end
$var wire 1 * Valid $end
$var reg 8 , C1 [7:0] $end
$var reg 8 - C2 [7:0] $end
$var reg 8 . C3 [7:0] $end
$var reg 8 / C4 [7:0] $end
$var reg 4 0 Estado [3:0] $end
$var reg 8 1 Nulo [7:0] $end
$var reg 1 ! Status $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
0*
0)
b0 (
0'
b0 &
b0 %
b0 $
b0 #
b0 "
x!
$end
#1
0!
1'
1)
#2
0'
0)
#3
1'
#4
0'
1*
#5
b1 0
1'
b11 (
b11 +
#6
0'
0*
#7
1'
#8
0'
1*
#9
b10 0
1'
b100 (
b100 +
#10
0'
0*
#11
1'
#12
0'
1*
#13
b100 0
1'
b1001 (
b1001 +
#14
0'
0*
#15
1'
#16
0'
1*
#17
1!
b1 &
b1 ,
1'
b100 (
b100 +
#18
0'
0*
#19
b0 0
0!
1'
1)
#20
0'
0)
#21
1'
#22
0'
1*
#23
b1 0
1'
b11 (
b11 +
#24
0'
0*
#25
1'
#26
0'
1*
#27
b10 0
1'
b100 (
b100 +
#28
0'
0*
#29
1'
#30
0'
1*
#31
b101 0
1'
b1000 (
b1000 +
#32
0'
0*
#33
1'
#34
0'
1*
#35
1!
b1 %
b1 -
1'
b101 (
b101 +
#36
0'
0*
#37
b0 0
0!
1'
1)
#38
0'
0)
#39
1'
#40
0'
1*
#41
b1 0
1'
b11 (
b11 +
#42
0'
0*
#43
1'
#44
0'
1*
#45
b10 0
1'
b100 (
b100 +
#46
0'
0*
#47
1'
#48
0'
1*
#49
b110 0
1'
b111 (
b111 +
#50
0'
0*
#51
1'
#52
0'
1*
#53
1!
b1 $
b1 .
1'
b10 (
b10 +
#54
0'
0*
#55
b0 0
0!
1'
1)
#56
0'
0)
#57
1'
#58
0'
1*
#59
b1 0
1'
b11 (
b11 +
#60
0'
0*
#61
1'
#62
0'
1*
#63
b11 0
1'
b101 (
b101 +
#64
0'
0*
#65
1'
#66
0'
1*
#67
b111 0
1'
b0 (
b0 +
#68
0'
0*
#69
1'
#70
0'
1*
#71
1!
b1 #
b1 /
1'
b100 (
b100 +
#72
0'
0*
#73
b0 0
0!
1'
1)
#74
0'
0)
#75
1'
#76
0'
1*
#77
b1 0
1'
b11 (
b11 +
#78
0'
0*
#79
1'
#80
0'
1*
#81
b1000 0
1'
b0 (
b0 +
#82
0'
0*
#83
1!
b1 "
b1 1
1'
#84
0'
1*
#85
b0 0
0!
1'
1)
#86
0'
0)
