Warning (10268): Verilog HDL information at FSM_Gato.sv(31): always construct contains both blocking and non-blocking assignments File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv Line: 31
Warning (10268): Verilog HDL information at FSM_Gato.sv(55): always construct contains both blocking and non-blocking assignments File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv Line: 55
