<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu9p-flga2104-2L-e</Part>
        <TopModelName>myproject</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>0.62</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.365</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>71</Best-caseLatency>
            <Average-caseLatency>71</Average-caseLatency>
            <Worst-caseLatency>76</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.355 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.355 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.380 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>23</min>
                    <max>24</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>23</Interval-min>
            <Interval-max>24</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>101</BRAM_18K>
            <DSP>0</DSP>
            <FF>46237</FF>
            <LUT>87253</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>Conv1D_1_input</name>
            <Object>Conv1D_1_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1350</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Conv1D_1_input_ap_vld</name>
            <Object>Conv1D_1_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer17_out</name>
            <Object>layer17_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer17_out_ap_vld</name>
            <Object>layer17_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>myproject</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_U0</InstName>
                    <ModuleName>conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>60</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_816</InstName>
                            <ModuleName>conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>816</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>call_ret_fill_buffer_fu_17409</InstName>
                                    <ModuleName>fill_buffer</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>17409</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>r_V_fu_19030_p2 r_V_104_fu_19061_p2 r_V_106_fu_19107_p2 r_V_107_fu_19138_p2 r_V_108_fu_19180_p2 mul_9s_6s_15_1_1_U63 mul_9s_6s_15_1_1_U48 mul_9s_8ns_16_1_1_U46 mul_9s_7s_16_1_1_U56 mul_9s_8s_16_1_1_U30 mul_9s_9s_16_1_1_U34 mul_9s_6ns_15_1_1_U74 mul_9s_6s_15_1_1_U32 mul_9s_7s_16_1_1_U67 mul_9s_8ns_16_1_1_U76 r_V_115_fu_17758_p2 mul_9s_8ns_16_1_1_U77 mul_9s_8ns_16_1_1_U69 mul_9s_6s_15_1_1_U37 mul_9s_8s_16_1_1_U49 mul_9s_7ns_16_1_1_U44 mul_9s_6s_15_1_1_U54 mul_9s_7ns_16_1_1_U24 mul_9s_6ns_15_1_1_U55 mul_9s_6s_15_1_1_U20 r_V_122_fu_17905_p2 mul_9s_6ns_15_1_1_U21 mul_9s_6s_15_1_1_U64 r_V_125_fu_19243_p2 mul_9s_7s_15_1_1_U22 mul_9s_7s_15_1_1_U41 r_V_128_fu_19263_p2 mul_9s_6ns_15_1_1_U75 mul_9s_7s_16_1_1_U33 mul_9s_6s_15_1_1_U59 mul_9s_6s_15_1_1_U51 mul_9s_6s_15_1_1_U40 mul_9s_8s_16_1_1_U70 r_V_135_fu_19348_p2 mul_9s_6ns_15_1_1_U71 r_V_137_fu_18068_p2 mul_9s_7ns_16_1_1_U47 mul_9s_7s_16_1_1_U36 r_V_140_fu_19390_p2 mul_9s_7ns_16_1_1_U28 r_V_142_fu_18169_p2 mul_9s_7s_16_1_1_U29 mul_9s_8ns_16_1_1_U72 mul_9s_9ns_16_1_1_U39 mul_9s_7ns_16_1_1_U31 mul_9s_8ns_16_1_1_U66 r_V_146_fu_18269_p2 mul_9s_8s_16_1_1_U25 mul_9s_6ns_15_1_1_U58 mul_9s_8s_16_1_1_U50 mul_9s_9ns_16_1_1_U26 mul_9s_8s_16_1_1_U18 mul_9s_9ns_16_1_1_U43 mul_9s_7ns_16_1_1_U53 mul_9s_7ns_16_1_1_U42 mul_9s_7s_16_1_1_U27 r_V_151_fu_18420_p2 mul_9s_7ns_16_1_1_U19 mul_9s_6s_15_1_1_U38 mul_9s_7ns_16_1_1_U45 r_V_155_fu_19435_p2 mul_9s_9ns_16_1_1_U73 mul_9s_8s_16_1_1_U65 mul_9s_7s_16_1_1_U23 mul_9s_7ns_16_1_1_U57 r_V_159_fu_18565_p2 mul_9s_9ns_16_1_1_U62 mul_9s_6s_15_1_1_U68 mul_9s_8s_16_1_1_U52 mul_9s_6s_15_1_1_U60 r_V_162_fu_19486_p2 sub_ln1273_29_fu_19517_p2 r_V_163_fu_19534_p2 mul_9s_6s_15_1_1_U61 mul_9s_6ns_15_1_1_U35 r_V_166_fu_19554_p2 r_V_167_fu_19585_p2 mul_9s_7s_15_1_1_U41 mul_9s_6s_15_1_1_U64 r_V_171_fu_18718_p2 mul_9s_7s_15_1_1_U22 r_V_173_fu_18750_p2 mul_9s_6s_15_1_1_U37 mul_9s_6s_15_1_1_U51 mul_9s_6ns_15_1_1_U35 add_ln813_fu_18770_p2 add_ln813_275_fu_18782_p2 add_ln813_288_fu_18854_p2 add_ln813_297_fu_18908_p2 add_ln813_298_fu_18914_p2 add_ln813_301_fu_19660_p2 add_ln813_308_fu_19678_p2 add_ln813_311_fu_19695_p2 add_ln813_314_fu_19713_p2 add_ln813_317_fu_19729_p2 add_ln813_320_fu_19751_p2 add_ln813_321_fu_19761_p2 add_ln813_324_fu_19776_p2 add_ln813_327_fu_18944_p2 add_ln813_332_fu_18974_p2 add_ln813_335_fu_19804_p2 add_ln813_342_fu_18980_p2 add_ln813_343_fu_19848_p2 add_ln813_350_fu_19864_p2 add_ln813_351_fu_19869_p2 add_ln813_354_fu_19887_p2 add_ln813_355_fu_19897_p2 add_ln813_362_fu_19010_p2 add_ln813_368_fu_19964_p2 add_ln813_369_fu_19974_p2 add_ln813_372_fu_19992_p2 i_part_fu_20361_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_U0</InstName>
                    <ModuleName>linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>66</ID>
                </Instance>
                <Instance>
                    <InstName>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_U0</InstName>
                    <ModuleName>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>270</ID>
                    <BindInstances>p_Val2_101_fu_1670_p2 add_ln856_fu_1676_p2 p_Val2_103_fu_1756_p2 add_ln856_50_fu_1762_p2 p_Val2_105_fu_1842_p2 add_ln856_51_fu_1848_p2 p_Val2_107_fu_1928_p2 add_ln856_52_fu_1934_p2 p_Val2_109_fu_2014_p2 add_ln856_53_fu_2020_p2 p_Val2_111_fu_2100_p2 add_ln856_54_fu_2106_p2 p_Val2_113_fu_2186_p2 add_ln856_55_fu_2192_p2 p_Val2_115_fu_2272_p2 add_ln856_56_fu_2278_p2 p_Val2_117_fu_2358_p2 add_ln856_57_fu_2364_p2 p_Val2_119_fu_2444_p2 add_ln856_58_fu_2450_p2 p_Val2_121_fu_2530_p2 add_ln856_59_fu_2536_p2 p_Val2_123_fu_2616_p2 add_ln856_60_fu_2622_p2 p_Val2_125_fu_2702_p2 add_ln856_61_fu_2708_p2 p_Val2_127_fu_2788_p2 add_ln856_62_fu_2794_p2 p_Val2_129_fu_2874_p2 add_ln856_63_fu_2880_p2 p_Val2_131_fu_2960_p2 add_ln856_64_fu_2966_p2 p_Val2_133_fu_3046_p2 add_ln856_65_fu_3052_p2 p_Val2_135_fu_3132_p2 add_ln856_66_fu_3138_p2 p_Val2_137_fu_3218_p2 add_ln856_67_fu_3224_p2 p_Val2_139_fu_3304_p2 add_ln856_68_fu_3310_p2 p_Val2_141_fu_3390_p2 add_ln856_69_fu_3396_p2 p_Val2_143_fu_3476_p2 add_ln856_70_fu_3482_p2 p_Val2_145_fu_3562_p2 add_ln856_71_fu_3568_p2 p_Val2_147_fu_3648_p2 add_ln856_72_fu_3654_p2 p_Val2_149_fu_3734_p2 add_ln856_73_fu_3740_p2 p_Val2_151_fu_3820_p2 add_ln856_74_fu_3826_p2 p_Val2_153_fu_3906_p2 add_ln856_75_fu_3912_p2 p_Val2_155_fu_3992_p2 add_ln856_76_fu_3998_p2 p_Val2_157_fu_4078_p2 add_ln856_77_fu_4084_p2 p_Val2_159_fu_4164_p2 add_ln856_78_fu_4170_p2 p_Val2_161_fu_4250_p2 add_ln856_79_fu_4256_p2 p_Val2_163_fu_4336_p2 add_ln856_80_fu_4342_p2 p_Val2_165_fu_4422_p2 add_ln856_81_fu_4428_p2 p_Val2_167_fu_4508_p2 add_ln856_82_fu_4514_p2 p_Val2_169_fu_4594_p2 add_ln856_83_fu_4600_p2 p_Val2_171_fu_4680_p2 add_ln856_84_fu_4686_p2 p_Val2_173_fu_4766_p2 add_ln856_85_fu_4772_p2 p_Val2_175_fu_4852_p2 add_ln856_86_fu_4858_p2 p_Val2_177_fu_4938_p2 add_ln856_87_fu_4944_p2 p_Val2_179_fu_5024_p2 add_ln856_88_fu_5030_p2 p_Val2_181_fu_5110_p2 add_ln856_89_fu_5116_p2 p_Val2_183_fu_5196_p2 add_ln856_90_fu_5202_p2 p_Val2_185_fu_5282_p2 add_ln856_91_fu_5288_p2 p_Val2_187_fu_5368_p2 add_ln856_92_fu_5374_p2 p_Val2_189_fu_5454_p2 add_ln856_93_fu_5460_p2 p_Val2_191_fu_5540_p2 add_ln856_94_fu_5546_p2 p_Val2_193_fu_5626_p2 add_ln856_95_fu_5632_p2 p_Val2_195_fu_5712_p2 add_ln856_96_fu_5718_p2 p_Val2_197_fu_5798_p2 add_ln856_97_fu_5804_p2 p_Val2_199_fu_5884_p2 add_ln856_98_fu_5890_p2 p_Val2_201_fu_5970_p2 add_ln856_99_fu_5976_p2 p_Val2_203_fu_6056_p2 add_ln856_100_fu_6062_p2 p_Val2_205_fu_6142_p2 add_ln856_101_fu_6148_p2 p_Val2_207_fu_6228_p2 add_ln856_102_fu_6234_p2 p_Val2_209_fu_6314_p2 add_ln856_103_fu_6320_p2 p_Val2_211_fu_6400_p2 add_ln856_104_fu_6406_p2 p_Val2_213_fu_6486_p2 add_ln856_105_fu_6492_p2 p_Val2_215_fu_6572_p2 add_ln856_106_fu_6578_p2 p_Val2_217_fu_6658_p2 add_ln856_107_fu_6664_p2 p_Val2_219_fu_6744_p2 add_ln856_108_fu_6750_p2 p_Val2_221_fu_6830_p2 add_ln856_109_fu_6836_p2 p_Val2_223_fu_6916_p2 add_ln856_110_fu_6922_p2 p_Val2_225_fu_7002_p2 add_ln856_111_fu_7008_p2 p_Val2_227_fu_7088_p2 add_ln856_112_fu_7094_p2 p_Val2_229_fu_7174_p2 add_ln856_113_fu_7180_p2 p_Val2_231_fu_7260_p2 add_ln856_114_fu_7266_p2 p_Val2_233_fu_7346_p2 add_ln856_115_fu_7352_p2 p_Val2_235_fu_7432_p2 add_ln856_116_fu_7438_p2 p_Val2_237_fu_7518_p2 add_ln856_117_fu_7524_p2 p_Val2_239_fu_7604_p2 add_ln856_118_fu_7610_p2 p_Val2_241_fu_7690_p2 add_ln856_119_fu_7696_p2 p_Val2_243_fu_7776_p2 add_ln856_120_fu_7782_p2 p_Val2_245_fu_7862_p2 add_ln856_121_fu_7868_p2 p_Val2_247_fu_7948_p2 add_ln856_122_fu_7954_p2 p_Val2_249_fu_8034_p2 add_ln856_123_fu_8040_p2 p_Val2_251_fu_8120_p2 add_ln856_124_fu_8126_p2 p_Val2_253_fu_8206_p2 add_ln856_125_fu_8212_p2 p_Val2_255_fu_8292_p2 add_ln856_126_fu_8298_p2 p_Val2_257_fu_8378_p2 add_ln856_127_fu_8384_p2 p_Val2_259_fu_8464_p2 add_ln856_128_fu_8470_p2 p_Val2_261_fu_8550_p2 add_ln856_129_fu_8556_p2 p_Val2_263_fu_8636_p2 add_ln856_130_fu_8642_p2 p_Val2_265_fu_8722_p2 add_ln856_131_fu_8728_p2 p_Val2_267_fu_8808_p2 add_ln856_132_fu_8814_p2 p_Val2_269_fu_8894_p2 add_ln856_133_fu_8900_p2 p_Val2_271_fu_8980_p2 add_ln856_134_fu_8986_p2 p_Val2_273_fu_9066_p2 add_ln856_135_fu_9072_p2 p_Val2_275_fu_9152_p2 add_ln856_136_fu_9158_p2 p_Val2_277_fu_9238_p2 add_ln856_137_fu_9244_p2 p_Val2_279_fu_9324_p2 add_ln856_138_fu_9330_p2 p_Val2_281_fu_9410_p2 add_ln856_139_fu_9416_p2 p_Val2_283_fu_9496_p2 add_ln856_140_fu_9502_p2 p_Val2_285_fu_9582_p2 add_ln856_141_fu_9588_p2 p_Val2_287_fu_9668_p2 add_ln856_142_fu_9674_p2 p_Val2_289_fu_9754_p2 add_ln856_143_fu_9760_p2 p_Val2_291_fu_9840_p2 add_ln856_144_fu_9846_p2 p_Val2_293_fu_9926_p2 add_ln856_145_fu_9932_p2 p_Val2_295_fu_10012_p2 add_ln856_146_fu_10018_p2 p_Val2_297_fu_10098_p2 add_ln856_147_fu_10104_p2 p_Val2_299_fu_10184_p2 add_ln856_148_fu_10190_p2 p_Val2_301_fu_10270_p2 add_ln856_149_fu_10276_p2 p_Val2_303_fu_10356_p2 add_ln856_150_fu_10362_p2 p_Val2_305_fu_10442_p2 add_ln856_151_fu_10448_p2 p_Val2_307_fu_10528_p2 add_ln856_152_fu_10534_p2 p_Val2_309_fu_10614_p2 add_ln856_153_fu_10620_p2 p_Val2_311_fu_10700_p2 add_ln856_154_fu_10706_p2 p_Val2_313_fu_10786_p2 add_ln856_155_fu_10792_p2 p_Val2_315_fu_10872_p2 add_ln856_156_fu_10878_p2 p_Val2_317_fu_10958_p2 add_ln856_157_fu_10964_p2 p_Val2_319_fu_11044_p2 add_ln856_158_fu_11050_p2 p_Val2_321_fu_11130_p2 add_ln856_159_fu_11136_p2 p_Val2_323_fu_11216_p2 add_ln856_160_fu_11222_p2 p_Val2_325_fu_11302_p2 add_ln856_161_fu_11308_p2 p_Val2_327_fu_11388_p2 add_ln856_162_fu_11394_p2 p_Val2_329_fu_11474_p2 add_ln856_163_fu_11480_p2 p_Val2_331_fu_11560_p2 add_ln856_164_fu_11566_p2 p_Val2_333_fu_11646_p2 add_ln856_165_fu_11652_p2 p_Val2_335_fu_11732_p2 add_ln856_166_fu_11738_p2 p_Val2_337_fu_11818_p2 add_ln856_167_fu_11824_p2 p_Val2_339_fu_11904_p2 add_ln856_168_fu_11910_p2 p_Val2_341_fu_11990_p2 add_ln856_169_fu_11996_p2 p_Val2_343_fu_12076_p2 add_ln856_170_fu_12082_p2 p_Val2_345_fu_12162_p2 add_ln856_171_fu_12168_p2 p_Val2_347_fu_12248_p2 add_ln856_172_fu_12254_p2 p_Val2_349_fu_12334_p2 add_ln856_173_fu_12340_p2 p_Val2_351_fu_12420_p2 add_ln856_174_fu_12426_p2 p_Val2_353_fu_12506_p2 add_ln856_175_fu_12512_p2 p_Val2_355_fu_12592_p2 add_ln856_176_fu_12598_p2 p_Val2_357_fu_12678_p2 add_ln856_177_fu_12684_p2 p_Val2_359_fu_12764_p2 add_ln856_178_fu_12770_p2 p_Val2_361_fu_12850_p2 add_ln856_179_fu_12856_p2 p_Val2_363_fu_12936_p2 add_ln856_180_fu_12942_p2 p_Val2_365_fu_13022_p2 add_ln856_181_fu_13028_p2 p_Val2_367_fu_13108_p2 add_ln856_182_fu_13114_p2 p_Val2_369_fu_13194_p2 add_ln856_183_fu_13200_p2 p_Val2_371_fu_13280_p2 add_ln856_184_fu_13286_p2 p_Val2_373_fu_13366_p2 add_ln856_185_fu_13372_p2 p_Val2_375_fu_13452_p2 add_ln856_186_fu_13458_p2 p_Val2_377_fu_13538_p2 add_ln856_187_fu_13544_p2 p_Val2_379_fu_13624_p2 add_ln856_188_fu_13630_p2 p_Val2_381_fu_13710_p2 add_ln856_189_fu_13716_p2 p_Val2_383_fu_13796_p2 add_ln856_190_fu_13802_p2 p_Val2_385_fu_13882_p2 add_ln856_191_fu_13888_p2 p_Val2_387_fu_13968_p2 add_ln856_192_fu_13974_p2 p_Val2_389_fu_14054_p2 add_ln856_193_fu_14060_p2 p_Val2_391_fu_14140_p2 add_ln856_194_fu_14146_p2 p_Val2_393_fu_14226_p2 add_ln856_195_fu_14232_p2 p_Val2_395_fu_14312_p2 add_ln856_196_fu_14318_p2 p_Val2_397_fu_14398_p2 add_ln856_197_fu_14404_p2 p_Val2_399_fu_14484_p2 add_ln856_198_fu_14490_p2 p_Val2_401_fu_14570_p2 add_ln856_199_fu_14576_p2 p_Val2_403_fu_14656_p2 add_ln856_200_fu_14662_p2 p_Val2_405_fu_14742_p2 add_ln856_201_fu_14748_p2 p_Val2_407_fu_14828_p2 add_ln856_202_fu_14834_p2 p_Val2_409_fu_14914_p2 add_ln856_203_fu_14920_p2 p_Val2_411_fu_15000_p2 add_ln856_204_fu_15006_p2 p_Val2_413_fu_15086_p2 add_ln856_205_fu_15092_p2 p_Val2_415_fu_15172_p2 add_ln856_206_fu_15178_p2 p_Val2_417_fu_15258_p2 add_ln856_207_fu_15264_p2 p_Val2_419_fu_15344_p2 add_ln856_208_fu_15350_p2 p_Val2_421_fu_15430_p2 add_ln856_209_fu_15436_p2 p_Val2_423_fu_15516_p2 add_ln856_210_fu_15522_p2 p_Val2_425_fu_15602_p2 add_ln856_211_fu_15608_p2 p_Val2_427_fu_15688_p2 add_ln856_212_fu_15694_p2 p_Val2_429_fu_15774_p2 add_ln856_213_fu_15780_p2 p_Val2_431_fu_15860_p2 add_ln856_214_fu_15866_p2 p_Val2_433_fu_15946_p2 add_ln856_215_fu_15952_p2 p_Val2_435_fu_16032_p2 add_ln856_216_fu_16038_p2 p_Val2_437_fu_16118_p2 add_ln856_217_fu_16124_p2 p_Val2_439_fu_16204_p2 add_ln856_218_fu_16210_p2 p_Val2_441_fu_16290_p2 add_ln856_219_fu_16296_p2 p_Val2_443_fu_16376_p2 add_ln856_220_fu_16382_p2 p_Val2_445_fu_16462_p2 add_ln856_221_fu_16468_p2 p_Val2_447_fu_16548_p2 add_ln856_222_fu_16554_p2 p_Val2_449_fu_16634_p2 add_ln856_223_fu_16640_p2 p_Val2_451_fu_16720_p2 add_ln856_224_fu_16726_p2 p_Val2_453_fu_16806_p2 add_ln856_225_fu_16812_p2 p_Val2_455_fu_16892_p2 add_ln856_226_fu_16898_p2 p_Val2_457_fu_16978_p2 add_ln856_227_fu_16984_p2 p_Val2_459_fu_17064_p2 add_ln856_228_fu_17070_p2 p_Val2_461_fu_17150_p2 add_ln856_229_fu_17156_p2 p_Val2_463_fu_17236_p2 add_ln856_230_fu_17242_p2 p_Val2_465_fu_17322_p2 add_ln856_231_fu_17328_p2 p_Val2_467_fu_17408_p2 add_ln856_232_fu_17414_p2 p_Val2_469_fu_17494_p2 add_ln856_233_fu_17500_p2 p_Val2_471_fu_17580_p2 add_ln856_234_fu_17586_p2 p_Val2_473_fu_17666_p2 add_ln856_235_fu_17672_p2 p_Val2_475_fu_17752_p2 add_ln856_236_fu_17758_p2 p_Val2_477_fu_17838_p2 add_ln856_237_fu_17844_p2 p_Val2_479_fu_17924_p2 add_ln856_238_fu_17930_p2 p_Val2_481_fu_18010_p2 add_ln856_239_fu_18016_p2 p_Val2_483_fu_18096_p2 add_ln856_240_fu_18102_p2 p_Val2_485_fu_18182_p2 add_ln856_241_fu_18188_p2 p_Val2_487_fu_18268_p2 add_ln856_242_fu_18274_p2 p_Val2_489_fu_18354_p2 add_ln856_243_fu_18360_p2 p_Val2_491_fu_18440_p2 add_ln856_244_fu_18446_p2 p_Val2_493_fu_18526_p2 add_ln856_245_fu_18532_p2 p_Val2_495_fu_18612_p2 add_ln856_246_fu_18618_p2 p_Val2_497_fu_18698_p2 add_ln856_247_fu_18704_p2 p_Val2_499_fu_18784_p2 add_ln856_248_fu_18790_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0</InstName>
                    <ModuleName>pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>474</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s_fu_1808</InstName>
                            <ModuleName>conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1808</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>call_ret_fill_buffer_1_fu_9273</InstName>
                                    <ModuleName>fill_buffer_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>9273</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>r_V_fu_10135_p2 r_V_31_fu_10162_p2 mul_9s_7ns_15_1_1_U922 mul_9s_6s_15_1_1_U927 mul_9s_7s_15_1_1_U926 r_V_35_fu_10200_p2 mul_9s_7s_15_1_1_U923 r_V_36_fu_10230_p2 r_V_37_fu_10257_p2 mul_9s_6s_15_1_1_U912 mul_9s_7ns_15_1_1_U913 r_V_39_fu_10295_p2 mul_9s_7s_15_1_1_U924 mul_9s_7ns_15_1_1_U911 r_V_43_fu_10391_p2 r_V_44_fu_10407_p2 r_V_46_fu_10445_p2 r_V_47_fu_10483_p2 mul_9s_6ns_15_1_1_U914 mul_9s_6ns_15_1_1_U918 r_V_50_fu_10521_p2 mul_9s_7ns_15_1_1_U920 r_V_52_fu_10559_p2 mul_9s_6ns_15_1_1_U925 r_V_54_fu_10597_p2 mul_9s_6s_15_1_1_U915 mul_9s_6ns_15_1_1_U921 mul_9s_7ns_15_1_1_U919 mul_9s_7s_15_1_1_U910 mul_9s_6ns_15_1_1_U916 mul_9s_6s_15_1_1_U917 r_V_60_fu_10631_p2 add_ln813_fu_10647_p2 add_ln813_244_fu_10673_p2 add_ln813_249_fu_10699_p2 add_ln813_250_fu_10704_p2 add_ln813_257_fu_10744_p2 add_ln813_258_fu_10749_p2 add_ln813_265_fu_10789_p2 add_ln813_266_fu_10794_p2 i_part_fu_10923_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_U0</InstName>
                    <ModuleName>linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>678</ID>
                </Instance>
                <Instance>
                    <InstName>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_U0</InstName>
                    <ModuleName>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>732</ID>
                    <BindInstances>p_Val2_2_fu_470_p2 add_ln856_fu_476_p2 p_Val2_4_fu_556_p2 add_ln856_1_fu_562_p2 p_Val2_6_fu_642_p2 add_ln856_2_fu_648_p2 p_Val2_8_fu_728_p2 add_ln856_3_fu_734_p2 p_Val2_10_fu_814_p2 add_ln856_4_fu_820_p2 p_Val2_12_fu_900_p2 add_ln856_5_fu_906_p2 p_Val2_14_fu_986_p2 add_ln856_6_fu_992_p2 p_Val2_16_fu_1072_p2 add_ln856_7_fu_1078_p2 p_Val2_18_fu_1158_p2 add_ln856_8_fu_1164_p2 p_Val2_20_fu_1244_p2 add_ln856_9_fu_1250_p2 p_Val2_22_fu_1330_p2 add_ln856_10_fu_1336_p2 p_Val2_24_fu_1416_p2 add_ln856_11_fu_1422_p2 p_Val2_26_fu_1502_p2 add_ln856_12_fu_1508_p2 p_Val2_28_fu_1588_p2 add_ln856_13_fu_1594_p2 p_Val2_30_fu_1674_p2 add_ln856_14_fu_1680_p2 p_Val2_32_fu_1760_p2 add_ln856_15_fu_1766_p2 p_Val2_34_fu_1846_p2 add_ln856_16_fu_1852_p2 p_Val2_36_fu_1932_p2 add_ln856_17_fu_1938_p2 p_Val2_38_fu_2018_p2 add_ln856_18_fu_2024_p2 p_Val2_40_fu_2104_p2 add_ln856_19_fu_2110_p2 p_Val2_42_fu_2190_p2 add_ln856_20_fu_2196_p2 p_Val2_44_fu_2276_p2 add_ln856_21_fu_2282_p2 p_Val2_46_fu_2362_p2 add_ln856_22_fu_2368_p2 p_Val2_48_fu_2448_p2 add_ln856_23_fu_2454_p2 p_Val2_50_fu_2534_p2 add_ln856_24_fu_2540_p2 p_Val2_52_fu_2620_p2 add_ln856_25_fu_2626_p2 p_Val2_54_fu_2706_p2 add_ln856_26_fu_2712_p2 p_Val2_56_fu_2792_p2 add_ln856_27_fu_2798_p2 p_Val2_58_fu_2878_p2 add_ln856_28_fu_2884_p2 p_Val2_60_fu_2964_p2 add_ln856_29_fu_2970_p2 p_Val2_62_fu_3050_p2 add_ln856_30_fu_3056_p2 p_Val2_64_fu_3136_p2 add_ln856_31_fu_3142_p2 p_Val2_66_fu_3222_p2 add_ln856_32_fu_3228_p2 p_Val2_68_fu_3308_p2 add_ln856_33_fu_3314_p2 p_Val2_70_fu_3394_p2 add_ln856_34_fu_3400_p2 p_Val2_72_fu_3480_p2 add_ln856_35_fu_3486_p2 p_Val2_74_fu_3566_p2 add_ln856_36_fu_3572_p2 p_Val2_76_fu_3652_p2 add_ln856_37_fu_3658_p2 p_Val2_78_fu_3738_p2 add_ln856_38_fu_3744_p2 p_Val2_80_fu_3824_p2 add_ln856_39_fu_3830_p2 p_Val2_82_fu_3910_p2 add_ln856_40_fu_3916_p2 p_Val2_84_fu_3996_p2 add_ln856_41_fu_4002_p2 p_Val2_86_fu_4082_p2 add_ln856_42_fu_4088_p2 p_Val2_88_fu_4168_p2 add_ln856_43_fu_4174_p2 p_Val2_90_fu_4254_p2 add_ln856_44_fu_4260_p2 p_Val2_92_fu_4340_p2 add_ln856_45_fu_4346_p2 p_Val2_94_fu_4426_p2 add_ln856_46_fu_4432_p2 p_Val2_96_fu_4512_p2 add_ln856_47_fu_4518_p2 p_Val2_98_fu_4598_p2 add_ln856_48_fu_4604_p2 p_Val2_100_fu_4684_p2 add_ln856_49_fu_4690_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_U0</InstName>
                    <ModuleName>dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>786</ID>
                    <BindInstances>mul_8s_8ns_15_1_1_U1480 empty_68_fu_4943_p2 mul_8s_8ns_15_1_1_U1482 empty_69_fu_4964_p2 mul_8s_8ns_15_1_1_U1484 empty_70_fu_4985_p2 mul_8s_8ns_15_1_1_U1486 empty_71_fu_5006_p2 mul_8s_8ns_15_1_1_U1488 empty_72_fu_5027_p2 mul_8s_8ns_15_1_1_U1490 empty_73_fu_5052_p2 mul_8s_8ns_15_1_1_U1492 empty_74_fu_5073_p2 mul_8s_8ns_15_1_1_U1494 mul_8s_8ns_15_1_1_U1496 empty_75_fu_5107_p2 mul_8s_8ns_15_1_1_U1498 empty_76_fu_5128_p2 mul_8s_8ns_15_1_1_U1499 empty_77_fu_5153_p2 mul_8s_8ns_15_1_1_U1500 empty_78_fu_5178_p2 mul_8s_8ns_15_1_1_U1501 empty_79_fu_5199_p2 mul_8s_8ns_15_1_1_U1502 empty_80_fu_5220_p2 mul_8s_8ns_15_1_1_U1503 empty_81_fu_5241_p2 mul_8s_8ns_15_1_1_U1504 mul_8s_8ns_15_1_1_U1505 empty_82_fu_5275_p2 mul_8s_8ns_15_1_1_U1506 empty_83_fu_5296_p2 mul_8s_8ns_15_1_1_U1507 empty_84_fu_5317_p2 mul_8s_8ns_15_1_1_U1508 empty_85_fu_5338_p2 mul_8s_8ns_15_1_1_U1509 empty_86_fu_5363_p2 mul_8s_8ns_15_1_1_U1510 empty_87_fu_5388_p2 mul_8s_8ns_15_1_1_U1511 empty_88_fu_5413_p2 mul_8s_8ns_15_1_1_U1512 mul_8s_8ns_15_1_1_U1513 empty_89_fu_5455_p2 mul_8s_8ns_15_1_1_U1514 empty_90_fu_5476_p2 mul_8s_8ns_15_1_1_U1515 empty_91_fu_5497_p2 mul_8s_8ns_15_1_1_U1516 empty_92_fu_5518_p2 mul_8s_8ns_15_1_1_U1517 empty_93_fu_5539_p2 mul_8s_8ns_15_1_1_U1518 empty_94_fu_5560_p2 mul_8s_8ns_15_1_1_U1519 empty_95_fu_5581_p2 mul_8s_8ns_15_1_1_U1520 mul_8s_8ns_15_1_1_U1521 empty_96_fu_5615_p2 mul_8s_8ns_15_1_1_U1522 empty_97_fu_5636_p2 mul_8s_8ns_15_1_1_U1523 empty_98_fu_5657_p2 mul_8s_8ns_15_1_1_U1524 empty_99_fu_5678_p2 mul_8s_8ns_15_1_1_U1525 empty_100_fu_5699_p2 mul_8s_8ns_15_1_1_U1526 empty_101_fu_5720_p2 mul_8s_8ns_15_1_1_U1527 empty_102_fu_5741_p2 mul_8s_8ns_15_1_1_U1528 mul_8s_8ns_15_1_1_U1529 empty_103_fu_5783_p2 mul_8s_8ns_15_1_1_U1530 empty_104_fu_5808_p2 mul_8s_8ns_15_1_1_U1531 empty_105_fu_5833_p2 mul_8s_8ns_15_1_1_U1532 empty_106_fu_5858_p2 mul_8s_8ns_15_1_1_U1533 empty_107_fu_5883_p2 mul_8s_8ns_15_1_1_U1534 empty_108_fu_5908_p2 mul_8s_8ns_15_1_1_U1535 empty_109_fu_5933_p2 mul_8s_8ns_15_1_1_U1536 mul_8s_8ns_15_1_1_U1537 empty_110_fu_5975_p2 mul_8s_8ns_15_1_1_U1538 mul_8s_8ns_15_1_1_U1539 empty_111_fu_6009_p2 mul_8s_8ns_15_1_1_U1540 empty_112_fu_6030_p2 mul_8s_8ns_15_1_1_U1541 empty_113_fu_6051_p2 mul_8s_8ns_15_1_1_U1542 empty_114_fu_6072_p2 mul_8s_8ns_15_1_1_U1543 empty_115_fu_6093_p2 mul_8s_8ns_15_1_1_U1544 mul_8s_8ns_15_1_1_U1545 empty_116_fu_6127_p2 mul_8s_8ns_15_1_1_U1546 empty_117_fu_6148_p2 mul_8s_8ns_15_1_1_U1547 empty_118_fu_6169_p2 mul_8s_8ns_15_1_1_U1548 empty_119_fu_6190_p2 mul_8s_8ns_15_1_1_U1549 empty_120_fu_6211_p2 mul_8s_8ns_15_1_1_U1550 empty_121_fu_6232_p2 mul_8s_8ns_15_1_1_U1551 empty_122_fu_6253_p2 mul_8s_8ns_15_1_1_U1552 mul_8s_8ns_15_1_1_U1553 empty_123_fu_6287_p2 mul_8s_8ns_15_1_1_U1554 empty_124_fu_6308_p2 mul_8s_8ns_15_1_1_U1555 empty_125_fu_6329_p2 mul_8s_8ns_15_1_1_U1556 empty_126_fu_6350_p2 mul_8s_8ns_15_1_1_U1557 empty_127_fu_6371_p2 mul_8s_8ns_15_1_1_U1558 empty_128_fu_6392_p2 mul_8s_8ns_15_1_1_U1559 empty_129_fu_6413_p2 mul_8s_8ns_15_1_1_U1560 mul_8s_8ns_15_1_1_U1561 empty_130_fu_6447_p2 mul_8s_8ns_15_1_1_U1562 empty_131_fu_6468_p2 mul_8s_8ns_15_1_1_U1563 empty_132_fu_6489_p2 mul_8s_8ns_15_1_1_U1564 empty_133_fu_6510_p2 mul_8s_8ns_15_1_1_U1565 empty_134_fu_6531_p2 mul_8s_8ns_15_1_1_U1566 empty_135_fu_6556_p2 mul_8s_8ns_15_1_1_U1567 empty_136_fu_6581_p2 mul_8s_8ns_15_1_1_U1568 mul_8s_8ns_15_1_1_U1569 empty_137_fu_6623_p2 mul_8s_8ns_15_1_1_U1570 empty_138_fu_6648_p2 mul_8s_8ns_15_1_1_U1571 empty_139_fu_6673_p2 mul_8s_8ns_15_1_1_U1572 empty_140_fu_6698_p2 mul_8s_8ns_15_1_1_U1573 empty_141_fu_6723_p2 mul_8s_8ns_15_1_1_U1574 empty_142_fu_6748_p2 mul_8s_8ns_15_1_1_U1575 empty_143_fu_6773_p2 mul_8s_8ns_15_1_1_U1576 mul_8s_8ns_15_1_1_U1577 empty_144_fu_6815_p2 mul_8s_8ns_15_1_1_U1578 empty_145_fu_6840_p2 mul_8s_8ns_15_1_1_U1579 empty_146_fu_6865_p2 mul_8s_8ns_15_1_1_U1580 empty_147_fu_6890_p2 mul_8s_8ns_15_1_1_U1581 empty_148_fu_6915_p2 mul_8s_8ns_15_1_1_U1582 empty_149_fu_6940_p2 mul_8s_8ns_15_1_1_U1583 empty_150_fu_6965_p2 mul_8s_8ns_15_1_1_U1584 mul_8s_8ns_15_1_1_U1585 empty_151_fu_7007_p2 mul_8s_8ns_15_1_1_U1586 empty_152_fu_7032_p2 mul_8s_8ns_15_1_1_U1587 empty_153_fu_7057_p2 mul_8s_8ns_15_1_1_U1588 mul_8s_8ns_15_1_1_U1589 mul_8s_8ns_15_1_1_U1590 empty_154_fu_7100_p2 mul_8s_8ns_15_1_1_U1591 empty_155_fu_7121_p2 mul_8s_8ns_15_1_1_U1592 mul_8s_8ns_15_1_1_U1593 empty_156_fu_7155_p2 mul_8s_8ns_15_1_1_U1594 empty_157_fu_7176_p2 mul_8s_8ns_15_1_1_U1595 empty_158_fu_7197_p2 mul_8s_8ns_15_1_1_U1596 empty_159_fu_7218_p2 mul_8s_8ns_15_1_1_U1597 empty_160_fu_7239_p2 mul_8s_8ns_15_1_1_U1598 empty_161_fu_7260_p2 mul_8s_8ns_15_1_1_U1599 empty_162_fu_7281_p2 mul_8s_8ns_15_1_1_U1600 mul_8s_8ns_15_1_1_U1601 empty_163_fu_7315_p2 mul_8s_8ns_15_1_1_U1602 empty_164_fu_7336_p2 mul_8s_8ns_15_1_1_U1603 empty_165_fu_7357_p2 mul_8s_8ns_15_1_1_U1604 empty_166_fu_7378_p2 mul_8s_8ns_15_1_1_U1605 empty_167_fu_7399_p2 mul_8s_8ns_15_1_1_U1606 empty_168_fu_7420_p2 mul_8s_8ns_15_1_1_U1607 empty_169_fu_7441_p2 mul_8s_8ns_15_1_1_U1608 mul_8s_8ns_15_1_1_U1609 empty_170_fu_7475_p2 mul_8s_8ns_15_1_1_U1610 empty_171_fu_7496_p2 mul_8s_8ns_15_1_1_U1611 empty_172_fu_7517_p2 mul_8s_8ns_15_1_1_U1612 empty_173_fu_7538_p2 mul_8s_8ns_15_1_1_U1613 empty_174_fu_7559_p2 mul_8s_8ns_15_1_1_U1614 empty_175_fu_7580_p2 mul_8s_8ns_15_1_1_U1615 empty_176_fu_7601_p2 mul_8s_8ns_15_1_1_U1616 mul_8s_8ns_15_1_1_U1617 empty_177_fu_7635_p2 mul_8s_8ns_15_1_1_U1618 empty_178_fu_7656_p2 mul_8s_8ns_15_1_1_U1619 empty_179_fu_7677_p2 mul_8s_8ns_15_1_1_U1620 empty_180_fu_7698_p2 mul_8s_8ns_15_1_1_U1621 empty_181_fu_7719_p2 mul_8s_8ns_15_1_1_U1622 empty_182_fu_7740_p2 mul_8s_8ns_15_1_1_U1623 empty_183_fu_7761_p2 mul_8s_8ns_15_1_1_U1624 mul_8s_8ns_15_1_1_U1625 empty_184_fu_7795_p2 mul_8s_8ns_15_1_1_U1626 empty_185_fu_7816_p2 mul_8s_8ns_15_1_1_U1627 empty_186_fu_7837_p2 mul_8s_8ns_15_1_1_U1628 empty_187_fu_7858_p2 mul_8s_8ns_15_1_1_U1629 empty_188_fu_7879_p2 mul_8s_8ns_15_1_1_U1630 empty_189_fu_7900_p2 mul_8s_8ns_15_1_1_U1631 empty_190_fu_7921_p2 mul_8s_8ns_15_1_1_U1632 mul_8s_8ns_15_1_1_U1633 empty_191_fu_7955_p2 mul_8s_8ns_15_1_1_U1634 empty_192_fu_7976_p2 mul_8s_8ns_15_1_1_U1635 empty_193_fu_7997_p2 mul_8s_8ns_15_1_1_U1636 empty_194_fu_8018_p2 mul_8s_8ns_15_1_1_U1637 empty_195_fu_8039_p2 mul_8s_8ns_15_1_1_U1638 empty_196_fu_8060_p2 mul_8s_8ns_15_1_1_U1639 empty_197_fu_8081_p2 mul_8s_8ns_15_1_1_U1640 mul_8s_8ns_15_1_1_U1641 empty_198_fu_8115_p2 mul_8s_8ns_15_1_1_U1642 empty_199_fu_8136_p2 mul_8s_8ns_15_1_1_U1643 empty_200_fu_8161_p2 mul_8s_8ns_15_1_1_U1644 empty_201_fu_8186_p2 mul_8s_8ns_15_1_1_U1645 empty_202_fu_8211_p2 mul_8s_8ns_15_1_1_U1646 empty_203_fu_8236_p2 mul_8s_8ns_15_1_1_U1647 empty_204_fu_8261_p2 mul_8s_8ns_15_1_1_U1648 mul_8s_8ns_15_1_1_U1649 empty_205_fu_8303_p2 mul_8s_8ns_15_1_1_U1650 empty_206_fu_8328_p2 mul_8s_8ns_15_1_1_U1651 empty_207_fu_8353_p2 mul_8s_8ns_15_1_1_U1652 empty_208_fu_8378_p2 mul_8s_8ns_15_1_1_U1653 empty_209_fu_8403_p2 mul_8s_8ns_15_1_1_U1654 empty_210_fu_8428_p2 mul_8s_8ns_15_1_1_U1655 empty_211_fu_8453_p2 mul_8s_8ns_15_1_1_U1656 mul_8s_8ns_15_1_1_U1657 empty_212_fu_8495_p2 mul_8s_8ns_15_1_1_U1658 empty_213_fu_8520_p2 mul_8s_8ns_15_1_1_U1659 empty_214_fu_8545_p2 mul_8s_8ns_15_1_1_U1660 empty_215_fu_8570_p2 mul_8s_8ns_15_1_1_U1661 empty_216_fu_8595_p2 mul_8s_8ns_15_1_1_U1662 empty_217_fu_8620_p2 mul_8s_8ns_15_1_1_U1663 empty_218_fu_8645_p2 mul_8s_8ns_15_1_1_U1664 mul_8s_8ns_15_1_1_U1665 empty_219_fu_8687_p2 mul_8s_8ns_15_1_1_U1666 empty_220_fu_8712_p2 mul_8s_8ns_15_1_1_U1667 empty_221_fu_8737_p2 mul_8s_8ns_15_1_1_U1668 empty_222_fu_8762_p2 mul_8s_8ns_15_1_1_U1669 empty_223_fu_8787_p2 mul_8s_8ns_15_1_1_U1670 empty_224_fu_8812_p2 mul_8s_8ns_15_1_1_U1671 empty_225_fu_8837_p2 mul_8s_8ns_15_1_1_U1672 mul_8s_8ns_15_1_1_U1673 empty_226_fu_8879_p2 mul_8s_8ns_15_1_1_U1674 empty_227_fu_8904_p2 mul_8s_8ns_15_1_1_U1675 empty_228_fu_8929_p2 mul_8s_8ns_15_1_1_U1676 empty_229_fu_8954_p2 mul_8s_8ns_15_1_1_U1677 empty_230_fu_8979_p2 mul_8s_8ns_15_1_1_U1678 empty_231_fu_9004_p2 mul_8s_8ns_15_1_1_U1679 empty_232_fu_9029_p2 mul_8s_8ns_15_1_1_U1680 mul_8s_8ns_15_1_1_U1681 empty_233_fu_9071_p2 mul_8s_8ns_15_1_1_U1682 empty_234_fu_9096_p2 mul_8s_8ns_15_1_1_U1683 empty_235_fu_9121_p2 mul_8s_8ns_15_1_1_U1684 empty_236_fu_9146_p2 mul_8s_8ns_15_1_1_U1685 empty_237_fu_9171_p2 mul_8s_8ns_15_1_1_U1686 empty_238_fu_9196_p2 mul_8s_8ns_15_1_1_U1687 mul_8s_8ns_15_1_1_U1688 in_index_fu_9230_p2 w9_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_U0</InstName>
                    <ModuleName>linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>842</ID>
                </Instance>
                <Instance>
                    <InstName>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_U0</InstName>
                    <ModuleName>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>866</ID>
                    <BindInstances>p_Val2_509_fu_230_p2 add_ln856_fu_236_p2 p_Val2_511_fu_316_p2 add_ln856_249_fu_322_p2 p_Val2_513_fu_402_p2 add_ln856_250_fu_408_p2 p_Val2_515_fu_488_p2 add_ln856_251_fu_494_p2 p_Val2_517_fu_574_p2 add_ln856_252_fu_580_p2 p_Val2_519_fu_660_p2 add_ln856_253_fu_666_p2 p_Val2_521_fu_746_p2 add_ln856_254_fu_752_p2 p_Val2_523_fu_832_p2 add_ln856_255_fu_838_p2 p_Val2_525_fu_918_p2 add_ln856_256_fu_924_p2 p_Val2_527_fu_1004_p2 add_ln856_257_fu_1010_p2 p_Val2_529_fu_1090_p2 add_ln856_258_fu_1096_p2 p_Val2_531_fu_1176_p2 add_ln856_259_fu_1182_p2 p_Val2_533_fu_1262_p2 add_ln856_260_fu_1268_p2 p_Val2_535_fu_1348_p2 add_ln856_261_fu_1354_p2 p_Val2_537_fu_1434_p2 add_ln856_262_fu_1440_p2 p_Val2_539_fu_1520_p2 add_ln856_263_fu_1526_p2 p_Val2_541_fu_1606_p2 add_ln856_264_fu_1612_p2 p_Val2_543_fu_1692_p2 add_ln856_265_fu_1698_p2 p_Val2_545_fu_1778_p2 add_ln856_266_fu_1784_p2 p_Val2_547_fu_1864_p2 add_ln856_267_fu_1870_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_U0</InstName>
                    <ModuleName>dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>890</ID>
                    <BindInstances>mul_8s_8ns_14_1_1_U1783 empty_33_fu_1529_p2 mul_8s_8ns_14_1_1_U1785 empty_34_fu_1550_p2 mul_8s_8ns_14_1_1_U1787 empty_35_fu_1571_p2 mul_8s_8ns_14_1_1_U1789 add_ln813_fu_2524_p2 add_ln813_2_fu_2530_p2 empty_36_fu_1592_p2 mul_8s_8ns_14_1_1_U1790 empty_37_fu_1613_p2 mul_8s_8ns_14_1_1_U1791 empty_38_fu_1638_p2 mul_8s_8ns_14_1_1_U1792 empty_39_fu_1659_p2 mul_8s_8ns_14_1_1_U1793 add_ln813_5_fu_2628_p2 add_ln813_6_fu_2634_p2 mul_8s_8ns_14_1_1_U1794 empty_40_fu_1693_p2 mul_8s_8ns_14_1_1_U1795 empty_41_fu_1714_p2 mul_8s_8ns_14_1_1_U1796 empty_42_fu_1739_p2 mul_8s_8ns_14_1_1_U1797 add_ln813_9_fu_2732_p2 add_ln813_10_fu_2738_p2 empty_43_fu_1764_p2 mul_8s_8ns_14_1_1_U1798 empty_44_fu_1785_p2 mul_8s_8ns_14_1_1_U1799 empty_45_fu_1806_p2 mul_8s_8ns_14_1_1_U1800 empty_46_fu_1827_p2 mul_8s_8ns_14_1_1_U1801 add_ln813_13_fu_2836_p2 add_ln813_14_fu_2842_p2 mul_8s_8ns_14_1_1_U1802 empty_47_fu_1861_p2 mul_8s_8ns_14_1_1_U1803 empty_48_fu_1882_p2 mul_8s_8ns_14_1_1_U1804 empty_49_fu_1903_p2 mul_8s_8ns_14_1_1_U1805 add_ln813_17_fu_2940_p2 add_ln813_18_fu_2946_p2 empty_50_fu_1924_p2 mul_8s_8ns_14_1_1_U1806 empty_51_fu_1949_p2 mul_8s_8ns_14_1_1_U1807 empty_52_fu_1974_p2 mul_8s_8ns_14_1_1_U1808 empty_53_fu_1999_p2 mul_8s_8ns_14_1_1_U1809 add_ln813_21_fu_3044_p2 add_ln813_22_fu_3050_p2 mul_8s_8ns_14_1_1_U1810 empty_54_fu_2041_p2 mul_8s_8ns_14_1_1_U1811 empty_55_fu_2062_p2 mul_8s_8ns_14_1_1_U1812 empty_56_fu_2083_p2 mul_8s_8ns_14_1_1_U1813 add_ln813_25_fu_3148_p2 add_ln813_26_fu_3154_p2 empty_57_fu_2104_p2 mul_8s_8ns_14_1_1_U1814 empty_58_fu_2125_p2 mul_8s_8ns_14_1_1_U1815 empty_59_fu_2146_p2 mul_8s_8ns_14_1_1_U1816 empty_60_fu_2167_p2 mul_8s_8ns_14_1_1_U1817 add_ln813_29_fu_3252_p2 add_ln813_30_fu_3258_p2 mul_8s_8ns_14_1_1_U1818 empty_61_fu_2201_p2 mul_8s_8ns_14_1_1_U1819 empty_62_fu_2222_p2 mul_8s_8ns_14_1_1_U1820 empty_63_fu_2243_p2 mul_8s_8ns_14_1_1_U1821 add_ln813_33_fu_3356_p2 add_ln813_34_fu_3362_p2 empty_64_fu_2264_p2 mul_8s_8ns_14_1_1_U1822 empty_65_fu_2285_p2 mul_8s_8ns_14_1_1_U1823 empty_66_fu_2306_p2 mul_8s_8ns_14_1_1_U1824 empty_67_fu_2327_p2 mul_8s_8ns_14_1_1_U1825 add_ln813_37_fu_3460_p2 add_ln813_38_fu_3466_p2 in_index_fu_2352_p2 w12_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_U0</InstName>
                    <ModuleName>linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>916</ID>
                </Instance>
                <Instance>
                    <InstName>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_U0</InstName>
                    <ModuleName>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>930</ID>
                    <BindInstances>p_Val2_s_fu_142_p2 p_Val2_500_fu_204_p2 p_Val2_501_fu_266_p2 p_Val2_502_fu_328_p2 p_Val2_503_fu_390_p2 p_Val2_504_fu_452_p2 p_Val2_505_fu_514_p2 p_Val2_506_fu_576_p2 p_Val2_507_fu_638_p2 p_Val2_508_fu_700_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_U0</InstName>
                    <ModuleName>dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>944</ID>
                    <BindInstances>mul_9s_8ns_15_1_1_U1869 empty_32_fu_479_p2 mul_9s_8ns_15_1_1_U1871 in_index_fu_500_p2 w15_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_U0</InstName>
                    <ModuleName>linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>960</ID>
                </Instance>
                <Instance>
                    <InstName>sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_U0</InstName>
                    <ModuleName>sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>965</ID>
                    <BindInstances>p_Val2_1_fu_107_p2 sigmoid_table_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>layer2_out_V_U layer2_out_V_1_U layer2_out_V_2_U layer2_out_V_3_U layer2_out_V_4_U layer2_out_V_5_U layer2_out_V_6_U layer2_out_V_7_U layer2_out_V_8_U layer2_out_V_9_U layer2_out_V_10_U layer2_out_V_11_U layer2_out_V_12_U layer2_out_V_13_U layer2_out_V_14_U layer2_out_V_15_U layer2_out_V_16_U layer2_out_V_17_U layer2_out_V_18_U layer2_out_V_19_U layer2_out_V_20_U layer2_out_V_21_U layer2_out_V_22_U layer2_out_V_23_U layer2_out_V_24_U layer2_out_V_25_U layer2_out_V_26_U layer2_out_V_27_U layer2_out_V_28_U layer2_out_V_29_U layer2_out_V_30_U layer2_out_V_31_U layer2_out_V_32_U layer2_out_V_33_U layer2_out_V_34_U layer2_out_V_35_U layer2_out_V_36_U layer2_out_V_37_U layer2_out_V_38_U layer2_out_V_39_U layer2_out_V_40_U layer2_out_V_41_U layer2_out_V_42_U layer2_out_V_43_U layer2_out_V_44_U layer2_out_V_45_U layer2_out_V_46_U layer2_out_V_47_U layer2_out_V_48_U layer2_out_V_49_U layer2_out_V_50_U layer2_out_V_51_U layer2_out_V_52_U layer2_out_V_53_U layer2_out_V_54_U layer2_out_V_55_U layer2_out_V_56_U layer2_out_V_57_U layer2_out_V_58_U layer2_out_V_59_U layer2_out_V_60_U layer2_out_V_61_U layer2_out_V_62_U layer2_out_V_63_U layer2_out_V_64_U layer2_out_V_65_U layer2_out_V_66_U layer2_out_V_67_U layer2_out_V_68_U layer2_out_V_69_U layer2_out_V_70_U layer2_out_V_71_U layer2_out_V_72_U layer2_out_V_73_U layer2_out_V_74_U layer2_out_V_75_U layer2_out_V_76_U layer2_out_V_77_U layer2_out_V_78_U layer2_out_V_79_U layer2_out_V_80_U layer2_out_V_81_U layer2_out_V_82_U layer2_out_V_83_U layer2_out_V_84_U layer2_out_V_85_U layer2_out_V_86_U layer2_out_V_87_U layer2_out_V_88_U layer2_out_V_89_U layer2_out_V_90_U layer2_out_V_91_U layer2_out_V_92_U layer2_out_V_93_U layer2_out_V_94_U layer2_out_V_95_U layer2_out_V_96_U layer2_out_V_97_U layer2_out_V_98_U layer2_out_V_99_U layer2_out_V_100_U layer2_out_V_101_U layer2_out_V_102_U layer2_out_V_103_U layer2_out_V_104_U layer2_out_V_105_U layer2_out_V_106_U layer2_out_V_107_U layer2_out_V_108_U layer2_out_V_109_U layer2_out_V_110_U layer2_out_V_111_U layer2_out_V_112_U layer2_out_V_113_U layer2_out_V_114_U layer2_out_V_115_U layer2_out_V_116_U layer2_out_V_117_U layer2_out_V_118_U layer2_out_V_119_U layer2_out_V_120_U layer2_out_V_121_U layer2_out_V_122_U layer2_out_V_123_U layer2_out_V_124_U layer2_out_V_125_U layer2_out_V_126_U layer2_out_V_127_U layer2_out_V_128_U layer2_out_V_129_U layer2_out_V_130_U layer2_out_V_131_U layer2_out_V_132_U layer2_out_V_133_U layer2_out_V_134_U layer2_out_V_135_U layer2_out_V_136_U layer2_out_V_137_U layer2_out_V_138_U layer2_out_V_139_U layer2_out_V_140_U layer2_out_V_141_U layer2_out_V_142_U layer2_out_V_143_U layer2_out_V_144_U layer2_out_V_145_U layer2_out_V_146_U layer2_out_V_147_U layer2_out_V_148_U layer2_out_V_149_U layer2_out_V_150_U layer2_out_V_151_U layer2_out_V_152_U layer2_out_V_153_U layer2_out_V_154_U layer2_out_V_155_U layer2_out_V_156_U layer2_out_V_157_U layer2_out_V_158_U layer2_out_V_159_U layer2_out_V_160_U layer2_out_V_161_U layer2_out_V_162_U layer2_out_V_163_U layer2_out_V_164_U layer2_out_V_165_U layer2_out_V_166_U layer2_out_V_167_U layer2_out_V_168_U layer2_out_V_169_U layer2_out_V_170_U layer2_out_V_171_U layer2_out_V_172_U layer2_out_V_173_U layer2_out_V_174_U layer2_out_V_175_U layer2_out_V_176_U layer2_out_V_177_U layer2_out_V_178_U layer2_out_V_179_U layer2_out_V_180_U layer2_out_V_181_U layer2_out_V_182_U layer2_out_V_183_U layer2_out_V_184_U layer2_out_V_185_U layer2_out_V_186_U layer2_out_V_187_U layer2_out_V_188_U layer2_out_V_189_U layer2_out_V_190_U layer2_out_V_191_U layer2_out_V_192_U layer2_out_V_193_U layer2_out_V_194_U layer2_out_V_195_U layer2_out_V_196_U layer2_out_V_197_U layer2_out_V_198_U layer2_out_V_199_U layer3_out_V_U layer3_out_V_1_U layer3_out_V_2_U layer3_out_V_3_U layer3_out_V_4_U layer3_out_V_5_U layer3_out_V_6_U layer3_out_V_7_U layer3_out_V_8_U layer3_out_V_9_U layer3_out_V_10_U layer3_out_V_11_U layer3_out_V_12_U layer3_out_V_13_U layer3_out_V_14_U layer3_out_V_15_U layer3_out_V_16_U layer3_out_V_17_U layer3_out_V_18_U layer3_out_V_19_U layer3_out_V_20_U layer3_out_V_21_U layer3_out_V_22_U layer3_out_V_23_U layer3_out_V_24_U layer3_out_V_25_U layer3_out_V_26_U layer3_out_V_27_U layer3_out_V_28_U layer3_out_V_29_U layer3_out_V_30_U layer3_out_V_31_U layer3_out_V_32_U layer3_out_V_33_U layer3_out_V_34_U layer3_out_V_35_U layer3_out_V_36_U layer3_out_V_37_U layer3_out_V_38_U layer3_out_V_39_U layer3_out_V_40_U layer3_out_V_41_U layer3_out_V_42_U layer3_out_V_43_U layer3_out_V_44_U layer3_out_V_45_U layer3_out_V_46_U layer3_out_V_47_U layer3_out_V_48_U layer3_out_V_49_U layer3_out_V_50_U layer3_out_V_51_U layer3_out_V_52_U layer3_out_V_53_U layer3_out_V_54_U layer3_out_V_55_U layer3_out_V_56_U layer3_out_V_57_U layer3_out_V_58_U layer3_out_V_59_U layer3_out_V_60_U layer3_out_V_61_U layer3_out_V_62_U layer3_out_V_63_U layer3_out_V_64_U layer3_out_V_65_U layer3_out_V_66_U layer3_out_V_67_U layer3_out_V_68_U layer3_out_V_69_U layer3_out_V_70_U layer3_out_V_71_U layer3_out_V_72_U layer3_out_V_73_U layer3_out_V_74_U layer3_out_V_75_U layer3_out_V_76_U layer3_out_V_77_U layer3_out_V_78_U layer3_out_V_79_U layer3_out_V_80_U layer3_out_V_81_U layer3_out_V_82_U layer3_out_V_83_U layer3_out_V_84_U layer3_out_V_85_U layer3_out_V_86_U layer3_out_V_87_U layer3_out_V_88_U layer3_out_V_89_U layer3_out_V_90_U layer3_out_V_91_U layer3_out_V_92_U layer3_out_V_93_U layer3_out_V_94_U layer3_out_V_95_U layer3_out_V_96_U layer3_out_V_97_U layer3_out_V_98_U layer3_out_V_99_U layer3_out_V_100_U layer3_out_V_101_U layer3_out_V_102_U layer3_out_V_103_U layer3_out_V_104_U layer3_out_V_105_U layer3_out_V_106_U layer3_out_V_107_U layer3_out_V_108_U layer3_out_V_109_U layer3_out_V_110_U layer3_out_V_111_U layer3_out_V_112_U layer3_out_V_113_U layer3_out_V_114_U layer3_out_V_115_U layer3_out_V_116_U layer3_out_V_117_U layer3_out_V_118_U layer3_out_V_119_U layer3_out_V_120_U layer3_out_V_121_U layer3_out_V_122_U layer3_out_V_123_U layer3_out_V_124_U layer3_out_V_125_U layer3_out_V_126_U layer3_out_V_127_U layer3_out_V_128_U layer3_out_V_129_U layer3_out_V_130_U layer3_out_V_131_U layer3_out_V_132_U layer3_out_V_133_U layer3_out_V_134_U layer3_out_V_135_U layer3_out_V_136_U layer3_out_V_137_U layer3_out_V_138_U layer3_out_V_139_U layer3_out_V_140_U layer3_out_V_141_U layer3_out_V_142_U layer3_out_V_143_U layer3_out_V_144_U layer3_out_V_145_U layer3_out_V_146_U layer3_out_V_147_U layer3_out_V_148_U layer3_out_V_149_U layer3_out_V_150_U layer3_out_V_151_U layer3_out_V_152_U layer3_out_V_153_U layer3_out_V_154_U layer3_out_V_155_U layer3_out_V_156_U layer3_out_V_157_U layer3_out_V_158_U layer3_out_V_159_U layer3_out_V_160_U layer3_out_V_161_U layer3_out_V_162_U layer3_out_V_163_U layer3_out_V_164_U layer3_out_V_165_U layer3_out_V_166_U layer3_out_V_167_U layer3_out_V_168_U layer3_out_V_169_U layer3_out_V_170_U layer3_out_V_171_U layer3_out_V_172_U layer3_out_V_173_U layer3_out_V_174_U layer3_out_V_175_U layer3_out_V_176_U layer3_out_V_177_U layer3_out_V_178_U layer3_out_V_179_U layer3_out_V_180_U layer3_out_V_181_U layer3_out_V_182_U layer3_out_V_183_U layer3_out_V_184_U layer3_out_V_185_U layer3_out_V_186_U layer3_out_V_187_U layer3_out_V_188_U layer3_out_V_189_U layer3_out_V_190_U layer3_out_V_191_U layer3_out_V_192_U layer3_out_V_193_U layer3_out_V_194_U layer3_out_V_195_U layer3_out_V_196_U layer3_out_V_197_U layer3_out_V_198_U layer3_out_V_199_U layer4_out_V_U layer4_out_V_1_U layer4_out_V_2_U layer4_out_V_3_U layer4_out_V_4_U layer4_out_V_5_U layer4_out_V_6_U layer4_out_V_7_U layer4_out_V_8_U layer4_out_V_9_U layer4_out_V_10_U layer4_out_V_11_U layer4_out_V_12_U layer4_out_V_13_U layer4_out_V_14_U layer4_out_V_15_U layer4_out_V_16_U layer4_out_V_17_U layer4_out_V_18_U layer4_out_V_19_U layer4_out_V_20_U layer4_out_V_21_U layer4_out_V_22_U layer4_out_V_23_U layer4_out_V_24_U layer4_out_V_25_U layer4_out_V_26_U layer4_out_V_27_U layer4_out_V_28_U layer4_out_V_29_U layer4_out_V_30_U layer4_out_V_31_U layer4_out_V_32_U layer4_out_V_33_U layer4_out_V_34_U layer4_out_V_35_U layer4_out_V_36_U layer4_out_V_37_U layer4_out_V_38_U layer4_out_V_39_U layer4_out_V_40_U layer4_out_V_41_U layer4_out_V_42_U layer4_out_V_43_U layer4_out_V_44_U layer4_out_V_45_U layer4_out_V_46_U layer4_out_V_47_U layer4_out_V_48_U layer4_out_V_49_U layer4_out_V_50_U layer4_out_V_51_U layer4_out_V_52_U layer4_out_V_53_U layer4_out_V_54_U layer4_out_V_55_U layer4_out_V_56_U layer4_out_V_57_U layer4_out_V_58_U layer4_out_V_59_U layer4_out_V_60_U layer4_out_V_61_U layer4_out_V_62_U layer4_out_V_63_U layer4_out_V_64_U layer4_out_V_65_U layer4_out_V_66_U layer4_out_V_67_U layer4_out_V_68_U layer4_out_V_69_U layer4_out_V_70_U layer4_out_V_71_U layer4_out_V_72_U layer4_out_V_73_U layer4_out_V_74_U layer4_out_V_75_U layer4_out_V_76_U layer4_out_V_77_U layer4_out_V_78_U layer4_out_V_79_U layer4_out_V_80_U layer4_out_V_81_U layer4_out_V_82_U layer4_out_V_83_U layer4_out_V_84_U layer4_out_V_85_U layer4_out_V_86_U layer4_out_V_87_U layer4_out_V_88_U layer4_out_V_89_U layer4_out_V_90_U layer4_out_V_91_U layer4_out_V_92_U layer4_out_V_93_U layer4_out_V_94_U layer4_out_V_95_U layer4_out_V_96_U layer4_out_V_97_U layer4_out_V_98_U layer4_out_V_99_U layer4_out_V_100_U layer4_out_V_101_U layer4_out_V_102_U layer4_out_V_103_U layer4_out_V_104_U layer4_out_V_105_U layer4_out_V_106_U layer4_out_V_107_U layer4_out_V_108_U layer4_out_V_109_U layer4_out_V_110_U layer4_out_V_111_U layer4_out_V_112_U layer4_out_V_113_U layer4_out_V_114_U layer4_out_V_115_U layer4_out_V_116_U layer4_out_V_117_U layer4_out_V_118_U layer4_out_V_119_U layer4_out_V_120_U layer4_out_V_121_U layer4_out_V_122_U layer4_out_V_123_U layer4_out_V_124_U layer4_out_V_125_U layer4_out_V_126_U layer4_out_V_127_U layer4_out_V_128_U layer4_out_V_129_U layer4_out_V_130_U layer4_out_V_131_U layer4_out_V_132_U layer4_out_V_133_U layer4_out_V_134_U layer4_out_V_135_U layer4_out_V_136_U layer4_out_V_137_U layer4_out_V_138_U layer4_out_V_139_U layer4_out_V_140_U layer4_out_V_141_U layer4_out_V_142_U layer4_out_V_143_U layer4_out_V_144_U layer4_out_V_145_U layer4_out_V_146_U layer4_out_V_147_U layer4_out_V_148_U layer4_out_V_149_U layer4_out_V_150_U layer4_out_V_151_U layer4_out_V_152_U layer4_out_V_153_U layer4_out_V_154_U layer4_out_V_155_U layer4_out_V_156_U layer4_out_V_157_U layer4_out_V_158_U layer4_out_V_159_U layer4_out_V_160_U layer4_out_V_161_U layer4_out_V_162_U layer4_out_V_163_U layer4_out_V_164_U layer4_out_V_165_U layer4_out_V_166_U layer4_out_V_167_U layer4_out_V_168_U layer4_out_V_169_U layer4_out_V_170_U layer4_out_V_171_U layer4_out_V_172_U layer4_out_V_173_U layer4_out_V_174_U layer4_out_V_175_U layer4_out_V_176_U layer4_out_V_177_U layer4_out_V_178_U layer4_out_V_179_U layer4_out_V_180_U layer4_out_V_181_U layer4_out_V_182_U layer4_out_V_183_U layer4_out_V_184_U layer4_out_V_185_U layer4_out_V_186_U layer4_out_V_187_U layer4_out_V_188_U layer4_out_V_189_U layer4_out_V_190_U layer4_out_V_191_U layer4_out_V_192_U layer4_out_V_193_U layer4_out_V_194_U layer4_out_V_195_U layer4_out_V_196_U layer4_out_V_197_U layer4_out_V_198_U layer4_out_V_199_U layer18_out_V_U layer18_out_V_1_U layer18_out_V_2_U layer18_out_V_3_U layer18_out_V_4_U layer18_out_V_5_U layer18_out_V_6_U layer18_out_V_7_U layer18_out_V_8_U layer18_out_V_9_U layer18_out_V_10_U layer18_out_V_11_U layer18_out_V_12_U layer18_out_V_13_U layer18_out_V_14_U layer18_out_V_15_U layer18_out_V_16_U layer18_out_V_17_U layer18_out_V_18_U layer18_out_V_19_U layer18_out_V_20_U layer18_out_V_21_U layer18_out_V_22_U layer18_out_V_23_U layer18_out_V_24_U layer18_out_V_25_U layer18_out_V_26_U layer18_out_V_27_U layer18_out_V_28_U layer18_out_V_29_U layer18_out_V_30_U layer18_out_V_31_U layer18_out_V_32_U layer18_out_V_33_U layer18_out_V_34_U layer18_out_V_35_U layer18_out_V_36_U layer18_out_V_37_U layer18_out_V_38_U layer18_out_V_39_U layer18_out_V_40_U layer18_out_V_41_U layer18_out_V_42_U layer18_out_V_43_U layer18_out_V_44_U layer18_out_V_45_U layer18_out_V_46_U layer18_out_V_47_U layer18_out_V_48_U layer18_out_V_49_U layer6_out_V_U layer6_out_V_1_U layer6_out_V_2_U layer6_out_V_3_U layer6_out_V_4_U layer6_out_V_5_U layer6_out_V_6_U layer6_out_V_7_U layer6_out_V_8_U layer6_out_V_9_U layer6_out_V_10_U layer6_out_V_11_U layer6_out_V_12_U layer6_out_V_13_U layer6_out_V_14_U layer6_out_V_15_U layer6_out_V_16_U layer6_out_V_17_U layer6_out_V_18_U layer6_out_V_19_U layer6_out_V_20_U layer6_out_V_21_U layer6_out_V_22_U layer6_out_V_23_U layer6_out_V_24_U layer6_out_V_25_U layer6_out_V_26_U layer6_out_V_27_U layer6_out_V_28_U layer6_out_V_29_U layer6_out_V_30_U layer6_out_V_31_U layer6_out_V_32_U layer6_out_V_33_U layer6_out_V_34_U layer6_out_V_35_U layer6_out_V_36_U layer6_out_V_37_U layer6_out_V_38_U layer6_out_V_39_U layer6_out_V_40_U layer6_out_V_41_U layer6_out_V_42_U layer6_out_V_43_U layer6_out_V_44_U layer6_out_V_45_U layer6_out_V_46_U layer6_out_V_47_U layer6_out_V_48_U layer6_out_V_49_U layer7_out_V_U layer7_out_V_1_U layer7_out_V_2_U layer7_out_V_3_U layer7_out_V_4_U layer7_out_V_5_U layer7_out_V_6_U layer7_out_V_7_U layer7_out_V_8_U layer7_out_V_9_U layer7_out_V_10_U layer7_out_V_11_U layer7_out_V_12_U layer7_out_V_13_U layer7_out_V_14_U layer7_out_V_15_U layer7_out_V_16_U layer7_out_V_17_U layer7_out_V_18_U layer7_out_V_19_U layer7_out_V_20_U layer7_out_V_21_U layer7_out_V_22_U layer7_out_V_23_U layer7_out_V_24_U layer7_out_V_25_U layer7_out_V_26_U layer7_out_V_27_U layer7_out_V_28_U layer7_out_V_29_U layer7_out_V_30_U layer7_out_V_31_U layer7_out_V_32_U layer7_out_V_33_U layer7_out_V_34_U layer7_out_V_35_U layer7_out_V_36_U layer7_out_V_37_U layer7_out_V_38_U layer7_out_V_39_U layer7_out_V_40_U layer7_out_V_41_U layer7_out_V_42_U layer7_out_V_43_U layer7_out_V_44_U layer7_out_V_45_U layer7_out_V_46_U layer7_out_V_47_U layer7_out_V_48_U layer7_out_V_49_U layer9_out_V_U layer9_out_V_1_U layer9_out_V_2_U layer9_out_V_3_U layer9_out_V_4_U layer9_out_V_5_U layer9_out_V_6_U layer9_out_V_7_U layer9_out_V_8_U layer9_out_V_9_U layer9_out_V_10_U layer9_out_V_11_U layer9_out_V_12_U layer9_out_V_13_U layer9_out_V_14_U layer9_out_V_15_U layer9_out_V_16_U layer9_out_V_17_U layer9_out_V_18_U layer9_out_V_19_U layer10_out_V_U layer10_out_V_1_U layer10_out_V_2_U layer10_out_V_3_U layer10_out_V_4_U layer10_out_V_5_U layer10_out_V_6_U layer10_out_V_7_U layer10_out_V_8_U layer10_out_V_9_U layer10_out_V_10_U layer10_out_V_11_U layer10_out_V_12_U layer10_out_V_13_U layer10_out_V_14_U layer10_out_V_15_U layer10_out_V_16_U layer10_out_V_17_U layer10_out_V_18_U layer10_out_V_19_U layer11_out_V_U layer11_out_V_1_U layer11_out_V_2_U layer11_out_V_3_U layer11_out_V_4_U layer11_out_V_5_U layer11_out_V_6_U layer11_out_V_7_U layer11_out_V_8_U layer11_out_V_9_U layer11_out_V_10_U layer11_out_V_11_U layer11_out_V_12_U layer11_out_V_13_U layer11_out_V_14_U layer11_out_V_15_U layer11_out_V_16_U layer11_out_V_17_U layer11_out_V_18_U layer11_out_V_19_U layer12_out_V_U layer12_out_V_1_U layer12_out_V_2_U layer12_out_V_3_U layer12_out_V_4_U layer12_out_V_5_U layer12_out_V_6_U layer12_out_V_7_U layer12_out_V_8_U layer12_out_V_9_U layer13_out_V_U layer13_out_V_1_U layer13_out_V_2_U layer13_out_V_3_U layer13_out_V_4_U layer13_out_V_5_U layer13_out_V_6_U layer13_out_V_7_U layer13_out_V_8_U layer13_out_V_9_U layer14_out_V_U layer14_out_V_1_U layer14_out_V_2_U layer14_out_V_3_U layer14_out_V_4_U layer14_out_V_5_U layer14_out_V_6_U layer14_out_V_7_U layer14_out_V_8_U layer14_out_V_9_U layer15_out_V_U layer16_out_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fill_buffer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>5</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.618</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <LUT>975</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s</Name>
            <Loops>
                <PartitionLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <EstimatedClockPeriod>4.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>95.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>95.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19 ~ 20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PartitionLoop>
                        <Name>PartitionLoop</Name>
                        <Slack>4.37</Slack>
                        <TripCount>10</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>95.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>call_ret_fill_buffer_fu_17409</Instance>
                        </InstanceList>
                    </PartitionLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3469</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6593</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_fu_19030_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="r_V_104_fu_19061_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_106_fu_19107_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_107_fu_19138_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_108_fu_19180_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U63" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U48" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U46" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U56" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U30" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_16_1_1_U34" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U74" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U32" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U67" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U76" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_115_fu_17758_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U77" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U69" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U37" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U49" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U44" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U54" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U24" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U55" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U20" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_122_fu_17905_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U21" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U64" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_125_fu_19243_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U22" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U41" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_128_fu_19263_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U75" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U33" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U59" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U51" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U40" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U70" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="r_V_135_fu_19348_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U71" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_137_fu_18068_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U47" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U36" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_140_fu_19390_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U28" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_142_fu_18169_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U29" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U72" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9ns_16_1_1_U39" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U31" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U66" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_146_fu_18269_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U25" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U58" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U50" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9ns_16_1_1_U26" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U18" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9ns_16_1_1_U43" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U53" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U42" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U27" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_151_fu_18420_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U19" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U38" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U45" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_155_fu_19435_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9ns_16_1_1_U73" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U65" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U23" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U57" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_159_fu_18565_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9ns_16_1_1_U62" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U68" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U52" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U60" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_162_fu_19486_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1273_29_fu_19517_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="sub_ln1273_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_163_fu_19534_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U61" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U35" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_166_fu_19554_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_167_fu_19585_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U41" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U64" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_171_fu_18718_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U22" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_173_fu_18750_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U37" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U51" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U35" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_18770_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_275_fu_18782_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_288_fu_18854_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_297_fu_18908_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_298_fu_18914_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_301_fu_19660_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_308_fu_19678_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_311_fu_19695_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_314_fu_19713_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_317_fu_19729_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_320_fu_19751_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_321_fu_19761_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_324_fu_19776_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_327_fu_18944_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_332_fu_18974_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_335_fu_19804_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_342_fu_18980_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_343_fu_19848_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_350_fu_19864_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_351_fu_19869_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_354_fu_19887_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_355_fu_19897_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_362_fu_19010_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_368_fu_19964_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_369_fu_19974_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_372_fu_19992_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_part_fu_20361_p2" SOURCE="firmware/nnet_utils/nnet_conv1d_latency.h:34" URAM="0" VARIABLE="i_part"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <EstimatedClockPeriod>4.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.105 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.105 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21 ~ 22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>6274</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6633</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2802</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1811</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1602</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14011</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_101_fu_1670_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_fu_1676_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_103_fu_1756_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_50_fu_1762_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_105_fu_1842_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_51_fu_1848_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_107_fu_1928_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_52_fu_1934_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_109_fu_2014_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_53_fu_2020_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_111_fu_2100_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_54_fu_2106_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_113_fu_2186_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_55_fu_2192_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_115_fu_2272_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_56_fu_2278_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_117_fu_2358_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_57_fu_2364_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_119_fu_2444_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_58_fu_2450_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_121_fu_2530_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_59_fu_2536_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_123_fu_2616_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_60_fu_2622_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_125_fu_2702_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_61_fu_2708_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_127_fu_2788_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_62_fu_2794_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_129_fu_2874_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_63_fu_2880_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_131_fu_2960_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_64_fu_2966_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_133_fu_3046_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_65_fu_3052_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_135_fu_3132_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_66_fu_3138_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_137_fu_3218_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_67_fu_3224_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_139_fu_3304_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_68_fu_3310_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_141_fu_3390_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_69_fu_3396_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_143_fu_3476_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_70_fu_3482_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_145_fu_3562_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_71_fu_3568_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_147_fu_3648_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_72_fu_3654_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_149_fu_3734_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_73_fu_3740_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_151_fu_3820_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_74_fu_3826_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_153_fu_3906_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_75_fu_3912_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_155_fu_3992_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_76_fu_3998_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_157_fu_4078_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_77_fu_4084_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_159_fu_4164_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_78_fu_4170_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_161_fu_4250_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_79_fu_4256_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_163_fu_4336_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_80_fu_4342_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_165_fu_4422_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_81_fu_4428_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_167_fu_4508_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_82_fu_4514_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_169_fu_4594_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_83_fu_4600_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_171_fu_4680_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_84_fu_4686_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_173_fu_4766_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_85_fu_4772_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_175_fu_4852_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_86_fu_4858_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_177_fu_4938_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_87_fu_4944_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_179_fu_5024_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_88_fu_5030_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_181_fu_5110_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_89_fu_5116_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_183_fu_5196_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_90_fu_5202_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_185_fu_5282_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_91_fu_5288_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_187_fu_5368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_92_fu_5374_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_189_fu_5454_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_93_fu_5460_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_191_fu_5540_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_94_fu_5546_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_193_fu_5626_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_95_fu_5632_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_195_fu_5712_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_96_fu_5718_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_197_fu_5798_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_97_fu_5804_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_199_fu_5884_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_98_fu_5890_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_201_fu_5970_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_99_fu_5976_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_203_fu_6056_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_100_fu_6062_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_205_fu_6142_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_101_fu_6148_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_207_fu_6228_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_102_fu_6234_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_209_fu_6314_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_103_fu_6320_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_211_fu_6400_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_104_fu_6406_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_213_fu_6486_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_105_fu_6492_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_215_fu_6572_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_106_fu_6578_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_217_fu_6658_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_107_fu_6664_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_219_fu_6744_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_108_fu_6750_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_221_fu_6830_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_109_fu_6836_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_223_fu_6916_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_110_fu_6922_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_225_fu_7002_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_111_fu_7008_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_227_fu_7088_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_112_fu_7094_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_229_fu_7174_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_113_fu_7180_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_231_fu_7260_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_114_fu_7266_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_233_fu_7346_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_115_fu_7352_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_235_fu_7432_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_116_fu_7438_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_237_fu_7518_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_117_fu_7524_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_239_fu_7604_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_118_fu_7610_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_241_fu_7690_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_119_fu_7696_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_243_fu_7776_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_120_fu_7782_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_245_fu_7862_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_121_fu_7868_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_247_fu_7948_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_122_fu_7954_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_249_fu_8034_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_123_fu_8040_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_251_fu_8120_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_124_fu_8126_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_253_fu_8206_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_125_fu_8212_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_255_fu_8292_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_126_fu_8298_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_257_fu_8378_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_127_fu_8384_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_259_fu_8464_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_128_fu_8470_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_261_fu_8550_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_129_fu_8556_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_263_fu_8636_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_130_fu_8642_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_265_fu_8722_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_131_fu_8728_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_267_fu_8808_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_132_fu_8814_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_269_fu_8894_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_133_fu_8900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_271_fu_8980_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_134_fu_8986_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_273_fu_9066_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_135_fu_9072_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_275_fu_9152_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_136_fu_9158_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_277_fu_9238_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_137_fu_9244_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_279_fu_9324_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_138_fu_9330_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_281_fu_9410_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_139_fu_9416_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_283_fu_9496_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_140_fu_9502_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_285_fu_9582_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_141_fu_9588_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_287_fu_9668_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_142_fu_9674_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_289_fu_9754_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_143_fu_9760_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_291_fu_9840_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_144_fu_9846_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_293_fu_9926_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_145_fu_9932_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_295_fu_10012_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_146_fu_10018_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_297_fu_10098_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_147_fu_10104_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_299_fu_10184_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_148_fu_10190_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_301_fu_10270_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_149_fu_10276_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_303_fu_10356_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_150_fu_10362_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_305_fu_10442_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_151_fu_10448_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_307_fu_10528_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_152_fu_10534_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_309_fu_10614_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_153_fu_10620_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_311_fu_10700_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_154_fu_10706_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_313_fu_10786_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_155_fu_10792_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_315_fu_10872_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_156_fu_10878_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_317_fu_10958_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_157_fu_10964_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_319_fu_11044_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_158_fu_11050_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_321_fu_11130_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_159_fu_11136_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_323_fu_11216_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_160_fu_11222_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_325_fu_11302_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_161_fu_11308_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_327_fu_11388_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_162_fu_11394_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_329_fu_11474_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_163_fu_11480_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_331_fu_11560_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_164_fu_11566_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_333_fu_11646_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_165_fu_11652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_335_fu_11732_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_166_fu_11738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_337_fu_11818_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_167_fu_11824_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_339_fu_11904_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_168_fu_11910_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_341_fu_11990_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_169_fu_11996_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_343_fu_12076_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_170_fu_12082_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_345_fu_12162_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_171_fu_12168_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_347_fu_12248_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_172_fu_12254_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_349_fu_12334_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_173_fu_12340_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_351_fu_12420_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_174_fu_12426_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_353_fu_12506_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_175_fu_12512_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_355_fu_12592_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_176_fu_12598_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_357_fu_12678_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_177_fu_12684_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_359_fu_12764_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_178_fu_12770_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_361_fu_12850_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_179_fu_12856_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_363_fu_12936_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_180_fu_12942_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_365_fu_13022_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_181_fu_13028_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_367_fu_13108_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_182_fu_13114_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_369_fu_13194_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_183_fu_13200_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_371_fu_13280_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_184_fu_13286_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_373_fu_13366_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_185_fu_13372_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_375_fu_13452_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_186_fu_13458_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_377_fu_13538_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_187_fu_13544_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_379_fu_13624_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_188_fu_13630_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_381_fu_13710_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_189_fu_13716_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_383_fu_13796_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_190_fu_13802_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_385_fu_13882_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_191_fu_13888_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_387_fu_13968_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_192_fu_13974_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_389_fu_14054_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_193_fu_14060_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_391_fu_14140_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_194_fu_14146_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_393_fu_14226_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_195_fu_14232_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_395_fu_14312_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_196_fu_14318_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_397_fu_14398_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_197_fu_14404_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_399_fu_14484_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_198_fu_14490_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_401_fu_14570_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_199_fu_14576_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_403_fu_14656_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_200_fu_14662_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_405_fu_14742_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_201_fu_14748_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_407_fu_14828_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_202_fu_14834_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_409_fu_14914_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_203_fu_14920_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_411_fu_15000_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_204_fu_15006_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_413_fu_15086_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_205_fu_15092_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_415_fu_15172_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_206_fu_15178_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_417_fu_15258_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_207_fu_15264_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_419_fu_15344_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_208_fu_15350_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_421_fu_15430_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_209_fu_15436_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_423_fu_15516_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_210_fu_15522_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_425_fu_15602_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_211_fu_15608_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_427_fu_15688_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_212_fu_15694_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_429_fu_15774_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_213_fu_15780_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_431_fu_15860_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_214_fu_15866_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_433_fu_15946_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_215_fu_15952_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_435_fu_16032_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_216_fu_16038_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_437_fu_16118_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_217_fu_16124_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_439_fu_16204_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_218_fu_16210_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_441_fu_16290_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_219_fu_16296_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_443_fu_16376_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_220_fu_16382_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_445_fu_16462_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_221_fu_16468_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_447_fu_16548_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_222_fu_16554_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_449_fu_16634_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_223_fu_16640_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_451_fu_16720_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_224_fu_16726_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_453_fu_16806_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_225_fu_16812_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_455_fu_16892_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_226_fu_16898_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_457_fu_16978_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_227_fu_16984_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_459_fu_17064_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_228_fu_17070_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_461_fu_17150_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_229_fu_17156_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_463_fu_17236_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_230_fu_17242_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_465_fu_17322_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_231_fu_17328_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_467_fu_17408_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_232_fu_17414_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_469_fu_17494_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_233_fu_17500_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_471_fu_17580_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_234_fu_17586_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_473_fu_17666_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_235_fu_17672_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_475_fu_17752_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_236_fu_17758_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_477_fu_17838_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_237_fu_17844_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_479_fu_17924_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_238_fu_17930_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_481_fu_18010_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_239_fu_18016_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_483_fu_18096_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_240_fu_18102_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_485_fu_18182_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_241_fu_18188_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_487_fu_18268_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_242_fu_18274_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_489_fu_18354_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_243_fu_18360_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_491_fu_18440_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_244_fu_18446_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_493_fu_18526_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_245_fu_18532_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_495_fu_18612_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_246_fu_18618_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_497_fu_18698_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_247_fu_18704_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_499_fu_18784_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_248_fu_18790_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_248"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fill_buffer_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>5</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.868</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>1746</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s</Name>
            <Loops>
                <PartitionLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <EstimatedClockPeriod>4.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>95.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>95.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19 ~ 20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PartitionLoop>
                        <Name>PartitionLoop</Name>
                        <Slack>4.37</Slack>
                        <TripCount>10</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>95.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>call_ret_fill_buffer_1_fu_9273</Instance>
                        </InstanceList>
                    </PartitionLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3784</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9265</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="r_V_fu_10135_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_31_fu_10162_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U922" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U927" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U926" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="r_V_35_fu_10200_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U923" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="r_V_36_fu_10230_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="r_V_37_fu_10257_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U912" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U913" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_39_fu_10295_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U924" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U911" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="r_V_43_fu_10391_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_44_fu_10407_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_46_fu_10445_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="r_V_47_fu_10483_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U914" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U918" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_50_fu_10521_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U920" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_52_fu_10559_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U925" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_54_fu_10597_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U915" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U921" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U919" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U910" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U916" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PartitionLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U917" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_60_fu_10631_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_10647_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_244_fu_10673_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_249_fu_10699_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_250_fu_10704_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_257_fu_10744_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_258_fu_10749_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_265_fu_10789_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_266_fu_10794_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PartitionLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_part_fu_10923_p2" SOURCE="firmware/nnet_utils/nnet_conv1d_latency.h:34" URAM="0" VARIABLE="i_part"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <EstimatedClockPeriod>4.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>23</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.115 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22 ~ 23</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>4490</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9302</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>702</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>461</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>402</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3511</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_2_fu_470_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_fu_476_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_4_fu_556_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_1_fu_562_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_6_fu_642_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_2_fu_648_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_8_fu_728_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_3_fu_734_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_10_fu_814_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_4_fu_820_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_12_fu_900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_5_fu_906_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_14_fu_986_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_6_fu_992_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_16_fu_1072_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_7_fu_1078_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_18_fu_1158_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_8_fu_1164_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_20_fu_1244_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_9_fu_1250_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_22_fu_1330_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_10_fu_1336_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_24_fu_1416_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_11_fu_1422_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_26_fu_1502_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_12_fu_1508_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_28_fu_1588_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_13_fu_1594_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_30_fu_1674_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_14_fu_1680_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_32_fu_1760_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_15_fu_1766_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_34_fu_1846_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_16_fu_1852_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_36_fu_1932_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_17_fu_1938_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_38_fu_2018_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_18_fu_2024_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_40_fu_2104_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_19_fu_2110_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_42_fu_2190_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_20_fu_2196_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_44_fu_2276_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_21_fu_2282_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_46_fu_2362_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_22_fu_2368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_48_fu_2448_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_23_fu_2454_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_50_fu_2534_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_24_fu_2540_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_52_fu_2620_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_25_fu_2626_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_54_fu_2706_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_26_fu_2712_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_56_fu_2792_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_27_fu_2798_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_58_fu_2878_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_28_fu_2884_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_60_fu_2964_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_29_fu_2970_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_62_fu_3050_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_30_fu_3056_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_64_fu_3136_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_31_fu_3142_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_66_fu_3222_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_32_fu_3228_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_68_fu_3308_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_33_fu_3314_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_70_fu_3394_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_34_fu_3400_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_72_fu_3480_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_35_fu_3486_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_74_fu_3566_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_36_fu_3572_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_76_fu_3652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_37_fu_3658_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_78_fu_3738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_38_fu_3744_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_80_fu_3824_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_39_fu_3830_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_82_fu_3910_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_40_fu_3916_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_84_fu_3996_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_41_fu_4002_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_86_fu_4082_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_42_fu_4088_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_88_fu_4168_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_43_fu_4174_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_90_fu_4254_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_44_fu_4260_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_92_fu_4340_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_45_fu_4346_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_94_fu_4426_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_46_fu_4432_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_96_fu_4512_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_47_fu_4518_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_98_fu_4598_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_48_fu_4604_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_100_fu_4684_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_49_fu_4690_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s</Name>
            <Loops>
                <ReuseLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <EstimatedClockPeriod>4.234</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReuseLoop>
                        <Name>ReuseLoop</Name>
                        <Slack>4.37</Slack>
                        <TripCount>5</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReuseLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>100</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>1777</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>16426</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1480" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_4943_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1482" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_4964_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1484" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_4985_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1486" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_5006_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1488" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_5027_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1490" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_5052_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1492" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_5073_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1494" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1496" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_5107_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1498" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_5128_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1499" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_5153_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1500" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_5178_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1501" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_5199_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1502" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_5220_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1503" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_5241_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1504" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1505" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_5275_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1506" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_5296_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1507" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_5317_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1508" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_5338_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1509" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_5363_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1510" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_5388_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1511" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_5413_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1512" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1513" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_5455_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1514" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_5476_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1515" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_5497_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1516" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_5518_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1517" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_5539_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1518" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_5560_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1519" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_5581_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1520" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1521" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_5615_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1522" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_5636_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1523" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_5657_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1524" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_5678_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1525" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_5699_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1526" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_5720_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1527" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_5741_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1528" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1529" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_5783_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1530" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_5808_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1531" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_5833_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1532" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_5858_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1533" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_5883_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1534" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_5908_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1535" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_5933_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1536" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1537" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_5975_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1538" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1539" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_6009_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1540" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_6030_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1541" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_6051_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1542" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_6072_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1543" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_6093_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1544" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1545" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_6127_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1546" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_6148_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1547" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_6169_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1548" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_6190_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1549" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_6211_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1550" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_6232_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1551" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_6253_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1552" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1553" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_6287_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1554" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_6308_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1555" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_6329_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1556" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_6350_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1557" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_6371_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1558" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_6392_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1559" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_6413_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1560" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1561" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_6447_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1562" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_6468_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1563" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_6489_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1564" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_6510_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1565" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_6531_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1566" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_6556_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1567" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_6581_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1568" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1569" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_6623_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1570" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_6648_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1571" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_6673_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1572" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_6698_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1573" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_6723_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1574" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_6748_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1575" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_6773_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1576" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1577" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_6815_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1578" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_6840_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1579" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_6865_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1580" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_6890_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1581" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_6915_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1582" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_6940_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1583" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_6965_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1584" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1585" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_7007_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1586" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_7032_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1587" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_7057_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1588" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1589" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1590" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_7100_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1591" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_7121_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1592" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1593" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_7155_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1594" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_7176_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1595" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_7197_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1596" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_7218_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1597" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_7239_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1598" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_161_fu_7260_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1599" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_7281_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1600" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1601" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_163_fu_7315_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1602" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_7336_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1603" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_165_fu_7357_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1604" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_166_fu_7378_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1605" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_167_fu_7399_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1606" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_7420_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1607" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_169_fu_7441_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1608" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1609" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_7475_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1610" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_7496_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1611" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_172_fu_7517_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1612" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_173_fu_7538_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1613" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_174_fu_7559_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1614" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_175_fu_7580_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1615" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_7601_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1616" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1617" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_7635_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1618" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_178_fu_7656_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1619" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_7677_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1620" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_180_fu_7698_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1621" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_181_fu_7719_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1622" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_182_fu_7740_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1623" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_183_fu_7761_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1624" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1625" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_184_fu_7795_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1626" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_185_fu_7816_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1627" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_186_fu_7837_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1628" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_187_fu_7858_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1629" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_188_fu_7879_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1630" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_189_fu_7900_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1631" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_190_fu_7921_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1632" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1633" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_191_fu_7955_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1634" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_192_fu_7976_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1635" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_193_fu_7997_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1636" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_194_fu_8018_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1637" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_195_fu_8039_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1638" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_196_fu_8060_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1639" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_197_fu_8081_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1640" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1641" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_198_fu_8115_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1642" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_8136_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1643" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_200_fu_8161_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1644" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_201_fu_8186_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1645" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_202_fu_8211_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1646" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_203_fu_8236_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1647" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_8261_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1648" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1649" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_205_fu_8303_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1650" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_206_fu_8328_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1651" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_207_fu_8353_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1652" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_208_fu_8378_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1653" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_209_fu_8403_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1654" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_210_fu_8428_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1655" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_211_fu_8453_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1656" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1657" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_8495_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1658" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_8520_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1659" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_214_fu_8545_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1660" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_215_fu_8570_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1661" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_216_fu_8595_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1662" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_217_fu_8620_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1663" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_218_fu_8645_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1664" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1665" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_219_fu_8687_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1666" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_220_fu_8712_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1667" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_221_fu_8737_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1668" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_222_fu_8762_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1669" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_223_fu_8787_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1670" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_8812_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1671" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_225_fu_8837_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1672" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1673" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_8879_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1674" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_8904_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1675" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_8929_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1676" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_229_fu_8954_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1677" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_230_fu_8979_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1678" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_231_fu_9004_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1679" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_232_fu_9029_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1680" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1681" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_233_fu_9071_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1682" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_9096_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1683" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_9121_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1684" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_9146_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1685" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_237_fu_9171_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1686" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_238_fu_9196_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1687" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1688" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="in_index_fu_9230_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="in_index"/>
                <BindNode BINDTYPE="storage" BRAM="100" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="w9_V_U" SOURCE="" URAM="0" VARIABLE="w9_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>282</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>162</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1411</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_509_fu_230_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_fu_236_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_511_fu_316_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_249_fu_322_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_513_fu_402_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_250_fu_408_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_515_fu_488_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_251_fu_494_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_517_fu_574_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_252_fu_580_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_519_fu_660_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_253_fu_666_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_521_fu_746_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_254_fu_752_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_523_fu_832_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_255_fu_838_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_525_fu_918_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_256_fu_924_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_527_fu_1004_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_257_fu_1010_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_529_fu_1090_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_258_fu_1096_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_531_fu_1176_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_259_fu_1182_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_533_fu_1262_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_260_fu_1268_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_535_fu_1348_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_261_fu_1354_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_537_fu_1434_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_262_fu_1440_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_539_fu_1520_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_263_fu_1526_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_541_fu_1606_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_264_fu_1612_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_543_fu_1692_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_265_fu_1698_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_545_fu_1778_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_266_fu_1784_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_547_fu_1864_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_267_fu_1870_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="add_ln856_267"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s</Name>
            <Loops>
                <ReuseLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <EstimatedClockPeriod>3.955</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReuseLoop>
                        <Name>ReuseLoop</Name>
                        <Slack>4.37</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>25.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReuseLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>672</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4193</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1783" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_1529_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1785" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_1550_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1787" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_1571_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1789" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_2524_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_2_fu_2530_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_1592_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1790" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_1613_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1791" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_1638_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1792" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_1659_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1793" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_5_fu_2628_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_6_fu_2634_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1794" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_1693_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1795" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_1714_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1796" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_1739_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1797" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_2732_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_10_fu_2738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_1764_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1798" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_1785_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1799" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_1806_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1800" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_1827_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1801" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_13_fu_2836_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_14_fu_2842_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1802" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_1861_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1803" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_1882_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1804" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_1903_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1805" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_17_fu_2940_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_18_fu_2946_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_1924_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1806" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_1949_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1807" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_1974_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1808" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_1999_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1809" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_21_fu_3044_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_22_fu_3050_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1810" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_2041_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1811" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_2062_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1812" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_2083_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1813" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_25_fu_3148_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_26_fu_3154_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_2104_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1814" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_2125_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1815" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_2146_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1816" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_2167_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1817" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_29_fu_3252_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_30_fu_3258_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1818" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_2201_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1819" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_2222_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1820" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_2243_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1821" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_33_fu_3356_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_34_fu_3362_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_2264_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1822" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_2285_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1823" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_2306_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1824" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_2327_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1825" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_37_fu_3460_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_38_fu_3466_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="in_index_fu_2352_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="in_index"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="w12_V_U" SOURCE="" URAM="0" VARIABLE="w12_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.438</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>82</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>531</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_s_fu_142_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_500_fu_204_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_501_fu_266_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_502_fu_328_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_503_fu_390_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_504_fu_452_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_505_fu_514_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_506_fu_576_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_507_fu_638_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_508_fu_700_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" URAM="0" VARIABLE="p_Val2_508"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s</Name>
            <Loops>
                <ReuseLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <EstimatedClockPeriod>3.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReuseLoop>
                        <Name>ReuseLoop</Name>
                        <Slack>4.37</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>25.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReuseLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>206</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>509</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_15_1_1_U1869" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_479_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReuseLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_15_1_1_U1871" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" URAM="0" VARIABLE="mul_ln1270_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReuseLoop" OPTYPE="add" PRAGMA="" RTLNAME="in_index_fu_500_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" URAM="0" VARIABLE="in_index"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w15_V_U" SOURCE="" URAM="0" VARIABLE="w15_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.798</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>9</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_1_fu_107_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" URAM="0" VARIABLE="p_Val2_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sigmoid_table_U" SOURCE="" URAM="0" VARIABLE="sigmoid_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>myproject</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <EstimatedClockPeriod>4.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>71</Best-caseLatency>
                    <Average-caseLatency>71</Average-caseLatency>
                    <Worst-caseLatency>76</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.355 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.355 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.380 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>23</min>
                            <max>24</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>23 ~ 24</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>101</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>46237</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>87253</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_1_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_2_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_3_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_4_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_5_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_6_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_7_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_8_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_9_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_10_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_11_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_12_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_13_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_14_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_15_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_16_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_17_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_18_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_19_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_20_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_21_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_22_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_23_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_24_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_25_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_26_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_27_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_28_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_29_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_30_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_31_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_32_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_33_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_34_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_35_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_36_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_37_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_38_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_39_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_40_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_41_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_42_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_43_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_44_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_45_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_46_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_47_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_48_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_49_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_50_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_51_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_52_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_53_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_54_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_55_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_56_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_57_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_58_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_59_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_60_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_61_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_62_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_63_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_64_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_65_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_66_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_67_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_68_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_69_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_70_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_71_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_72_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_73_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_74_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_75_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_76_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_77_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_78_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_79_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_80_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_81_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_82_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_83_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_84_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_85_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_86_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_87_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_88_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_89_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_90_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_91_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_92_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_93_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_94_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_95_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_96_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_97_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_98_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_99_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_100_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_101_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_102_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_103_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_104_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_105_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_106_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_107_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_108_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_109_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_110_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_111_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_112_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_113_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_114_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_115_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_116_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_117_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_118_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_119_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_120_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_121_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_122_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_123_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_124_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_125_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_126_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_127_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_128_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_129_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_130_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_131_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_132_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_133_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_134_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_135_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_136_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_137_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_138_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_139_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_140_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_141_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_142_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_143_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_144_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_145_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_146_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_147_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_148_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_149_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_150_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_151_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_152_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_153_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_154_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_155_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_156_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_157_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_158_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_159_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_160_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_161_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_162_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_163_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_164_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_165_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_166_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_167_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_168_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_169_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_170_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_171_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_172_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_173_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_174_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_175_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_176_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_177_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_178_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_179_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_180_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_181_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_182_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_183_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_184_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_185_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_186_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_187_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_188_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_189_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_190_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_191_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_192_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_193_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_194_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_195_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_196_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_197_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_198_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_199_U" SOURCE="firmware/myproject.cpp:43" URAM="0" VARIABLE="layer2_out_V_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_1_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_2_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_3_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_4_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_5_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_6_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_7_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_8_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_9_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_10_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_11_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_12_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_13_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_14_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_15_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_16_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_17_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_18_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_19_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_20_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_21_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_22_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_23_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_24_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_25_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_26_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_27_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_28_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_29_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_30_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_31_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_32_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_33_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_34_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_35_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_36_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_37_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_38_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_39_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_40_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_41_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_42_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_43_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_44_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_45_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_46_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_47_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_48_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_49_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_50_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_51_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_52_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_53_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_54_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_55_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_56_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_57_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_58_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_59_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_60_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_61_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_62_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_63_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_64_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_65_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_66_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_67_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_68_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_69_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_70_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_71_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_72_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_73_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_74_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_75_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_76_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_77_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_78_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_79_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_80_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_81_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_82_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_83_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_84_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_85_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_86_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_87_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_88_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_89_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_90_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_91_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_92_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_93_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_94_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_95_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_96_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_97_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_98_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_99_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_100_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_101_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_102_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_103_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_104_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_105_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_106_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_107_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_108_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_109_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_110_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_111_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_112_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_113_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_114_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_115_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_116_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_117_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_118_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_119_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_120_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_121_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_122_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_123_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_124_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_125_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_126_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_127_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_128_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_129_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_130_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_131_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_132_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_133_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_134_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_135_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_136_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_137_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_138_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_139_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_140_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_141_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_142_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_143_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_144_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_145_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_146_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_147_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_148_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_149_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_150_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_151_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_152_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_153_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_154_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_155_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_156_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_157_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_158_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_159_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_160_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_161_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_162_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_163_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_164_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_165_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_166_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_167_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_168_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_169_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_170_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_171_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_172_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_173_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_174_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_175_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_176_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_177_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_178_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_179_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_180_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_181_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_182_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_183_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_184_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_185_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_186_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_187_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_188_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_189_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_190_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_191_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_192_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_193_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_194_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_195_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_196_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_197_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_198_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_199_U" SOURCE="firmware/myproject.cpp:47" URAM="0" VARIABLE="layer3_out_V_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_1_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_2_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_3_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_4_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_5_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_6_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_7_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_8_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_9_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_10_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_11_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_12_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_13_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_14_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_15_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_16_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_17_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_18_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_19_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_20_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_21_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_22_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_23_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_24_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_25_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_26_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_27_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_28_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_29_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_30_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_31_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_32_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_33_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_34_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_35_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_36_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_37_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_38_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_39_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_40_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_41_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_42_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_43_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_44_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_45_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_46_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_47_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_48_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_49_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_50_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_51_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_52_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_53_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_54_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_55_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_56_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_57_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_58_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_59_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_60_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_61_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_62_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_63_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_64_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_65_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_66_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_67_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_68_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_69_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_70_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_71_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_72_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_73_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_74_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_75_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_76_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_77_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_78_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_79_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_80_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_81_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_82_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_83_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_84_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_85_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_86_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_87_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_88_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_89_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_90_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_91_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_92_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_93_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_94_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_95_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_96_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_97_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_98_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_99_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_100_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_101_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_102_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_103_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_104_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_105_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_106_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_107_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_108_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_109_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_110_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_111_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_112_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_113_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_114_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_115_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_116_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_117_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_118_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_119_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_120_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_121_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_122_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_123_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_124_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_125_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_126_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_127_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_128_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_129_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_130_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_131_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_132_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_133_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_134_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_135_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_136_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_137_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_138_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_139_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_140_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_141_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_142_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_143_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_144_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_145_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_146_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_147_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_148_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_149_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_150_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_151_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_152_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_153_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_154_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_155_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_156_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_157_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_158_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_159_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_160_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_161_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_162_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_163_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_164_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_165_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_166_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_167_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_168_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_169_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_170_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_171_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_172_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_173_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_174_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_175_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_176_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_177_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_178_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_179_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_180_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_181_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_182_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_183_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_184_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_185_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_186_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_187_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_188_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_189_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_190_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_191_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_192_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_193_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_194_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_195_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_196_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_197_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_198_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_199_U" SOURCE="firmware/myproject.cpp:51" URAM="0" VARIABLE="layer4_out_V_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_1_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_2_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_3_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_4_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_5_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_6_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_7_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_8_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_9_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_10_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_11_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_12_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_13_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_14_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_15_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_16_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_17_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_18_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_19_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_20_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_21_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_22_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_23_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_24_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_25_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_26_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_27_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_28_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_29_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_30_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_31_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_32_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_33_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_34_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_35_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_36_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_37_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_38_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_39_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_40_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_41_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_42_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_43_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_44_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_45_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_46_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_47_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_48_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_49_U" SOURCE="firmware/myproject.cpp:55" URAM="0" VARIABLE="layer18_out_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_1_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_2_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_3_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_4_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_5_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_6_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_7_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_8_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_9_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_10_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_11_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_12_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_13_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_14_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_15_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_16_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_17_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_18_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_19_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_20_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_21_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_22_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_23_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_24_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_25_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_26_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_27_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_28_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_29_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_30_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_31_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_32_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_33_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_34_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_35_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_36_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_37_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_38_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_39_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_40_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_41_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_42_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_43_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_44_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_45_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_46_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_47_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_48_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_49_U" SOURCE="firmware/myproject.cpp:59" URAM="0" VARIABLE="layer6_out_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_1_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_2_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_3_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_4_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_5_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_6_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_7_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_8_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_9_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_10_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_11_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_12_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_13_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_14_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_15_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_16_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_17_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_18_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_19_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_20_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_21_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_22_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_23_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_24_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_25_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_26_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_27_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_28_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_29_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_30_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_31_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_32_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_33_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_34_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_35_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_36_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_37_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_38_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_39_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_40_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_41_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_42_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_43_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_44_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_45_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_46_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_47_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_48_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_49_U" SOURCE="firmware/myproject.cpp:63" URAM="0" VARIABLE="layer7_out_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_1_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_2_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_3_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_4_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_5_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_6_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_7_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_8_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_9_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_10_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_11_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_12_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_13_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_14_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_15_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_16_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_17_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_18_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_19_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer9_out_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_1_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_2_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_3_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_4_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_5_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_6_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_7_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_8_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_9_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_10_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_11_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_12_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_13_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_14_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_15_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_16_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_17_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_18_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_19_U" SOURCE="firmware/myproject.cpp:72" URAM="0" VARIABLE="layer10_out_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_1_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_2_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_3_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_4_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_5_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_6_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_7_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_8_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_9_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_10_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_11_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_12_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_13_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_14_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_15_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_16_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_17_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_18_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_19_U" SOURCE="firmware/myproject.cpp:76" URAM="0" VARIABLE="layer11_out_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_1_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_2_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_3_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_4_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_5_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_6_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_7_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_8_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_9_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer12_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_1_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_2_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_3_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_4_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_5_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_6_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_7_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_8_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_9_U" SOURCE="firmware/myproject.cpp:84" URAM="0" VARIABLE="layer13_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_1_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_2_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_3_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_4_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_5_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_6_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_7_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_8_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_9_U" SOURCE="firmware/myproject.cpp:88" URAM="0" VARIABLE="layer14_out_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer15_out_V_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" URAM="0" VARIABLE="layer15_out_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer16_out_V_U" SOURCE="firmware/myproject.cpp:96" URAM="0" VARIABLE="layer16_out_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Conv1D_1_input" index="0" direction="in" srcType="ap_fixed&lt;9, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="Conv1D_1_input" name="Conv1D_1_input" usage="data" direction="in"/>
                <hwRef type="port" interface="Conv1D_1_input_ap_vld" name="Conv1D_1_input_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer17_out" index="1" direction="out" srcType="ap_fixed&lt;9, 4, AP_RND, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="layer17_out" name="layer17_out" usage="data" direction="out"/>
                <hwRef type="port" interface="layer17_out_ap_vld" name="layer17_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="Conv1D_1_input" type="data" busTypeName="data" protocol="ap_vld" mode="slave" dataWidth="1350">
            <portMaps>
                <portMap portMapName="Conv1D_1_input">DATA</portMap>
            </portMaps>
            <ports>
                <port>Conv1D_1_input</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="Conv1D_1_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer17_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="layer17_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer17_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer17_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="Conv1D_1_input">ap_vld, 1350, , </column>
                    <column name="layer17_out">ap_vld, 9, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Conv1D_1_input">in, ap_fixed&lt;9 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer17_out">out, ap_fixed&lt;9 4 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="Conv1D_1_input">Conv1D_1_input, port, , </column>
                    <column name="Conv1D_1_input">Conv1D_1_input_ap_vld, port, , </column>
                    <column name="layer17_out">layer17_out, port, , </column>
                    <column name="layer17_out">layer17_out_ap_vld, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_reshape" location="firmware/myproject.cpp:12" status="valid" parentFunction="myproject" variable="Conv1D_1_input" isDirective="0" options="variable=Conv1D_1_input complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:13" status="valid" parentFunction="myproject" variable="layer17_out" isDirective="0" options="variable=layer17_out complete dim=0"/>
        <Pragma type="interface" location="firmware/myproject.cpp:14" status="valid" parentFunction="myproject" variable="Conv1D_1_input,layer17_out" isDirective="0" options="ap_vld port=Conv1D_1_input,layer17_out"/>
        <Pragma type="dataflow" location="firmware/myproject.cpp:15" status="valid" parentFunction="myproject" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:42" status="valid" parentFunction="myproject" variable="layer2_out" isDirective="0" options="variable=layer2_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:46" status="valid" parentFunction="myproject" variable="layer3_out" isDirective="0" options="variable=layer3_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:50" status="valid" parentFunction="myproject" variable="layer4_out" isDirective="0" options="variable=layer4_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:54" status="valid" parentFunction="myproject" variable="layer18_out" isDirective="0" options="variable=layer18_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:58" status="valid" parentFunction="myproject" variable="layer6_out" isDirective="0" options="variable=layer6_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:62" status="valid" parentFunction="myproject" variable="layer7_out" isDirective="0" options="variable=layer7_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:67" status="valid" parentFunction="myproject" variable="layer9_out" isDirective="0" options="variable=layer9_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:71" status="valid" parentFunction="myproject" variable="layer10_out" isDirective="0" options="variable=layer10_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:75" status="valid" parentFunction="myproject" variable="layer11_out" isDirective="0" options="variable=layer11_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:79" status="valid" parentFunction="myproject" variable="layer12_out" isDirective="0" options="variable=layer12_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:83" status="valid" parentFunction="myproject" variable="layer13_out" isDirective="0" options="variable=layer13_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:87" status="valid" parentFunction="myproject" variable="layer14_out" isDirective="0" options="variable=layer14_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:91" status="valid" parentFunction="myproject" variable="layer15_out" isDirective="0" options="variable=layer15_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:95" status="valid" parentFunction="myproject" variable="layer16_out" isDirective="0" options="variable=layer16_out complete dim=0"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:29" status="valid" parentFunction="linear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:40" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:54" status="valid" parentFunction="relu_max" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:109" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:171" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_activation.h:193" status="valid" parentFunction="softmax_latency" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation.h:196" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation.h:210" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:217" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation.h:244" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_activation.h:250" status="valid" parentFunction="softmax_stable" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation.h:253" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation.h:267" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:315" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation.h:360" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:368" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_activation.h:380" status="valid" parentFunction="softmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:427" status="valid" parentFunction="tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:449" status="valid" parentFunction="hard_sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:464" status="valid" parentFunction="hard_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:482" status="valid" parentFunction="leaky_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:499" status="valid" parentFunction="thresholded_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:544" status="valid" parentFunction="softplus" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:593" status="valid" parentFunction="softsign" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:642" status="valid" parentFunction="elu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:698" status="valid" parentFunction="selu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:721" status="valid" parentFunction="prelu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:738" status="valid" parentFunction="binary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation.h:758" status="valid" parentFunction="ternary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:20" status="valid" parentFunction="linear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:28" status="valid" parentFunction="linear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:42" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:50" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:81" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:89" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_activation_stream.h:133" status="valid" parentFunction="softmax_latency" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:137" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options="II=ii"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:142" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:161" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_activation_stream.h:162" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options="operation instances=mul limit=multiplier_limit"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_activation_stream.h:194" status="valid" parentFunction="softmax_stable" variable="data_array" isDirective="0" options="variable=data_array complete"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:197" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options="II=ii"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:202" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:214" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_activation_stream.h:220" status="valid" parentFunction="softmax_stable" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:223" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:242" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_activation_stream.h:243" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options="operation instances=mul limit=multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:275" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:279" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:286" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:289" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:312" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:329" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:334" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:342" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:393" status="valid" parentFunction="tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:401" status="valid" parentFunction="tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:424" status="valid" parentFunction="hard_sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:432" status="valid" parentFunction="hard_sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:449" status="valid" parentFunction="hard_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:457" status="valid" parentFunction="hard_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:478" status="valid" parentFunction="leaky_relu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:486" status="valid" parentFunction="leaky_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:504" status="valid" parentFunction="thresholded_relu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:512" status="valid" parentFunction="thresholded_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:543" status="valid" parentFunction="softplus" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:551" status="valid" parentFunction="softplus" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:584" status="valid" parentFunction="softsign" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:592" status="valid" parentFunction="softsign" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:625" status="valid" parentFunction="elu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:633" status="valid" parentFunction="elu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:673" status="valid" parentFunction="selu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:681" status="valid" parentFunction="selu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:705" status="valid" parentFunction="prelu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:713" status="valid" parentFunction="prelu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:730" status="valid" parentFunction="binary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:738" status="valid" parentFunction="binary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_activation_stream.h:755" status="valid" parentFunction="ternary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_activation_stream.h:763" status="valid" parentFunction="ternary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:19" status="valid" parentFunction="conv_1d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:22" status="valid" parentFunction="conv_1d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:25" status="valid" parentFunction="conv_1d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:27" status="valid" parentFunction="conv_1d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:28" status="valid" parentFunction="conv_1d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv1d_latency.h:31" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_latency.h:35" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:41" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:48" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:52" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:62" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:69" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:72" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:80" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_resource.h:30" status="valid" parentFunction="conv_1d_resource_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_resource.h:32" status="valid" parentFunction="conv_1d_resource_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_resource.h:35" status="valid" parentFunction="conv_1d_resource_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_resource.h:45" status="valid" parentFunction="conv_1d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_resource.h:49" status="valid" parentFunction="conv_1d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_resource.h:56" status="valid" parentFunction="conv_1d_resource_cl" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_resource.h:64" status="valid" parentFunction="conv_1d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_resource.h:68" status="valid" parentFunction="conv_1d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_resource.h:92" status="valid" parentFunction="conv_1d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_resource.h:96" status="valid" parentFunction="conv_1d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_stream.h:22" status="valid" parentFunction="conv_1d_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:17" status="valid" parentFunction="scale_index_k_gte_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:38" status="valid" parentFunction="scale_index_k_lt_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:61" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:74" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:84" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:87" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:89" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:93" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:97" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:108" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:134" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:138" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options="II = CONFIG_T::reuse_factor"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:141" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:144" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:161" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:167" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:170" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:180" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:189" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:195" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:211" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:226" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:230" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options="variable = shift_buffer complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:234" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:245" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:263" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:277" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:280" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:304" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:338" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:348" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:351" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:363" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:375" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:39" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_compressed.h:15" status="valid" parentFunction="fill_mult" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_compressed.h:29" status="valid" parentFunction="dense_compressed" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_compressed.h:30" status="valid" parentFunction="dense_compressed" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_compressed.h:31" status="valid" parentFunction="dense_compressed" variable="weights" isDirective="0" options="variable=weights block factor=multiplier_limit"/>
        <Pragma type="aggregate" location="firmware/nnet_utils/nnet_dense_compressed.h:34" status="valid" parentFunction="dense_compressed" variable="weights" isDirective="0" options="variable=weights"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_compressed.h:41" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_compressed.h:49" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_compressed.h:52" status="valid" parentFunction="dense_compressed" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_compressed.h:56" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_compressed.h:62" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_compressed.h:82" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_latency.h:21" status="valid" parentFunction="dense_latency" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_latency.h:26" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:29" status="valid" parentFunction="dense_latency" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:30" status="valid" parentFunction="dense_latency" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:31" status="valid" parentFunction="dense_latency" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_dense_latency.h:33" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::multiplier_limit"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:30" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:33" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:37" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:43" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:51" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:75" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:98" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:101" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:105" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:125" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:131" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:150" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:172" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:175" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:179" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:185" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:187" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="tmpmult" isDirective="0" options="variable=tmpmult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:191" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:199" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:203" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:209" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:219" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:227" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_resource.h:237" status="valid" parentFunction="dense_resource" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_stream.h:16" status="valid" parentFunction="dense_latency_wrapper" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_stream.h:29" status="valid" parentFunction="data_prepare" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_stream.h:34" status="valid" parentFunction="data_prepare" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_stream.h:38" status="valid" parentFunction="data_prepare" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_stream.h:46" status="valid" parentFunction="data_prepare" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_stream.h:54" status="valid" parentFunction="res_write" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_stream.h:59" status="valid" parentFunction="res_write" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_stream.h:64" status="valid" parentFunction="res_write" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_stream.h:74" status="valid" parentFunction="res_write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_stream.h:85" status="valid" parentFunction="dense" variable="" isDirective="0" options="recursive"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_stream.h:88" status="valid" parentFunction="dense" variable="data" isDirective="0" options="variable=data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_stream.h:91" status="valid" parentFunction="dense" variable="res" isDirective="0" options="variable=res complete"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:25" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:34" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:46" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:58" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:72" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:86" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_sepconv1d_stream.h:20" status="valid" parentFunction="depthwise_conv_1d_buffer_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv1d_stream.h:38" status="valid" parentFunction="pointwise_conv_1d_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv1d_stream.h:39" status="valid" parentFunction="pointwise_conv_1d_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_sepconv1d_stream.h:44" status="valid" parentFunction="pointwise_conv_1d_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="dataflow" location="firmware/nnet_utils/nnet_sepconv1d_stream.h:76" status="valid" parentFunction="separable_conv_1d_cl" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="firmware/nnet_utils/nnet_sepconv1d_stream.h:80" status="valid" parentFunction="separable_conv_1d_cl" variable="depthwise_res" isDirective="0" options="variable=depthwise_res depth=res_depth"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:14" status="valid" parentFunction="depthwise_product" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_sepconv_stream.h:20" status="valid" parentFunction="depthwise_product" variable="weights" isDirective="0" options="variable=weights"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_sepconv_stream.h:22" status="valid" parentFunction="depthwise_product" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv_stream.h:24" status="valid" parentFunction="depthwise_product" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_sepconv_stream.h:26" status="valid" parentFunction="depthwise_product" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::multiplier_limit"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:31" status="valid" parentFunction="depthwise_product" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:39" status="valid" parentFunction="depthwise_product" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:56" status="valid" parentFunction="depthwise_product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:66" status="valid" parentFunction="depthwise_mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv_stream.h:69" status="valid" parentFunction="depthwise_mult_buffer" variable="data" isDirective="0" options="variable=data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv_stream.h:71" status="valid" parentFunction="depthwise_mult_buffer" variable="res" isDirective="0" options="variable=res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:75" status="valid" parentFunction="depthwise_mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:79" status="valid" parentFunction="depthwise_mult_buffer" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:88" status="valid" parentFunction="depthwise_mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:114" status="valid" parentFunction="compute_depthwise_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_sepconv_stream.h:118" status="valid" parentFunction="compute_depthwise_output_encoded" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:121" status="valid" parentFunction="compute_depthwise_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:124" status="valid" parentFunction="compute_depthwise_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:139" status="valid" parentFunction="pointwise_mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv_stream.h:142" status="valid" parentFunction="pointwise_mult_buffer" variable="data" isDirective="0" options="variable=data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv_stream.h:145" status="valid" parentFunction="pointwise_mult_buffer" variable="res" isDirective="0" options="variable=res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:152" status="valid" parentFunction="pointwise_mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:156" status="valid" parentFunction="pointwise_mult_buffer" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:167" status="valid" parentFunction="pointwise_mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:179" status="valid" parentFunction="compute_depthwise_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv_stream.h:189" status="valid" parentFunction="compute_depthwise_output_buffer_1d" variable="kernel_data" isDirective="0" options="variable=kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv_stream.h:192" status="valid" parentFunction="compute_depthwise_output_buffer_1d" variable="res_out" isDirective="0" options="variable=res_out complete dim = 0"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:203" status="valid" parentFunction="compute_depthwise_output_buffer_1d" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:214" status="valid" parentFunction="compute_depthwise_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:240" status="valid" parentFunction="compute_depthwise_output_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv_stream.h:254" status="valid" parentFunction="compute_depthwise_output_buffer_2d" variable="kernel_data" isDirective="0" options="variable=kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_sepconv_stream.h:257" status="valid" parentFunction="compute_depthwise_output_buffer_2d" variable="res_out" isDirective="0" options="variable=res_out complete dim = 0"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_sepconv_stream.h:268" status="valid" parentFunction="compute_depthwise_output_buffer_2d" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_sepconv_stream.h:279" status="valid" parentFunction="compute_depthwise_output_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:23" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_stream.h:33" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:47" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_stream.h:59" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:74" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_stream.h:81" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:91" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:99" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_stream.h:103" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:114" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_stream.h:118" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:139" status="valid" parentFunction="broadcast_stream_1x1xc" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:142" status="valid" parentFunction="broadcast_stream_1x1xc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_stream.h:146" status="valid" parentFunction="broadcast_stream_1x1xc" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:160" status="valid" parentFunction="broadcast_stream_hxwx1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_stream.h:165" status="valid" parentFunction="broadcast_stream_hxwx1" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_stream.h:185" status="valid" parentFunction="transpose_2d" variable="data_array" isDirective="0" options="variable=data_array complete"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:188" status="valid" parentFunction="transpose_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_stream.h:196" status="valid" parentFunction="transpose_2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_types.h:28" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

