Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'DW01_inc_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_3_1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_3_1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
reset
enable
in[7]
in[6]
in[5]
in[4]
in[3]
in[2]
in[1]
in[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
delay_reg_reg[0][0]/next_state
delay_reg_reg[0][1]/next_state
delay_reg_reg[0][2]/next_state
delay_reg_reg[0][3]/next_state
delay_reg_reg[0][4]/next_state
delay_reg_reg[0][5]/next_state
delay_reg_reg[0][6]/next_state
delay_reg_reg[0][7]/next_state
out[0]
out[1]
out[2]
out[3]
out[4]
out[5]
out[6]
out[7]
out_valid
switch_enable

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
