
ZephC_LTE_Gateway.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa90  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000be4  0800ac30  0800ac30  0001ac30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b814  0800b814  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b814  0800b814  0001b814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b81c  0800b81c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b81c  0800b81c  0001b81c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b820  0800b820  0001b820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b824  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bd4  200001e0  0800ba04  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000db4  0800ba04  00020db4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fcfa  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025cd  00000000  00000000  0002ff0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e48  00000000  00000000  000324d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d40  00000000  00000000  00033320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001834f  00000000  00000000  00034060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001199c  00000000  00000000  0004c3af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fc8e  00000000  00000000  0005dd4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ed9d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000500c  00000000  00000000  000eda2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ac18 	.word	0x0800ac18

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800ac18 	.word	0x0800ac18

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b9aa 	b.w	8000f64 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f83c 	bl	8000c94 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2lz>:
 8000c28:	b538      	push	{r3, r4, r5, lr}
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	4604      	mov	r4, r0
 8000c30:	460d      	mov	r5, r1
 8000c32:	f7ff ff5b 	bl	8000aec <__aeabi_dcmplt>
 8000c36:	b928      	cbnz	r0, 8000c44 <__aeabi_d2lz+0x1c>
 8000c38:	4620      	mov	r0, r4
 8000c3a:	4629      	mov	r1, r5
 8000c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c40:	f000 b80a 	b.w	8000c58 <__aeabi_d2ulz>
 8000c44:	4620      	mov	r0, r4
 8000c46:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c4a:	f000 f805 	bl	8000c58 <__aeabi_d2ulz>
 8000c4e:	4240      	negs	r0, r0
 8000c50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c54:	bd38      	pop	{r3, r4, r5, pc}
 8000c56:	bf00      	nop

08000c58 <__aeabi_d2ulz>:
 8000c58:	b5d0      	push	{r4, r6, r7, lr}
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <__aeabi_d2ulz+0x34>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	4606      	mov	r6, r0
 8000c60:	460f      	mov	r7, r1
 8000c62:	f7ff fcd1 	bl	8000608 <__aeabi_dmul>
 8000c66:	f7ff ffa7 	bl	8000bb8 <__aeabi_d2uiz>
 8000c6a:	4604      	mov	r4, r0
 8000c6c:	f7ff fc52 	bl	8000514 <__aeabi_ui2d>
 8000c70:	4b07      	ldr	r3, [pc, #28]	; (8000c90 <__aeabi_d2ulz+0x38>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	f7ff fcc8 	bl	8000608 <__aeabi_dmul>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	4630      	mov	r0, r6
 8000c7e:	4639      	mov	r1, r7
 8000c80:	f7ff fb0a 	bl	8000298 <__aeabi_dsub>
 8000c84:	f7ff ff98 	bl	8000bb8 <__aeabi_d2uiz>
 8000c88:	4621      	mov	r1, r4
 8000c8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c8c:	3df00000 	.word	0x3df00000
 8000c90:	41f00000 	.word	0x41f00000

08000c94 <__udivmoddi4>:
 8000c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c98:	9d08      	ldr	r5, [sp, #32]
 8000c9a:	4604      	mov	r4, r0
 8000c9c:	468e      	mov	lr, r1
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d14d      	bne.n	8000d3e <__udivmoddi4+0xaa>
 8000ca2:	428a      	cmp	r2, r1
 8000ca4:	4694      	mov	ip, r2
 8000ca6:	d969      	bls.n	8000d7c <__udivmoddi4+0xe8>
 8000ca8:	fab2 f282 	clz	r2, r2
 8000cac:	b152      	cbz	r2, 8000cc4 <__udivmoddi4+0x30>
 8000cae:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb2:	f1c2 0120 	rsb	r1, r2, #32
 8000cb6:	fa20 f101 	lsr.w	r1, r0, r1
 8000cba:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cbe:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc2:	4094      	lsls	r4, r2
 8000cc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc8:	0c21      	lsrs	r1, r4, #16
 8000cca:	fbbe f6f8 	udiv	r6, lr, r8
 8000cce:	fa1f f78c 	uxth.w	r7, ip
 8000cd2:	fb08 e316 	mls	r3, r8, r6, lr
 8000cd6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cda:	fb06 f107 	mul.w	r1, r6, r7
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	d90a      	bls.n	8000cf8 <__udivmoddi4+0x64>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cea:	f080 811f 	bcs.w	8000f2c <__udivmoddi4+0x298>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 811c 	bls.w	8000f2c <__udivmoddi4+0x298>
 8000cf4:	3e02      	subs	r6, #2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d00:	fb08 3310 	mls	r3, r8, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 f707 	mul.w	r7, r0, r7
 8000d0c:	42a7      	cmp	r7, r4
 8000d0e:	d90a      	bls.n	8000d26 <__udivmoddi4+0x92>
 8000d10:	eb1c 0404 	adds.w	r4, ip, r4
 8000d14:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d18:	f080 810a 	bcs.w	8000f30 <__udivmoddi4+0x29c>
 8000d1c:	42a7      	cmp	r7, r4
 8000d1e:	f240 8107 	bls.w	8000f30 <__udivmoddi4+0x29c>
 8000d22:	4464      	add	r4, ip
 8000d24:	3802      	subs	r0, #2
 8000d26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2a:	1be4      	subs	r4, r4, r7
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	b11d      	cbz	r5, 8000d38 <__udivmoddi4+0xa4>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c5 4300 	strd	r4, r3, [r5]
 8000d38:	4631      	mov	r1, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0xc2>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80ef 	beq.w	8000f26 <__udivmoddi4+0x292>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x160>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0xd4>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80f9 	bhi.w	8000f5a <__udivmoddi4+0x2c6>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	469e      	mov	lr, r3
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0e0      	beq.n	8000d38 <__udivmoddi4+0xa4>
 8000d76:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7a:	e7dd      	b.n	8000d38 <__udivmoddi4+0xa4>
 8000d7c:	b902      	cbnz	r2, 8000d80 <__udivmoddi4+0xec>
 8000d7e:	deff      	udf	#255	; 0xff
 8000d80:	fab2 f282 	clz	r2, r2
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f040 8092 	bne.w	8000eae <__udivmoddi4+0x21a>
 8000d8a:	eba1 010c 	sub.w	r1, r1, ip
 8000d8e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	2601      	movs	r6, #1
 8000d98:	0c20      	lsrs	r0, r4, #16
 8000d9a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d9e:	fb07 1113 	mls	r1, r7, r3, r1
 8000da2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000da6:	fb0e f003 	mul.w	r0, lr, r3
 8000daa:	4288      	cmp	r0, r1
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x12c>
 8000dae:	eb1c 0101 	adds.w	r1, ip, r1
 8000db2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x12a>
 8000db8:	4288      	cmp	r0, r1
 8000dba:	f200 80cb 	bhi.w	8000f54 <__udivmoddi4+0x2c0>
 8000dbe:	4643      	mov	r3, r8
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc8:	fb07 1110 	mls	r1, r7, r0, r1
 8000dcc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd0:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd4:	45a6      	cmp	lr, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x156>
 8000dd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ddc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de0:	d202      	bcs.n	8000de8 <__udivmoddi4+0x154>
 8000de2:	45a6      	cmp	lr, r4
 8000de4:	f200 80bb 	bhi.w	8000f5e <__udivmoddi4+0x2ca>
 8000de8:	4608      	mov	r0, r1
 8000dea:	eba4 040e 	sub.w	r4, r4, lr
 8000dee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df2:	e79c      	b.n	8000d2e <__udivmoddi4+0x9a>
 8000df4:	f1c6 0720 	rsb	r7, r6, #32
 8000df8:	40b3      	lsls	r3, r6
 8000dfa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dfe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e02:	fa20 f407 	lsr.w	r4, r0, r7
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	431c      	orrs	r4, r3
 8000e0c:	40f9      	lsrs	r1, r7
 8000e0e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e12:	fa00 f306 	lsl.w	r3, r0, r6
 8000e16:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1a:	0c20      	lsrs	r0, r4, #16
 8000e1c:	fa1f fe8c 	uxth.w	lr, ip
 8000e20:	fb09 1118 	mls	r1, r9, r8, r1
 8000e24:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e28:	fb08 f00e 	mul.w	r0, r8, lr
 8000e2c:	4288      	cmp	r0, r1
 8000e2e:	fa02 f206 	lsl.w	r2, r2, r6
 8000e32:	d90b      	bls.n	8000e4c <__udivmoddi4+0x1b8>
 8000e34:	eb1c 0101 	adds.w	r1, ip, r1
 8000e38:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e3c:	f080 8088 	bcs.w	8000f50 <__udivmoddi4+0x2bc>
 8000e40:	4288      	cmp	r0, r1
 8000e42:	f240 8085 	bls.w	8000f50 <__udivmoddi4+0x2bc>
 8000e46:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4a:	4461      	add	r1, ip
 8000e4c:	1a09      	subs	r1, r1, r0
 8000e4e:	b2a4      	uxth	r4, r4
 8000e50:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e54:	fb09 1110 	mls	r1, r9, r0, r1
 8000e58:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e60:	458e      	cmp	lr, r1
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1e2>
 8000e64:	eb1c 0101 	adds.w	r1, ip, r1
 8000e68:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e6c:	d26c      	bcs.n	8000f48 <__udivmoddi4+0x2b4>
 8000e6e:	458e      	cmp	lr, r1
 8000e70:	d96a      	bls.n	8000f48 <__udivmoddi4+0x2b4>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4461      	add	r1, ip
 8000e76:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7a:	fba0 9402 	umull	r9, r4, r0, r2
 8000e7e:	eba1 010e 	sub.w	r1, r1, lr
 8000e82:	42a1      	cmp	r1, r4
 8000e84:	46c8      	mov	r8, r9
 8000e86:	46a6      	mov	lr, r4
 8000e88:	d356      	bcc.n	8000f38 <__udivmoddi4+0x2a4>
 8000e8a:	d053      	beq.n	8000f34 <__udivmoddi4+0x2a0>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x212>
 8000e8e:	ebb3 0208 	subs.w	r2, r3, r8
 8000e92:	eb61 010e 	sbc.w	r1, r1, lr
 8000e96:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9a:	fa22 f306 	lsr.w	r3, r2, r6
 8000e9e:	40f1      	lsrs	r1, r6
 8000ea0:	431f      	orrs	r7, r3
 8000ea2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ea6:	2600      	movs	r6, #0
 8000ea8:	4631      	mov	r1, r6
 8000eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eae:	f1c2 0320 	rsb	r3, r2, #32
 8000eb2:	40d8      	lsrs	r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa21 f303 	lsr.w	r3, r1, r3
 8000ebc:	4091      	lsls	r1, r2
 8000ebe:	4301      	orrs	r1, r0
 8000ec0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec4:	fa1f fe8c 	uxth.w	lr, ip
 8000ec8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ecc:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed0:	0c0b      	lsrs	r3, r1, #16
 8000ed2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ed6:	fb00 f60e 	mul.w	r6, r0, lr
 8000eda:	429e      	cmp	r6, r3
 8000edc:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x260>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eea:	d22f      	bcs.n	8000f4c <__udivmoddi4+0x2b8>
 8000eec:	429e      	cmp	r6, r3
 8000eee:	d92d      	bls.n	8000f4c <__udivmoddi4+0x2b8>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1b9b      	subs	r3, r3, r6
 8000ef6:	b289      	uxth	r1, r1
 8000ef8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000efc:	fb07 3316 	mls	r3, r7, r6, r3
 8000f00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f04:	fb06 f30e 	mul.w	r3, r6, lr
 8000f08:	428b      	cmp	r3, r1
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x28a>
 8000f0c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f10:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f14:	d216      	bcs.n	8000f44 <__udivmoddi4+0x2b0>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d914      	bls.n	8000f44 <__udivmoddi4+0x2b0>
 8000f1a:	3e02      	subs	r6, #2
 8000f1c:	4461      	add	r1, ip
 8000f1e:	1ac9      	subs	r1, r1, r3
 8000f20:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f24:	e738      	b.n	8000d98 <__udivmoddi4+0x104>
 8000f26:	462e      	mov	r6, r5
 8000f28:	4628      	mov	r0, r5
 8000f2a:	e705      	b.n	8000d38 <__udivmoddi4+0xa4>
 8000f2c:	4606      	mov	r6, r0
 8000f2e:	e6e3      	b.n	8000cf8 <__udivmoddi4+0x64>
 8000f30:	4618      	mov	r0, r3
 8000f32:	e6f8      	b.n	8000d26 <__udivmoddi4+0x92>
 8000f34:	454b      	cmp	r3, r9
 8000f36:	d2a9      	bcs.n	8000e8c <__udivmoddi4+0x1f8>
 8000f38:	ebb9 0802 	subs.w	r8, r9, r2
 8000f3c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f40:	3801      	subs	r0, #1
 8000f42:	e7a3      	b.n	8000e8c <__udivmoddi4+0x1f8>
 8000f44:	4646      	mov	r6, r8
 8000f46:	e7ea      	b.n	8000f1e <__udivmoddi4+0x28a>
 8000f48:	4620      	mov	r0, r4
 8000f4a:	e794      	b.n	8000e76 <__udivmoddi4+0x1e2>
 8000f4c:	4640      	mov	r0, r8
 8000f4e:	e7d1      	b.n	8000ef4 <__udivmoddi4+0x260>
 8000f50:	46d0      	mov	r8, sl
 8000f52:	e77b      	b.n	8000e4c <__udivmoddi4+0x1b8>
 8000f54:	3b02      	subs	r3, #2
 8000f56:	4461      	add	r1, ip
 8000f58:	e732      	b.n	8000dc0 <__udivmoddi4+0x12c>
 8000f5a:	4630      	mov	r0, r6
 8000f5c:	e709      	b.n	8000d72 <__udivmoddi4+0xde>
 8000f5e:	4464      	add	r4, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e742      	b.n	8000dea <__udivmoddi4+0x156>

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	db0b      	blt.n	8000f92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	f003 021f 	and.w	r2, r3, #31
 8000f80:	4907      	ldr	r1, [pc, #28]	; (8000fa0 <__NVIC_EnableIRQ+0x38>)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	095b      	lsrs	r3, r3, #5
 8000f88:	2001      	movs	r0, #1
 8000f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000e100 	.word	0xe000e100

08000fa4 <initEXIT>:
#include "stm32f4xx.h"
#include "stm32f4xx_it.h"

unsigned char intterruptEvent_Flag = 0;

void initEXIT(void) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
	RCC -> AHB1ENR |= RCC_AHB1ENR_GPIOBEN;		// Enable GPIO Clock
 8000fa8:	4b1d      	ldr	r3, [pc, #116]	; (8001020 <initEXIT+0x7c>)
 8000faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fac:	4a1c      	ldr	r2, [pc, #112]	; (8001020 <initEXIT+0x7c>)
 8000fae:	f043 0302 	orr.w	r3, r3, #2
 8000fb2:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOB -> MODER &= ~3U << 6;					// GPIO B3 set 00 - INPUT
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <initEXIT+0x80>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a1a      	ldr	r2, [pc, #104]	; (8001024 <initEXIT+0x80>)
 8000fba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000fbe:	6013      	str	r3, [r2, #0]
	GPIOB -> PUPDR &= ~3U << 6;					// No pull-up|pull-down
 8000fc0:	4b18      	ldr	r3, [pc, #96]	; (8001024 <initEXIT+0x80>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	4a17      	ldr	r2, [pc, #92]	; (8001024 <initEXIT+0x80>)
 8000fc6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000fca:	60d3      	str	r3, [r2, #12]

	NVIC_EnableIRQ(EXTI3_IRQn);					// Enable interrupt
 8000fcc:	2009      	movs	r0, #9
 8000fce:	f7ff ffcb 	bl	8000f68 <__NVIC_EnableIRQ>

	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000fd2:	4b13      	ldr	r3, [pc, #76]	; (8001020 <initEXIT+0x7c>)
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd6:	4a12      	ldr	r2, [pc, #72]	; (8001020 <initEXIT+0x7c>)
 8000fd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fdc:	6453      	str	r3, [r2, #68]	; 0x44
	SYSCFG -> EXTICR[0] &= SYSCFG_EXTICR1_EXTI3;
 8000fde:	4b12      	ldr	r3, [pc, #72]	; (8001028 <initEXIT+0x84>)
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	4a11      	ldr	r2, [pc, #68]	; (8001028 <initEXIT+0x84>)
 8000fe4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8000fe8:	6093      	str	r3, [r2, #8]
	SYSCFG -> EXTICR[0] |= SYSCFG_EXTICR1_EXTI3_PB;
 8000fea:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <initEXIT+0x84>)
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	4a0e      	ldr	r2, [pc, #56]	; (8001028 <initEXIT+0x84>)
 8000ff0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ff4:	6093      	str	r3, [r2, #8]

	EXTI -> RTSR &= ~EXTI_RTSR_TR3;				// Disable rising trigger
 8000ff6:	4b0d      	ldr	r3, [pc, #52]	; (800102c <initEXIT+0x88>)
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	4a0c      	ldr	r2, [pc, #48]	; (800102c <initEXIT+0x88>)
 8000ffc:	f023 0308 	bic.w	r3, r3, #8
 8001000:	6093      	str	r3, [r2, #8]
	EXTI -> RTSR |= EXTI_FTSR_TR3;				// Enable falling trigger
 8001002:	4b0a      	ldr	r3, [pc, #40]	; (800102c <initEXIT+0x88>)
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	4a09      	ldr	r2, [pc, #36]	; (800102c <initEXIT+0x88>)
 8001008:	f043 0308 	orr.w	r3, r3, #8
 800100c:	6093      	str	r3, [r2, #8]

//	EXTI -> RTSR |= EXTI_RTSR_TR3;
//	EXTI -> RTSR &= ~EXTI_FTSR_TR3;

	EXTI -> IMR |= EXTI_IMR_IM3;				// Interrupt Mask 1 = not mask
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <initEXIT+0x88>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a06      	ldr	r2, [pc, #24]	; (800102c <initEXIT+0x88>)
 8001014:	f043 0308 	orr.w	r3, r3, #8
 8001018:	6013      	str	r3, [r2, #0]
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800
 8001024:	40020400 	.word	0x40020400
 8001028:	40013800 	.word	0x40013800
 800102c:	40013c00 	.word	0x40013c00

08001030 <EXTI3_IRQHandler>:


void EXTI3_IRQHandler(void) {
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	if((EXTI -> PR & EXTI_PR_PR3) != 0) {
 8001034:	4b09      	ldr	r3, [pc, #36]	; (800105c <EXTI3_IRQHandler+0x2c>)
 8001036:	695b      	ldr	r3, [r3, #20]
 8001038:	f003 0308 	and.w	r3, r3, #8
 800103c:	2b00      	cmp	r3, #0
 800103e:	d008      	beq.n	8001052 <EXTI3_IRQHandler+0x22>
		intterruptEvent_Flag = 1;
 8001040:	4b07      	ldr	r3, [pc, #28]	; (8001060 <EXTI3_IRQHandler+0x30>)
 8001042:	2201      	movs	r2, #1
 8001044:	701a      	strb	r2, [r3, #0]
		EXTI -> PR |= EXTI_PR_PR3;
 8001046:	4b05      	ldr	r3, [pc, #20]	; (800105c <EXTI3_IRQHandler+0x2c>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	4a04      	ldr	r2, [pc, #16]	; (800105c <EXTI3_IRQHandler+0x2c>)
 800104c:	f043 0308 	orr.w	r3, r3, #8
 8001050:	6153      	str	r3, [r2, #20]
	}
}
 8001052:	bf00      	nop
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	40013c00 	.word	0x40013c00
 8001060:	200001fc 	.word	0x200001fc

08001064 <callGNSS>:


// Get GPS data
// return 1 if process is done
// return 2 if NMEA CRC is fail
unsigned char callGNSS(char* lat_out, char* lon_out) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af02      	add	r7, sp, #8
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
	UART6_Debug("[GPS] -> CALL\r\n");
 800106e:	484b      	ldr	r0, [pc, #300]	; (800119c <callGNSS+0x138>)
 8001070:	f001 fa08 	bl	8002484 <UART6_Debug>

	memset(lteComm_MainBuff, 0x00, sizeof(lteComm_MainBuff));
 8001074:	22ff      	movs	r2, #255	; 0xff
 8001076:	2100      	movs	r1, #0
 8001078:	4849      	ldr	r0, [pc, #292]	; (80011a0 <callGNSS+0x13c>)
 800107a:	f005 fb4b 	bl	8006714 <memset>
	SendCMD_LTE((char *) "AT+QGPSCFG=\"outport\",\"uartdebug\"\r\n");
 800107e:	4849      	ldr	r0, [pc, #292]	; (80011a4 <callGNSS+0x140>)
 8001080:	f001 fa2c 	bl	80024dc <SendCMD_LTE>
	UART6_Debug("[GPS] -> REQ.\r\n");
 8001084:	4848      	ldr	r0, [pc, #288]	; (80011a8 <callGNSS+0x144>)
 8001086:	f001 f9fd 	bl	8002484 <UART6_Debug>


	// TIME OUT
	sysCounter.prev_msgTimeOut = sysCounter.main_ms_counter;
 800108a:	4b48      	ldr	r3, [pc, #288]	; (80011ac <callGNSS+0x148>)
 800108c:	881a      	ldrh	r2, [r3, #0]
 800108e:	4b47      	ldr	r3, [pc, #284]	; (80011ac <callGNSS+0x148>)
 8001090:	80da      	strh	r2, [r3, #6]
	while(findTarget(lteComm_MainBuff, "GPRMC") != 1){
 8001092:	e01b      	b.n	80010cc <callGNSS+0x68>
		if(sysCounter.main_ms_counter == 0) {
 8001094:	4b45      	ldr	r3, [pc, #276]	; (80011ac <callGNSS+0x148>)
 8001096:	881b      	ldrh	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d102      	bne.n	80010a2 <callGNSS+0x3e>
			sysCounter.prev_msgTimeOut = 0;
 800109c:	4b43      	ldr	r3, [pc, #268]	; (80011ac <callGNSS+0x148>)
 800109e:	2200      	movs	r2, #0
 80010a0:	80da      	strh	r2, [r3, #6]
		}

		if((sysCounter.main_ms_counter - sysCounter.prev_msgTimeOut) >= 10000) {
 80010a2:	4b42      	ldr	r3, [pc, #264]	; (80011ac <callGNSS+0x148>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	461a      	mov	r2, r3
 80010a8:	4b40      	ldr	r3, [pc, #256]	; (80011ac <callGNSS+0x148>)
 80010aa:	88db      	ldrh	r3, [r3, #6]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	f242 720f 	movw	r2, #9999	; 0x270f
 80010b2:	4293      	cmp	r3, r2
 80010b4:	dd0a      	ble.n	80010cc <callGNSS+0x68>
			UART6_Debug("[GPS] -> TIMEOUT\r\n");
 80010b6:	483e      	ldr	r0, [pc, #248]	; (80011b0 <callGNSS+0x14c>)
 80010b8:	f001 f9e4 	bl	8002484 <UART6_Debug>
			returnValue = 2;
 80010bc:	4b3d      	ldr	r3, [pc, #244]	; (80011b4 <callGNSS+0x150>)
 80010be:	2202      	movs	r2, #2
 80010c0:	701a      	strb	r2, [r3, #0]
			sysCounter.prev_msgTimeOut = sysCounter.main_ms_counter;
 80010c2:	4b3a      	ldr	r3, [pc, #232]	; (80011ac <callGNSS+0x148>)
 80010c4:	881a      	ldrh	r2, [r3, #0]
 80010c6:	4b39      	ldr	r3, [pc, #228]	; (80011ac <callGNSS+0x148>)
 80010c8:	80da      	strh	r2, [r3, #6]
			goto END;
 80010ca:	e05e      	b.n	800118a <callGNSS+0x126>
	while(findTarget(lteComm_MainBuff, "GPRMC") != 1){
 80010cc:	493a      	ldr	r1, [pc, #232]	; (80011b8 <callGNSS+0x154>)
 80010ce:	4834      	ldr	r0, [pc, #208]	; (80011a0 <callGNSS+0x13c>)
 80010d0:	f001 fa7c 	bl	80025cc <findTarget>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d1dc      	bne.n	8001094 <callGNSS+0x30>
		}
	}

	memcpy(GNSS_temp, lteComm_MainBuff, sizeof(GNSS_temp));
 80010da:	4a38      	ldr	r2, [pc, #224]	; (80011bc <callGNSS+0x158>)
 80010dc:	4b30      	ldr	r3, [pc, #192]	; (80011a0 <callGNSS+0x13c>)
 80010de:	4610      	mov	r0, r2
 80010e0:	4619      	mov	r1, r3
 80010e2:	2380      	movs	r3, #128	; 0x80
 80010e4:	461a      	mov	r2, r3
 80010e6:	f005 fb07 	bl	80066f8 <memcpy>
	HAL_Delay(2);
 80010ea:	2002      	movs	r0, #2
 80010ec:	f002 f8f6 	bl	80032dc <HAL_Delay>

	processFlag = NMEACRCCal((unsigned char *) GNSS_temp);
 80010f0:	4832      	ldr	r0, [pc, #200]	; (80011bc <callGNSS+0x158>)
 80010f2:	f001 fd5b 	bl	8002bac <NMEACRCCal>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	4b31      	ldr	r3, [pc, #196]	; (80011c0 <callGNSS+0x15c>)
 80010fc:	701a      	strb	r2, [r3, #0]

	if(processFlag == 1) {
 80010fe:	4b30      	ldr	r3, [pc, #192]	; (80011c0 <callGNSS+0x15c>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d132      	bne.n	800116c <callGNSS+0x108>
		UART6_Debug("[GPS] -> PROCESS\r\n");
 8001106:	482f      	ldr	r0, [pc, #188]	; (80011c4 <callGNSS+0x160>)
 8001108:	f001 f9bc 	bl	8002484 <UART6_Debug>
		// Clear old pos.
		memset(lat_out, 0x00, strlen(lat_out));
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff f867 	bl	80001e0 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	461a      	mov	r2, r3
 8001116:	2100      	movs	r1, #0
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f005 fafb 	bl	8006714 <memset>
		memset(lon_out, 0x00, strlen(lon_out));
 800111e:	6838      	ldr	r0, [r7, #0]
 8001120:	f7ff f85e 	bl	80001e0 <strlen>
 8001124:	4603      	mov	r3, r0
 8001126:	461a      	mov	r2, r3
 8001128:	2100      	movs	r1, #0
 800112a:	6838      	ldr	r0, [r7, #0]
 800112c:	f005 faf2 	bl	8006714 <memset>
		// Delimit
		Delimiter(GNSS_temp, ',', 3, 80, latTemp);
 8001130:	4b25      	ldr	r3, [pc, #148]	; (80011c8 <callGNSS+0x164>)
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	2350      	movs	r3, #80	; 0x50
 8001136:	2203      	movs	r2, #3
 8001138:	212c      	movs	r1, #44	; 0x2c
 800113a:	4820      	ldr	r0, [pc, #128]	; (80011bc <callGNSS+0x158>)
 800113c:	f001 fc87 	bl	8002a4e <Delimiter>
		Delimiter(GNSS_temp, ',', 5, 80, lonTemp);
 8001140:	4b22      	ldr	r3, [pc, #136]	; (80011cc <callGNSS+0x168>)
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	2350      	movs	r3, #80	; 0x50
 8001146:	2205      	movs	r2, #5
 8001148:	212c      	movs	r1, #44	; 0x2c
 800114a:	481c      	ldr	r0, [pc, #112]	; (80011bc <callGNSS+0x158>)
 800114c:	f001 fc7f 	bl	8002a4e <Delimiter>
		// Put new pos.
		NMEAdecoder((char *)latTemp, lat_out, 0);
 8001150:	2200      	movs	r2, #0
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	481c      	ldr	r0, [pc, #112]	; (80011c8 <callGNSS+0x164>)
 8001156:	f000 f841 	bl	80011dc <NMEAdecoder>
		NMEAdecoder((char *)lonTemp, lon_out, 1);
 800115a:	2201      	movs	r2, #1
 800115c:	6839      	ldr	r1, [r7, #0]
 800115e:	481b      	ldr	r0, [pc, #108]	; (80011cc <callGNSS+0x168>)
 8001160:	f000 f83c 	bl	80011dc <NMEAdecoder>

		returnValue = 1;
 8001164:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <callGNSS+0x150>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
 800116a:	e002      	b.n	8001172 <callGNSS+0x10e>
	}else {
		returnValue = 2;
 800116c:	4b11      	ldr	r3, [pc, #68]	; (80011b4 <callGNSS+0x150>)
 800116e:	2202      	movs	r2, #2
 8001170:	701a      	strb	r2, [r3, #0]
	}

	// Dumb way to turn off GMSS @_@
	SendCMD_LTE((char *) "AT+QGPSCFG=\"outport\",\"none\"\r\n");
 8001172:	4817      	ldr	r0, [pc, #92]	; (80011d0 <callGNSS+0x16c>)
 8001174:	f001 f9b2 	bl	80024dc <SendCMD_LTE>
	while(findTarget(lteComm_MainBuff, "OK") != 1);
 8001178:	bf00      	nop
 800117a:	4916      	ldr	r1, [pc, #88]	; (80011d4 <callGNSS+0x170>)
 800117c:	4808      	ldr	r0, [pc, #32]	; (80011a0 <callGNSS+0x13c>)
 800117e:	f001 fa25 	bl	80025cc <findTarget>
 8001182:	4603      	mov	r3, r0
 8001184:	2b01      	cmp	r3, #1
 8001186:	d1f8      	bne.n	800117a <callGNSS+0x116>



END:
 8001188:	bf00      	nop
	UART6_Debug("[GPS] -> DONE\r\n");
 800118a:	4813      	ldr	r0, [pc, #76]	; (80011d8 <callGNSS+0x174>)
 800118c:	f001 f97a 	bl	8002484 <UART6_Debug>
	return returnValue;
 8001190:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <callGNSS+0x150>)
 8001192:	781b      	ldrb	r3, [r3, #0]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	0800ac30 	.word	0x0800ac30
 80011a0:	20000a34 	.word	0x20000a34
 80011a4:	0800ac40 	.word	0x0800ac40
 80011a8:	0800ac64 	.word	0x0800ac64
 80011ac:	20000d14 	.word	0x20000d14
 80011b0:	0800ac74 	.word	0x0800ac74
 80011b4:	200002a1 	.word	0x200002a1
 80011b8:	0800ac88 	.word	0x0800ac88
 80011bc:	20000200 	.word	0x20000200
 80011c0:	200002a0 	.word	0x200002a0
 80011c4:	0800ac90 	.word	0x0800ac90
 80011c8:	20000280 	.word	0x20000280
 80011cc:	20000290 	.word	0x20000290
 80011d0:	0800aca4 	.word	0x0800aca4
 80011d4:	0800acc4 	.word	0x0800acc4
 80011d8:	0800acc8 	.word	0x0800acc8

080011dc <NMEAdecoder>:


void NMEAdecoder(char* input, char* output, unsigned char mode) {
 80011dc:	b5b0      	push	{r4, r5, r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	4613      	mov	r3, r2
 80011e8:	71fb      	strb	r3, [r7, #7]
    char temp[sizeof(input)+2];

    for(int index = 0; index < sizeof(input)+2; index++) {
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
 80011ee:	e00b      	b.n	8001208 <NMEAdecoder+0x2c>
        *(temp+index) = *(input+index);
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	68fa      	ldr	r2, [r7, #12]
 80011f4:	441a      	add	r2, r3
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	f107 0114 	add.w	r1, r7, #20
 80011fc:	440b      	add	r3, r1
 80011fe:	7812      	ldrb	r2, [r2, #0]
 8001200:	701a      	strb	r2, [r3, #0]
    for(int index = 0; index < sizeof(input)+2; index++) {
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	3301      	adds	r3, #1
 8001206:	61fb      	str	r3, [r7, #28]
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	2b05      	cmp	r3, #5
 800120c:	d9f0      	bls.n	80011f0 <NMEAdecoder+0x14>
    }

    if(mode == 0) { // LAT
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d12a      	bne.n	800126a <NMEAdecoder+0x8e>
        sprintf(output, "%.6f",(atoi(temp)/100)+(atof(temp+2)/60));
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	4618      	mov	r0, r3
 800121a:	f005 fa3e 	bl	800669a <atoi>
 800121e:	4603      	mov	r3, r0
 8001220:	4a29      	ldr	r2, [pc, #164]	; (80012c8 <NMEAdecoder+0xec>)
 8001222:	fb82 1203 	smull	r1, r2, r2, r3
 8001226:	1152      	asrs	r2, r2, #5
 8001228:	17db      	asrs	r3, r3, #31
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff f981 	bl	8000534 <__aeabi_i2d>
 8001232:	4604      	mov	r4, r0
 8001234:	460d      	mov	r5, r1
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	3302      	adds	r3, #2
 800123c:	4618      	mov	r0, r3
 800123e:	f005 fa29 	bl	8006694 <atof>
 8001242:	ec51 0b10 	vmov	r0, r1, d0
 8001246:	f04f 0200 	mov.w	r2, #0
 800124a:	4b20      	ldr	r3, [pc, #128]	; (80012cc <NMEAdecoder+0xf0>)
 800124c:	f7ff fb06 	bl	800085c <__aeabi_ddiv>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4620      	mov	r0, r4
 8001256:	4629      	mov	r1, r5
 8001258:	f7ff f820 	bl	800029c <__adddf3>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	491b      	ldr	r1, [pc, #108]	; (80012d0 <NMEAdecoder+0xf4>)
 8001262:	68b8      	ldr	r0, [r7, #8]
 8001264:	f005 fec8 	bl	8006ff8 <siprintf>
    }else { // LON
        sprintf(output, "%.6f",(atoi(temp)/1000)+(atof(temp+3)/60));
    }

}
 8001268:	e029      	b.n	80012be <NMEAdecoder+0xe2>
        sprintf(output, "%.6f",(atoi(temp)/1000)+(atof(temp+3)/60));
 800126a:	f107 0314 	add.w	r3, r7, #20
 800126e:	4618      	mov	r0, r3
 8001270:	f005 fa13 	bl	800669a <atoi>
 8001274:	4603      	mov	r3, r0
 8001276:	4a17      	ldr	r2, [pc, #92]	; (80012d4 <NMEAdecoder+0xf8>)
 8001278:	fb82 1203 	smull	r1, r2, r2, r3
 800127c:	1192      	asrs	r2, r2, #6
 800127e:	17db      	asrs	r3, r3, #31
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff f956 	bl	8000534 <__aeabi_i2d>
 8001288:	4604      	mov	r4, r0
 800128a:	460d      	mov	r5, r1
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	3303      	adds	r3, #3
 8001292:	4618      	mov	r0, r3
 8001294:	f005 f9fe 	bl	8006694 <atof>
 8001298:	ec51 0b10 	vmov	r0, r1, d0
 800129c:	f04f 0200 	mov.w	r2, #0
 80012a0:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <NMEAdecoder+0xf0>)
 80012a2:	f7ff fadb 	bl	800085c <__aeabi_ddiv>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	4620      	mov	r0, r4
 80012ac:	4629      	mov	r1, r5
 80012ae:	f7fe fff5 	bl	800029c <__adddf3>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4906      	ldr	r1, [pc, #24]	; (80012d0 <NMEAdecoder+0xf4>)
 80012b8:	68b8      	ldr	r0, [r7, #8]
 80012ba:	f005 fe9d 	bl	8006ff8 <siprintf>
}
 80012be:	bf00      	nop
 80012c0:	3720      	adds	r7, #32
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bdb0      	pop	{r4, r5, r7, pc}
 80012c6:	bf00      	nop
 80012c8:	51eb851f 	.word	0x51eb851f
 80012cc:	404e0000 	.word	0x404e0000
 80012d0:	0800acd8 	.word	0x0800acd8
 80012d4:	10624dd3 	.word	0x10624dd3

080012d8 <clearText_Temp>:





void clearText_Temp(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
	memset(TextTemp, 0x00, sizeof(TextTemp));
 80012dc:	227d      	movs	r2, #125	; 0x7d
 80012de:	2100      	movs	r1, #0
 80012e0:	4802      	ldr	r0, [pc, #8]	; (80012ec <clearText_Temp+0x14>)
 80012e2:	f005 fa17 	bl	8006714 <memset>
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200002a4 	.word	0x200002a4

080012f0 <clearLTE_Temp>:

void clearLTE_Temp(void) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
	memset(lteComm_MainBuff, 0x00, sizeof(lteComm_MainBuff));
 80012f4:	22ff      	movs	r2, #255	; 0xff
 80012f6:	2100      	movs	r1, #0
 80012f8:	4802      	ldr	r0, [pc, #8]	; (8001304 <clearLTE_Temp+0x14>)
 80012fa:	f005 fa0b 	bl	8006714 <memset>
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000a34 	.word	0x20000a34

08001308 <initLTE>:



void initLTE(void) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
	//SerialDebug("[MCU] -> start initialize LTE module\r\n");

	for(unsigned char countSeq = 0; countSeq < 7; countSeq++) {
 800130e:	2300      	movs	r3, #0
 8001310:	71fb      	strb	r3, [r7, #7]
 8001312:	e0b3      	b.n	800147c <initLTE+0x174>

		switch(countSeq) {
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	2b06      	cmp	r3, #6
 8001318:	d833      	bhi.n	8001382 <initLTE+0x7a>
 800131a:	a201      	add	r2, pc, #4	; (adr r2, 8001320 <initLTE+0x18>)
 800131c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001320:	0800133d 	.word	0x0800133d
 8001324:	08001347 	.word	0x08001347
 8001328:	08001351 	.word	0x08001351
 800132c:	0800135b 	.word	0x0800135b
 8001330:	08001365 	.word	0x08001365
 8001334:	0800136f 	.word	0x0800136f
 8001338:	08001379 	.word	0x08001379
			case 0 :	// Turn off echo
				sprintf(TextTemp, "ATE0\r\n");
 800133c:	4954      	ldr	r1, [pc, #336]	; (8001490 <initLTE+0x188>)
 800133e:	4855      	ldr	r0, [pc, #340]	; (8001494 <initLTE+0x18c>)
 8001340:	f005 fe5a 	bl	8006ff8 <siprintf>
				break;
 8001344:	e01d      	b.n	8001382 <initLTE+0x7a>

			case 1 :
				sprintf(TextTemp, "AT&D1\r\n");
 8001346:	4954      	ldr	r1, [pc, #336]	; (8001498 <initLTE+0x190>)
 8001348:	4852      	ldr	r0, [pc, #328]	; (8001494 <initLTE+0x18c>)
 800134a:	f005 fe55 	bl	8006ff8 <siprintf>
				break;
 800134e:	e018      	b.n	8001382 <initLTE+0x7a>

			case 2 :
				sprintf(TextTemp, "AT+QGPSEND\r\n");
 8001350:	4952      	ldr	r1, [pc, #328]	; (800149c <initLTE+0x194>)
 8001352:	4850      	ldr	r0, [pc, #320]	; (8001494 <initLTE+0x18c>)
 8001354:	f005 fe50 	bl	8006ff8 <siprintf>
				break;
 8001358:	e013      	b.n	8001382 <initLTE+0x7a>

			case 3 :
				sprintf(TextTemp, "AT+QGPSCFG=\"outport\",\"none\"\r\n");
 800135a:	4951      	ldr	r1, [pc, #324]	; (80014a0 <initLTE+0x198>)
 800135c:	484d      	ldr	r0, [pc, #308]	; (8001494 <initLTE+0x18c>)
 800135e:	f005 fe4b 	bl	8006ff8 <siprintf>
				break;
 8001362:	e00e      	b.n	8001382 <initLTE+0x7a>

			case 4 :
				sprintf(TextTemp, "AT+QGPSCFG=\"nmeasrc\",1\r\n");
 8001364:	494f      	ldr	r1, [pc, #316]	; (80014a4 <initLTE+0x19c>)
 8001366:	484b      	ldr	r0, [pc, #300]	; (8001494 <initLTE+0x18c>)
 8001368:	f005 fe46 	bl	8006ff8 <siprintf>
				break;
 800136c:	e009      	b.n	8001382 <initLTE+0x7a>

			case 5 :
				sprintf(TextTemp, "AT+QGPSCFG=\"gpsnmeatype\",2\r\n");
 800136e:	494e      	ldr	r1, [pc, #312]	; (80014a8 <initLTE+0x1a0>)
 8001370:	4848      	ldr	r0, [pc, #288]	; (8001494 <initLTE+0x18c>)
 8001372:	f005 fe41 	bl	8006ff8 <siprintf>
				break;
 8001376:	e004      	b.n	8001382 <initLTE+0x7a>

			case 6 :
				sprintf(TextTemp, "AT+QGPS=1\r\n");
 8001378:	494c      	ldr	r1, [pc, #304]	; (80014ac <initLTE+0x1a4>)
 800137a:	4846      	ldr	r0, [pc, #280]	; (8001494 <initLTE+0x18c>)
 800137c:	f005 fe3c 	bl	8006ff8 <siprintf>
				break;
 8001380:	bf00      	nop

		}

		UART6_Debug((char *)TextTemp);
 8001382:	4844      	ldr	r0, [pc, #272]	; (8001494 <initLTE+0x18c>)
 8001384:	f001 f87e 	bl	8002484 <UART6_Debug>
		UART6_Debug("\r\n");
 8001388:	4849      	ldr	r0, [pc, #292]	; (80014b0 <initLTE+0x1a8>)
 800138a:	f001 f87b 	bl	8002484 <UART6_Debug>

		SendCMD_LTE((char *)TextTemp);	// Sned CMD
 800138e:	4841      	ldr	r0, [pc, #260]	; (8001494 <initLTE+0x18c>)
 8001390:	f001 f8a4 	bl	80024dc <SendCMD_LTE>

		sysFlag.LTE_CMD_Send = 1;
 8001394:	4b47      	ldr	r3, [pc, #284]	; (80014b4 <initLTE+0x1ac>)
 8001396:	2201      	movs	r2, #1
 8001398:	701a      	strb	r2, [r3, #0]
		sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 800139a:	4b47      	ldr	r3, [pc, #284]	; (80014b8 <initLTE+0x1b0>)
 800139c:	881a      	ldrh	r2, [r3, #0]
 800139e:	4b46      	ldr	r3, [pc, #280]	; (80014b8 <initLTE+0x1b0>)
 80013a0:	805a      	strh	r2, [r3, #2]

		while(sysFlag.LTE_CMD_Send == 1) {
 80013a2:	e064      	b.n	800146e <initLTE+0x166>

			// OK conditions
			if(findTarget(lteComm_MainBuff, "OK") == 1) {
 80013a4:	4945      	ldr	r1, [pc, #276]	; (80014bc <initLTE+0x1b4>)
 80013a6:	4846      	ldr	r0, [pc, #280]	; (80014c0 <initLTE+0x1b8>)
 80013a8:	f001 f910 	bl	80025cc <findTarget>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d10e      	bne.n	80013d0 <initLTE+0xc8>
				UART6_Debug("[LTE] -> OK\r\n");
 80013b2:	4844      	ldr	r0, [pc, #272]	; (80014c4 <initLTE+0x1bc>)
 80013b4:	f001 f866 	bl	8002484 <UART6_Debug>

				sysFlag.LTE_CMD_Send = 0;
 80013b8:	4b3e      	ldr	r3, [pc, #248]	; (80014b4 <initLTE+0x1ac>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	701a      	strb	r2, [r3, #0]
				clearLTE_Temp();
 80013be:	f7ff ff97 	bl	80012f0 <clearLTE_Temp>
				clearText_Temp();
 80013c2:	f7ff ff89 	bl	80012d8 <clearText_Temp>
				sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 80013c6:	4b3c      	ldr	r3, [pc, #240]	; (80014b8 <initLTE+0x1b0>)
 80013c8:	881a      	ldrh	r2, [r3, #0]
 80013ca:	4b3b      	ldr	r3, [pc, #236]	; (80014b8 <initLTE+0x1b0>)
 80013cc:	805a      	strh	r2, [r3, #2]
 80013ce:	e04e      	b.n	800146e <initLTE+0x166>
			}

			// Error conditions
			else if(findTarget(lteComm_MainBuff, "ERROR") == 1) {
 80013d0:	493d      	ldr	r1, [pc, #244]	; (80014c8 <initLTE+0x1c0>)
 80013d2:	483b      	ldr	r0, [pc, #236]	; (80014c0 <initLTE+0x1b8>)
 80013d4:	f001 f8fa 	bl	80025cc <findTarget>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d125      	bne.n	800142a <initLTE+0x122>
				UART6_Debug("[LTE] -> ERROR\n");
 80013de:	483b      	ldr	r0, [pc, #236]	; (80014cc <initLTE+0x1c4>)
 80013e0:	f001 f850 	bl	8002484 <UART6_Debug>
				UART6_Debug((char *)lteComm_MainBuff);
 80013e4:	4836      	ldr	r0, [pc, #216]	; (80014c0 <initLTE+0x1b8>)
 80013e6:	f001 f84d 	bl	8002484 <UART6_Debug>
				UART6_Debug("\r\n");
 80013ea:	4831      	ldr	r0, [pc, #196]	; (80014b0 <initLTE+0x1a8>)
 80013ec:	f001 f84a 	bl	8002484 <UART6_Debug>

				// Case 3 : Disable GNSS fail -> ignore error 505
				if(countSeq == 2 && findTarget(lteComm_MainBuff, "505") == 1) {
 80013f0:	79fb      	ldrb	r3, [r7, #7]
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d10a      	bne.n	800140c <initLTE+0x104>
 80013f6:	4936      	ldr	r1, [pc, #216]	; (80014d0 <initLTE+0x1c8>)
 80013f8:	4831      	ldr	r0, [pc, #196]	; (80014c0 <initLTE+0x1b8>)
 80013fa:	f001 f8e7 	bl	80025cc <findTarget>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b01      	cmp	r3, #1
 8001402:	d103      	bne.n	800140c <initLTE+0x104>
					sysFlag.LTE_INIT_ERROR = 0;
 8001404:	4b2b      	ldr	r3, [pc, #172]	; (80014b4 <initLTE+0x1ac>)
 8001406:	2200      	movs	r2, #0
 8001408:	705a      	strb	r2, [r3, #1]
 800140a:	e002      	b.n	8001412 <initLTE+0x10a>
				}else {
					sysFlag.LTE_INIT_ERROR = 1;
 800140c:	4b29      	ldr	r3, [pc, #164]	; (80014b4 <initLTE+0x1ac>)
 800140e:	2201      	movs	r2, #1
 8001410:	705a      	strb	r2, [r3, #1]
				}

				sysFlag.LTE_CMD_Send = 0;
 8001412:	4b28      	ldr	r3, [pc, #160]	; (80014b4 <initLTE+0x1ac>)
 8001414:	2200      	movs	r2, #0
 8001416:	701a      	strb	r2, [r3, #0]
				clearLTE_Temp();
 8001418:	f7ff ff6a 	bl	80012f0 <clearLTE_Temp>
				clearText_Temp();
 800141c:	f7ff ff5c 	bl	80012d8 <clearText_Temp>
				sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 8001420:	4b25      	ldr	r3, [pc, #148]	; (80014b8 <initLTE+0x1b0>)
 8001422:	881a      	ldrh	r2, [r3, #0]
 8001424:	4b24      	ldr	r3, [pc, #144]	; (80014b8 <initLTE+0x1b0>)
 8001426:	805a      	strh	r2, [r3, #2]
 8001428:	e021      	b.n	800146e <initLTE+0x166>
			}

			// Timeout Conditions
			else if((sysCounter.main_ms_counter - sysCounter.prev_LTEtimeout) >= sysCounter.CMDrespTime) {
 800142a:	4b23      	ldr	r3, [pc, #140]	; (80014b8 <initLTE+0x1b0>)
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	461a      	mov	r2, r3
 8001430:	4b21      	ldr	r3, [pc, #132]	; (80014b8 <initLTE+0x1b0>)
 8001432:	885b      	ldrh	r3, [r3, #2]
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	4a20      	ldr	r2, [pc, #128]	; (80014b8 <initLTE+0x1b0>)
 8001438:	8992      	ldrh	r2, [r2, #12]
 800143a:	4293      	cmp	r3, r2
 800143c:	db17      	blt.n	800146e <initLTE+0x166>
				if(sysCounter.main_ms_counter == 0) {
 800143e:	4b1e      	ldr	r3, [pc, #120]	; (80014b8 <initLTE+0x1b0>)
 8001440:	881b      	ldrh	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d102      	bne.n	800144c <initLTE+0x144>
					sysCounter.prev_LTEtimeout = 0;
 8001446:	4b1c      	ldr	r3, [pc, #112]	; (80014b8 <initLTE+0x1b0>)
 8001448:	2200      	movs	r2, #0
 800144a:	805a      	strh	r2, [r3, #2]
				}

				UART6_Debug("[MCU] -> LTE TIME OUT\r\n");
 800144c:	4821      	ldr	r0, [pc, #132]	; (80014d4 <initLTE+0x1cc>)
 800144e:	f001 f819 	bl	8002484 <UART6_Debug>

				sysFlag.LTE_INIT_ERROR = 1;
 8001452:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <initLTE+0x1ac>)
 8001454:	2201      	movs	r2, #1
 8001456:	705a      	strb	r2, [r3, #1]
				sysFlag.LTE_CMD_Send = 0;
 8001458:	4b16      	ldr	r3, [pc, #88]	; (80014b4 <initLTE+0x1ac>)
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
				clearLTE_Temp();
 800145e:	f7ff ff47 	bl	80012f0 <clearLTE_Temp>
				clearText_Temp();
 8001462:	f7ff ff39 	bl	80012d8 <clearText_Temp>
				sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 8001466:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <initLTE+0x1b0>)
 8001468:	881a      	ldrh	r2, [r3, #0]
 800146a:	4b13      	ldr	r3, [pc, #76]	; (80014b8 <initLTE+0x1b0>)
 800146c:	805a      	strh	r2, [r3, #2]
		while(sysFlag.LTE_CMD_Send == 1) {
 800146e:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <initLTE+0x1ac>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d096      	beq.n	80013a4 <initLTE+0x9c>
	for(unsigned char countSeq = 0; countSeq < 7; countSeq++) {
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	3301      	adds	r3, #1
 800147a:	71fb      	strb	r3, [r7, #7]
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	2b06      	cmp	r3, #6
 8001480:	f67f af48 	bls.w	8001314 <initLTE+0xc>
			}
		}
	}
}
 8001484:	bf00      	nop
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	0800ace0 	.word	0x0800ace0
 8001494:	200002a4 	.word	0x200002a4
 8001498:	0800ace8 	.word	0x0800ace8
 800149c:	0800acf0 	.word	0x0800acf0
 80014a0:	0800ad00 	.word	0x0800ad00
 80014a4:	0800ad20 	.word	0x0800ad20
 80014a8:	0800ad3c 	.word	0x0800ad3c
 80014ac:	0800ad5c 	.word	0x0800ad5c
 80014b0:	0800ad68 	.word	0x0800ad68
 80014b4:	20000d24 	.word	0x20000d24
 80014b8:	20000d14 	.word	0x20000d14
 80014bc:	0800ad6c 	.word	0x0800ad6c
 80014c0:	20000a34 	.word	0x20000a34
 80014c4:	0800ad70 	.word	0x0800ad70
 80014c8:	0800ad80 	.word	0x0800ad80
 80014cc:	0800ad88 	.word	0x0800ad88
 80014d0:	0800ad98 	.word	0x0800ad98
 80014d4:	0800ad9c 	.word	0x0800ad9c

080014d8 <SHUTDOWN_LTE>:
/*
 * Return value
 * 			1 - done
 * 			2 - error/time out
 */
unsigned char SHUTDOWN_LTE(void) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	SendCMD_LTE("AT+QPOWD\r\n");
 80014dc:	481a      	ldr	r0, [pc, #104]	; (8001548 <SHUTDOWN_LTE+0x70>)
 80014de:	f000 fffd 	bl	80024dc <SendCMD_LTE>
	globalSnedFlag = 1;
 80014e2:	4b1a      	ldr	r3, [pc, #104]	; (800154c <SHUTDOWN_LTE+0x74>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	701a      	strb	r2, [r3, #0]
	sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 80014e8:	4b19      	ldr	r3, [pc, #100]	; (8001550 <SHUTDOWN_LTE+0x78>)
 80014ea:	881a      	ldrh	r2, [r3, #0]
 80014ec:	4b18      	ldr	r3, [pc, #96]	; (8001550 <SHUTDOWN_LTE+0x78>)
 80014ee:	805a      	strh	r2, [r3, #2]

	// reset counter
	if(sysCounter.main_ms_counter == 0) {
 80014f0:	4b17      	ldr	r3, [pc, #92]	; (8001550 <SHUTDOWN_LTE+0x78>)
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d11f      	bne.n	8001538 <SHUTDOWN_LTE+0x60>
		sysCounter.prev_LTEtimeout = 0;
 80014f8:	4b15      	ldr	r3, [pc, #84]	; (8001550 <SHUTDOWN_LTE+0x78>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	805a      	strh	r2, [r3, #2]
	}

	while(globalSnedFlag == 1) {
 80014fe:	e01b      	b.n	8001538 <SHUTDOWN_LTE+0x60>
		while(findTarget(lteComm_MainBuff, "POWERED DOWN") == 1) {
			globalSnedFlag = 0;
 8001500:	4b12      	ldr	r3, [pc, #72]	; (800154c <SHUTDOWN_LTE+0x74>)
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
			return 1;
 8001506:	2301      	movs	r3, #1
 8001508:	e01b      	b.n	8001542 <SHUTDOWN_LTE+0x6a>
		while(findTarget(lteComm_MainBuff, "POWERED DOWN") == 1) {
 800150a:	bf00      	nop
 800150c:	4911      	ldr	r1, [pc, #68]	; (8001554 <SHUTDOWN_LTE+0x7c>)
 800150e:	4812      	ldr	r0, [pc, #72]	; (8001558 <SHUTDOWN_LTE+0x80>)
 8001510:	f001 f85c 	bl	80025cc <findTarget>
 8001514:	4603      	mov	r3, r0
 8001516:	2b01      	cmp	r3, #1
 8001518:	d0f2      	beq.n	8001500 <SHUTDOWN_LTE+0x28>
		}
		// Time out
		if((sysCounter.main_ms_counter - sysCounter.prev_ERRORtime) >= 5000) {
 800151a:	4b0d      	ldr	r3, [pc, #52]	; (8001550 <SHUTDOWN_LTE+0x78>)
 800151c:	881b      	ldrh	r3, [r3, #0]
 800151e:	461a      	mov	r2, r3
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <SHUTDOWN_LTE+0x78>)
 8001522:	889b      	ldrh	r3, [r3, #4]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	f241 3287 	movw	r2, #4999	; 0x1387
 800152a:	4293      	cmp	r3, r2
 800152c:	dd04      	ble.n	8001538 <SHUTDOWN_LTE+0x60>
			globalSnedFlag = 0;
 800152e:	4b07      	ldr	r3, [pc, #28]	; (800154c <SHUTDOWN_LTE+0x74>)
 8001530:	2200      	movs	r2, #0
 8001532:	701a      	strb	r2, [r3, #0]
			return 2;
 8001534:	2302      	movs	r3, #2
 8001536:	e004      	b.n	8001542 <SHUTDOWN_LTE+0x6a>
	while(globalSnedFlag == 1) {
 8001538:	4b04      	ldr	r3, [pc, #16]	; (800154c <SHUTDOWN_LTE+0x74>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d0e4      	beq.n	800150a <SHUTDOWN_LTE+0x32>
		}
	}
	return 0;
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	0800adb4 	.word	0x0800adb4
 800154c:	20000321 	.word	0x20000321
 8001550:	20000d14 	.word	0x20000d14
 8001554:	0800adc0 	.word	0x0800adc0
 8001558:	20000a34 	.word	0x20000a34

0800155c <clearText_net_Temp>:
unsigned char Error = 0;	// 0 = No error | > 1 Error

char HTTP_URL_Temp[350];	// URL length max 350 byte


void clearText_net_Temp(void) {
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
	memset(TextNetTemp, 0x00, sizeof(TextNetTemp));
 8001560:	227d      	movs	r2, #125	; 0x7d
 8001562:	2100      	movs	r1, #0
 8001564:	4802      	ldr	r0, [pc, #8]	; (8001570 <clearText_net_Temp+0x14>)
 8001566:	f005 f8d5 	bl	8006714 <memset>
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000370 	.word	0x20000370

08001574 <addZero>:


// Fix single digit to 2 digit
void addZero(char* in, char* out) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
	temp = atoi(in);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f005 f88b 	bl	800669a <atoi>
 8001584:	4603      	mov	r3, r0
 8001586:	4a0a      	ldr	r2, [pc, #40]	; (80015b0 <addZero+0x3c>)
 8001588:	6013      	str	r3, [r2, #0]

    if(temp < 10){
 800158a:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <addZero+0x3c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2b09      	cmp	r3, #9
 8001590:	dc07      	bgt.n	80015a2 <addZero+0x2e>
        sprintf(out, "0%d", temp);
 8001592:	4b07      	ldr	r3, [pc, #28]	; (80015b0 <addZero+0x3c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	4906      	ldr	r1, [pc, #24]	; (80015b4 <addZero+0x40>)
 800159a:	6838      	ldr	r0, [r7, #0]
 800159c:	f005 fd2c 	bl	8006ff8 <siprintf>
    }else{
        out = in;
    }
}
 80015a0:	e001      	b.n	80015a6 <addZero+0x32>
        out = in;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	603b      	str	r3, [r7, #0]
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000324 	.word	0x20000324
 80015b4:	0800add0 	.word	0x0800add0

080015b8 <AckInternet>:


unsigned char AckInternet(void) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
	Error = 0;
 80015be:	4b62      	ldr	r3, [pc, #392]	; (8001748 <AckInternet+0x190>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]

	for(unsigned char countSeq = 0; countSeq < 4; countSeq++) {
 80015c4:	2300      	movs	r3, #0
 80015c6:	71fb      	strb	r3, [r7, #7]
 80015c8:	e0b4      	b.n	8001734 <AckInternet+0x17c>
		switch(countSeq) {
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	2b03      	cmp	r3, #3
 80015ce:	d81f      	bhi.n	8001610 <AckInternet+0x58>
 80015d0:	a201      	add	r2, pc, #4	; (adr r2, 80015d8 <AckInternet+0x20>)
 80015d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d6:	bf00      	nop
 80015d8:	080015e9 	.word	0x080015e9
 80015dc:	080015f3 	.word	0x080015f3
 80015e0:	080015fd 	.word	0x080015fd
 80015e4:	08001607 	.word	0x08001607
			case 0 :
				sprintf(TextNetTemp, "AT+QICSGP=1,1,\"INTERNET\",\"\",\"\",1\r\n");
 80015e8:	4958      	ldr	r1, [pc, #352]	; (800174c <AckInternet+0x194>)
 80015ea:	4859      	ldr	r0, [pc, #356]	; (8001750 <AckInternet+0x198>)
 80015ec:	f005 fd04 	bl	8006ff8 <siprintf>
				break;
 80015f0:	e00e      	b.n	8001610 <AckInternet+0x58>

			case 1 :
				sprintf(TextNetTemp, "AT+QIACT=1\r\n");
 80015f2:	4958      	ldr	r1, [pc, #352]	; (8001754 <AckInternet+0x19c>)
 80015f4:	4856      	ldr	r0, [pc, #344]	; (8001750 <AckInternet+0x198>)
 80015f6:	f005 fcff 	bl	8006ff8 <siprintf>
				break;
 80015fa:	e009      	b.n	8001610 <AckInternet+0x58>

			case 2 :
				sprintf(TextNetTemp, "AT+QIACT?\r\n");
 80015fc:	4956      	ldr	r1, [pc, #344]	; (8001758 <AckInternet+0x1a0>)
 80015fe:	4854      	ldr	r0, [pc, #336]	; (8001750 <AckInternet+0x198>)
 8001600:	f005 fcfa 	bl	8006ff8 <siprintf>
				break;
 8001604:	e004      	b.n	8001610 <AckInternet+0x58>

			case 3 :
				sprintf(TextNetTemp, "AT+QIDNSCFG=1,\"8.8.8.8\",\"1.1.1.1\"\r\n");
 8001606:	4955      	ldr	r1, [pc, #340]	; (800175c <AckInternet+0x1a4>)
 8001608:	4851      	ldr	r0, [pc, #324]	; (8001750 <AckInternet+0x198>)
 800160a:	f005 fcf5 	bl	8006ff8 <siprintf>
				break;
 800160e:	bf00      	nop
		}

		UART6_Debug((char *) TextNetTemp);
 8001610:	484f      	ldr	r0, [pc, #316]	; (8001750 <AckInternet+0x198>)
 8001612:	f000 ff37 	bl	8002484 <UART6_Debug>
		UART6_Debug("\r\n");
 8001616:	4852      	ldr	r0, [pc, #328]	; (8001760 <AckInternet+0x1a8>)
 8001618:	f000 ff34 	bl	8002484 <UART6_Debug>

		SendCMD_LTE((char *) TextNetTemp);
 800161c:	484c      	ldr	r0, [pc, #304]	; (8001750 <AckInternet+0x198>)
 800161e:	f000 ff5d 	bl	80024dc <SendCMD_LTE>
		sysFlag.LTE_CMD_Send = 1;
 8001622:	4b50      	ldr	r3, [pc, #320]	; (8001764 <AckInternet+0x1ac>)
 8001624:	2201      	movs	r2, #1
 8001626:	701a      	strb	r2, [r3, #0]
		sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 8001628:	4b4f      	ldr	r3, [pc, #316]	; (8001768 <AckInternet+0x1b0>)
 800162a:	881a      	ldrh	r2, [r3, #0]
 800162c:	4b4e      	ldr	r3, [pc, #312]	; (8001768 <AckInternet+0x1b0>)
 800162e:	805a      	strh	r2, [r3, #2]


		while(sysFlag.LTE_CMD_Send == 1) {
 8001630:	e079      	b.n	8001726 <AckInternet+0x16e>

			// Reset counter
			if(sysCounter.main_ms_counter == 0) {
 8001632:	4b4d      	ldr	r3, [pc, #308]	; (8001768 <AckInternet+0x1b0>)
 8001634:	881b      	ldrh	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d102      	bne.n	8001640 <AckInternet+0x88>
				sysCounter.prev_LTEtimeout = 0;
 800163a:	4b4b      	ldr	r3, [pc, #300]	; (8001768 <AckInternet+0x1b0>)
 800163c:	2200      	movs	r2, #0
 800163e:	805a      	strh	r2, [r3, #2]
			}

			// OK conditions
			if(findTarget(lteComm_MainBuff, "OK") == 1) {
 8001640:	494a      	ldr	r1, [pc, #296]	; (800176c <AckInternet+0x1b4>)
 8001642:	484b      	ldr	r0, [pc, #300]	; (8001770 <AckInternet+0x1b8>)
 8001644:	f000 ffc2 	bl	80025cc <findTarget>
 8001648:	4603      	mov	r3, r0
 800164a:	2b01      	cmp	r3, #1
 800164c:	d124      	bne.n	8001698 <AckInternet+0xe0>
				UART6_Debug("[LTE] -> OK\r\n");
 800164e:	4849      	ldr	r0, [pc, #292]	; (8001774 <AckInternet+0x1bc>)
 8001650:	f000 ff18 	bl	8002484 <UART6_Debug>

				if(countSeq == 2) {
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	2b02      	cmp	r3, #2
 8001658:	d112      	bne.n	8001680 <AckInternet+0xc8>
					UART6_Debug("[LTE] -> DUMP : \n");
 800165a:	4847      	ldr	r0, [pc, #284]	; (8001778 <AckInternet+0x1c0>)
 800165c:	f000 ff12 	bl	8002484 <UART6_Debug>
					UART6_Debug((char *)lteComm_MainBuff);
 8001660:	4843      	ldr	r0, [pc, #268]	; (8001770 <AckInternet+0x1b8>)
 8001662:	f000 ff0f 	bl	8002484 <UART6_Debug>
					UART6_Debug("\r\n");
 8001666:	483e      	ldr	r0, [pc, #248]	; (8001760 <AckInternet+0x1a8>)
 8001668:	f000 ff0c 	bl	8002484 <UART6_Debug>

					if(findTarget(lteComm_MainBuff, "+QIACT: 1") == 1) {
 800166c:	4943      	ldr	r1, [pc, #268]	; (800177c <AckInternet+0x1c4>)
 800166e:	4840      	ldr	r0, [pc, #256]	; (8001770 <AckInternet+0x1b8>)
 8001670:	f000 ffac 	bl	80025cc <findTarget>
 8001674:	4603      	mov	r3, r0
 8001676:	2b01      	cmp	r3, #1
 8001678:	d102      	bne.n	8001680 <AckInternet+0xc8>
						Error = 0;
 800167a:	4b33      	ldr	r3, [pc, #204]	; (8001748 <AckInternet+0x190>)
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
					}
				}

				sysFlag.LTE_CMD_Send = 0;
 8001680:	4b38      	ldr	r3, [pc, #224]	; (8001764 <AckInternet+0x1ac>)
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]
				clearLTE_Temp();
 8001686:	f7ff fe33 	bl	80012f0 <clearLTE_Temp>
				clearText_net_Temp();
 800168a:	f7ff ff67 	bl	800155c <clearText_net_Temp>
				sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 800168e:	4b36      	ldr	r3, [pc, #216]	; (8001768 <AckInternet+0x1b0>)
 8001690:	881a      	ldrh	r2, [r3, #0]
 8001692:	4b35      	ldr	r3, [pc, #212]	; (8001768 <AckInternet+0x1b0>)
 8001694:	805a      	strh	r2, [r3, #2]
 8001696:	e046      	b.n	8001726 <AckInternet+0x16e>
			}

			// Error conditions
			else if(findTarget(lteComm_MainBuff, "ERROR") == 1) {
 8001698:	4939      	ldr	r1, [pc, #228]	; (8001780 <AckInternet+0x1c8>)
 800169a:	4835      	ldr	r0, [pc, #212]	; (8001770 <AckInternet+0x1b8>)
 800169c:	f000 ff96 	bl	80025cc <findTarget>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d11a      	bne.n	80016dc <AckInternet+0x124>
				UART6_Debug("[LTE] -> ERROR\n");
 80016a6:	4837      	ldr	r0, [pc, #220]	; (8001784 <AckInternet+0x1cc>)
 80016a8:	f000 feec 	bl	8002484 <UART6_Debug>
				UART6_Debug((char *)lteComm_MainBuff);
 80016ac:	4830      	ldr	r0, [pc, #192]	; (8001770 <AckInternet+0x1b8>)
 80016ae:	f000 fee9 	bl	8002484 <UART6_Debug>
				UART6_Debug("\r\n");
 80016b2:	482b      	ldr	r0, [pc, #172]	; (8001760 <AckInternet+0x1a8>)
 80016b4:	f000 fee6 	bl	8002484 <UART6_Debug>



				Error++;
 80016b8:	4b23      	ldr	r3, [pc, #140]	; (8001748 <AckInternet+0x190>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	3301      	adds	r3, #1
 80016be:	b2da      	uxtb	r2, r3
 80016c0:	4b21      	ldr	r3, [pc, #132]	; (8001748 <AckInternet+0x190>)
 80016c2:	701a      	strb	r2, [r3, #0]

				sysFlag.LTE_CMD_Send = 0;
 80016c4:	4b27      	ldr	r3, [pc, #156]	; (8001764 <AckInternet+0x1ac>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
				clearLTE_Temp();
 80016ca:	f7ff fe11 	bl	80012f0 <clearLTE_Temp>
				clearText_net_Temp();
 80016ce:	f7ff ff45 	bl	800155c <clearText_net_Temp>
				sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 80016d2:	4b25      	ldr	r3, [pc, #148]	; (8001768 <AckInternet+0x1b0>)
 80016d4:	881a      	ldrh	r2, [r3, #0]
 80016d6:	4b24      	ldr	r3, [pc, #144]	; (8001768 <AckInternet+0x1b0>)
 80016d8:	805a      	strh	r2, [r3, #2]
 80016da:	e024      	b.n	8001726 <AckInternet+0x16e>
			}

			// Timeout Conditions
			else if((sysCounter.main_ms_counter - sysCounter.prev_LTEtimeout) >= sysCounter.CMDrespTime) {
 80016dc:	4b22      	ldr	r3, [pc, #136]	; (8001768 <AckInternet+0x1b0>)
 80016de:	881b      	ldrh	r3, [r3, #0]
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b21      	ldr	r3, [pc, #132]	; (8001768 <AckInternet+0x1b0>)
 80016e4:	885b      	ldrh	r3, [r3, #2]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	4a1f      	ldr	r2, [pc, #124]	; (8001768 <AckInternet+0x1b0>)
 80016ea:	8992      	ldrh	r2, [r2, #12]
 80016ec:	4293      	cmp	r3, r2
 80016ee:	db1a      	blt.n	8001726 <AckInternet+0x16e>
				if(sysCounter.main_ms_counter == 0) {
 80016f0:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <AckInternet+0x1b0>)
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d102      	bne.n	80016fe <AckInternet+0x146>
					sysCounter.prev_LTEtimeout = 0;
 80016f8:	4b1b      	ldr	r3, [pc, #108]	; (8001768 <AckInternet+0x1b0>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	805a      	strh	r2, [r3, #2]
				}

				UART6_Debug("[MCU] -> LTE TIME OUT\n");
 80016fe:	4822      	ldr	r0, [pc, #136]	; (8001788 <AckInternet+0x1d0>)
 8001700:	f000 fec0 	bl	8002484 <UART6_Debug>

				Error++;
 8001704:	4b10      	ldr	r3, [pc, #64]	; (8001748 <AckInternet+0x190>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	3301      	adds	r3, #1
 800170a:	b2da      	uxtb	r2, r3
 800170c:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <AckInternet+0x190>)
 800170e:	701a      	strb	r2, [r3, #0]
				sysFlag.LTE_CMD_Send = 0;
 8001710:	4b14      	ldr	r3, [pc, #80]	; (8001764 <AckInternet+0x1ac>)
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]
				clearLTE_Temp();
 8001716:	f7ff fdeb 	bl	80012f0 <clearLTE_Temp>
				clearText_net_Temp();
 800171a:	f7ff ff1f 	bl	800155c <clearText_net_Temp>
				sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 800171e:	4b12      	ldr	r3, [pc, #72]	; (8001768 <AckInternet+0x1b0>)
 8001720:	881a      	ldrh	r2, [r3, #0]
 8001722:	4b11      	ldr	r3, [pc, #68]	; (8001768 <AckInternet+0x1b0>)
 8001724:	805a      	strh	r2, [r3, #2]
		while(sysFlag.LTE_CMD_Send == 1) {
 8001726:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <AckInternet+0x1ac>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d081      	beq.n	8001632 <AckInternet+0x7a>
	for(unsigned char countSeq = 0; countSeq < 4; countSeq++) {
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	3301      	adds	r3, #1
 8001732:	71fb      	strb	r3, [r7, #7]
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	2b03      	cmp	r3, #3
 8001738:	f67f af47 	bls.w	80015ca <AckInternet+0x12>
			}
		}
	}

	return Error;
 800173c:	4b02      	ldr	r3, [pc, #8]	; (8001748 <AckInternet+0x190>)
 800173e:	781b      	ldrb	r3, [r3, #0]
}
 8001740:	4618      	mov	r0, r3
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	200003ed 	.word	0x200003ed
 800174c:	0800add4 	.word	0x0800add4
 8001750:	20000370 	.word	0x20000370
 8001754:	0800adf8 	.word	0x0800adf8
 8001758:	0800ae08 	.word	0x0800ae08
 800175c:	0800ae14 	.word	0x0800ae14
 8001760:	0800ae38 	.word	0x0800ae38
 8001764:	20000d24 	.word	0x20000d24
 8001768:	20000d14 	.word	0x20000d14
 800176c:	0800ae3c 	.word	0x0800ae3c
 8001770:	20000a34 	.word	0x20000a34
 8001774:	0800ae40 	.word	0x0800ae40
 8001778:	0800ae50 	.word	0x0800ae50
 800177c:	0800ae64 	.word	0x0800ae64
 8001780:	0800ae70 	.word	0x0800ae70
 8001784:	0800ae78 	.word	0x0800ae78
 8001788:	0800ae88 	.word	0x0800ae88

0800178c <httpSend>:


//send data to server
unsigned int httpSend(char* lat, char* lon, char* device_ID, char* time_s, char* date_s, char* x, char* y, char* z, char* humi, char* temp, char* eth, char* carbon, char* airflow, char* out) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b098      	sub	sp, #96	; 0x60
 8001790:	af14      	add	r7, sp, #80	; 0x50
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
 8001798:	603b      	str	r3, [r7, #0]
	memset(HTTP_URL_Temp, 0x00, sizeof(HTTP_URL_Temp));
 800179a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800179e:	2100      	movs	r1, #0
 80017a0:	485c      	ldr	r0, [pc, #368]	; (8001914 <httpSend+0x188>)
 80017a2:	f004 ffb7 	bl	8006714 <memset>
	memset(time_temp, 0x00, sizeof(time_temp));
 80017a6:	220c      	movs	r2, #12
 80017a8:	2100      	movs	r1, #0
 80017aa:	485b      	ldr	r0, [pc, #364]	; (8001918 <httpSend+0x18c>)
 80017ac:	f004 ffb2 	bl	8006714 <memset>
	memset(date_temp, 0x00, sizeof(date_temp));
 80017b0:	220c      	movs	r2, #12
 80017b2:	2100      	movs	r1, #0
 80017b4:	4859      	ldr	r0, [pc, #356]	; (800191c <httpSend+0x190>)
 80017b6:	f004 ffad 	bl	8006714 <memset>
	memset(hh, 0x00, sizeof(hh));
 80017ba:	2208      	movs	r2, #8
 80017bc:	2100      	movs	r1, #0
 80017be:	4858      	ldr	r0, [pc, #352]	; (8001920 <httpSend+0x194>)
 80017c0:	f004 ffa8 	bl	8006714 <memset>
	memset(mm, 0x00, sizeof(mm));
 80017c4:	2208      	movs	r2, #8
 80017c6:	2100      	movs	r1, #0
 80017c8:	4856      	ldr	r0, [pc, #344]	; (8001924 <httpSend+0x198>)
 80017ca:	f004 ffa3 	bl	8006714 <memset>
	memset(ss, 0x00, sizeof(ss));
 80017ce:	2208      	movs	r2, #8
 80017d0:	2100      	movs	r1, #0
 80017d2:	4855      	ldr	r0, [pc, #340]	; (8001928 <httpSend+0x19c>)
 80017d4:	f004 ff9e 	bl	8006714 <memset>
	memset(YY, 0x00, sizeof(YY));
 80017d8:	2208      	movs	r2, #8
 80017da:	2100      	movs	r1, #0
 80017dc:	4853      	ldr	r0, [pc, #332]	; (800192c <httpSend+0x1a0>)
 80017de:	f004 ff99 	bl	8006714 <memset>
	memset(MM, 0x00, sizeof(MM));
 80017e2:	2208      	movs	r2, #8
 80017e4:	2100      	movs	r1, #0
 80017e6:	4852      	ldr	r0, [pc, #328]	; (8001930 <httpSend+0x1a4>)
 80017e8:	f004 ff94 	bl	8006714 <memset>
	memset(DD, 0x00, sizeof(DD));
 80017ec:	2208      	movs	r2, #8
 80017ee:	2100      	movs	r1, #0
 80017f0:	4850      	ldr	r0, [pc, #320]	; (8001934 <httpSend+0x1a8>)
 80017f2:	f004 ff8f 	bl	8006714 <memset>

	// Delimiter hot fix WuW
	sprintf(time_temp, "T:%s", time_s);
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	494f      	ldr	r1, [pc, #316]	; (8001938 <httpSend+0x1ac>)
 80017fa:	4847      	ldr	r0, [pc, #284]	; (8001918 <httpSend+0x18c>)
 80017fc:	f005 fbfc 	bl	8006ff8 <siprintf>
	sprintf(date_temp, "D/%s", date_s);
 8001800:	69ba      	ldr	r2, [r7, #24]
 8001802:	494e      	ldr	r1, [pc, #312]	; (800193c <httpSend+0x1b0>)
 8001804:	4845      	ldr	r0, [pc, #276]	; (800191c <httpSend+0x190>)
 8001806:	f005 fbf7 	bl	8006ff8 <siprintf>


	// Delimit
	Delimiter(time_temp, ':', 1, 80, (unsigned char*) hh);
 800180a:	4b45      	ldr	r3, [pc, #276]	; (8001920 <httpSend+0x194>)
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	2350      	movs	r3, #80	; 0x50
 8001810:	2201      	movs	r2, #1
 8001812:	213a      	movs	r1, #58	; 0x3a
 8001814:	4840      	ldr	r0, [pc, #256]	; (8001918 <httpSend+0x18c>)
 8001816:	f001 f91a 	bl	8002a4e <Delimiter>
	Delimiter(time_temp, ':', 2, 80, (unsigned char*) mm);
 800181a:	4b42      	ldr	r3, [pc, #264]	; (8001924 <httpSend+0x198>)
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	2350      	movs	r3, #80	; 0x50
 8001820:	2202      	movs	r2, #2
 8001822:	213a      	movs	r1, #58	; 0x3a
 8001824:	483c      	ldr	r0, [pc, #240]	; (8001918 <httpSend+0x18c>)
 8001826:	f001 f912 	bl	8002a4e <Delimiter>
	Delimiter(time_temp, ':', 3, 80, (unsigned char*) ss);
 800182a:	4b3f      	ldr	r3, [pc, #252]	; (8001928 <httpSend+0x19c>)
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	2350      	movs	r3, #80	; 0x50
 8001830:	2203      	movs	r2, #3
 8001832:	213a      	movs	r1, #58	; 0x3a
 8001834:	4838      	ldr	r0, [pc, #224]	; (8001918 <httpSend+0x18c>)
 8001836:	f001 f90a 	bl	8002a4e <Delimiter>

	Delimiter(date_temp, '/', 1, 80, (unsigned char*) DD);
 800183a:	4b3e      	ldr	r3, [pc, #248]	; (8001934 <httpSend+0x1a8>)
 800183c:	9300      	str	r3, [sp, #0]
 800183e:	2350      	movs	r3, #80	; 0x50
 8001840:	2201      	movs	r2, #1
 8001842:	212f      	movs	r1, #47	; 0x2f
 8001844:	4835      	ldr	r0, [pc, #212]	; (800191c <httpSend+0x190>)
 8001846:	f001 f902 	bl	8002a4e <Delimiter>
	Delimiter(date_temp, '/', 2, 80, (unsigned char*) MM);
 800184a:	4b39      	ldr	r3, [pc, #228]	; (8001930 <httpSend+0x1a4>)
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	2350      	movs	r3, #80	; 0x50
 8001850:	2202      	movs	r2, #2
 8001852:	212f      	movs	r1, #47	; 0x2f
 8001854:	4831      	ldr	r0, [pc, #196]	; (800191c <httpSend+0x190>)
 8001856:	f001 f8fa 	bl	8002a4e <Delimiter>
	Delimiter(date_temp, '/', 3, 80, (unsigned char*) YY);
 800185a:	4b34      	ldr	r3, [pc, #208]	; (800192c <httpSend+0x1a0>)
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	2350      	movs	r3, #80	; 0x50
 8001860:	2203      	movs	r2, #3
 8001862:	212f      	movs	r1, #47	; 0x2f
 8001864:	482d      	ldr	r0, [pc, #180]	; (800191c <httpSend+0x190>)
 8001866:	f001 f8f2 	bl	8002a4e <Delimiter>
	// Check date and time to 2 digit
	addZero(hh, hh);
 800186a:	492d      	ldr	r1, [pc, #180]	; (8001920 <httpSend+0x194>)
 800186c:	482c      	ldr	r0, [pc, #176]	; (8001920 <httpSend+0x194>)
 800186e:	f7ff fe81 	bl	8001574 <addZero>
	addZero(mm, mm);
 8001872:	492c      	ldr	r1, [pc, #176]	; (8001924 <httpSend+0x198>)
 8001874:	482b      	ldr	r0, [pc, #172]	; (8001924 <httpSend+0x198>)
 8001876:	f7ff fe7d 	bl	8001574 <addZero>
	addZero(ss, ss);
 800187a:	492b      	ldr	r1, [pc, #172]	; (8001928 <httpSend+0x19c>)
 800187c:	482a      	ldr	r0, [pc, #168]	; (8001928 <httpSend+0x19c>)
 800187e:	f7ff fe79 	bl	8001574 <addZero>
	addZero(YY, YY);
 8001882:	492a      	ldr	r1, [pc, #168]	; (800192c <httpSend+0x1a0>)
 8001884:	4829      	ldr	r0, [pc, #164]	; (800192c <httpSend+0x1a0>)
 8001886:	f7ff fe75 	bl	8001574 <addZero>
	addZero(MM, MM);
 800188a:	4929      	ldr	r1, [pc, #164]	; (8001930 <httpSend+0x1a4>)
 800188c:	4828      	ldr	r0, [pc, #160]	; (8001930 <httpSend+0x1a4>)
 800188e:	f7ff fe71 	bl	8001574 <addZero>
	addZero(DD, DD);
 8001892:	4928      	ldr	r1, [pc, #160]	; (8001934 <httpSend+0x1a8>)
 8001894:	4827      	ldr	r0, [pc, #156]	; (8001934 <httpSend+0x1a8>)
 8001896:	f7ff fe6d 	bl	8001574 <addZero>

	sprintf(HTTP_URL_Temp, "http://rtls.lailab.online/api/ingest_sensor_data?token=%s&device_id=%s&time=%s&date=%s&device_name=%s&x=%s&y=%s&z=%s&humidity=%s&temp=%s&etha=%s&co2=%s&airflow=%s&symbol=Q&date_now=20%s-%s-%sT%s:%s:%s.000Z&lat=%s&lon=%s", TOKEN, device_ID, time_s, date_s, device_ID, x, y, z, humi, temp, eth, carbon, airflow, YY, MM, DD, hh, mm, ss, lat, lon);
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	9312      	str	r3, [sp, #72]	; 0x48
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	9311      	str	r3, [sp, #68]	; 0x44
 80018a2:	4b21      	ldr	r3, [pc, #132]	; (8001928 <httpSend+0x19c>)
 80018a4:	9310      	str	r3, [sp, #64]	; 0x40
 80018a6:	4b1f      	ldr	r3, [pc, #124]	; (8001924 <httpSend+0x198>)
 80018a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80018aa:	4b1d      	ldr	r3, [pc, #116]	; (8001920 <httpSend+0x194>)
 80018ac:	930e      	str	r3, [sp, #56]	; 0x38
 80018ae:	4b21      	ldr	r3, [pc, #132]	; (8001934 <httpSend+0x1a8>)
 80018b0:	930d      	str	r3, [sp, #52]	; 0x34
 80018b2:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <httpSend+0x1a4>)
 80018b4:	930c      	str	r3, [sp, #48]	; 0x30
 80018b6:	4b1d      	ldr	r3, [pc, #116]	; (800192c <httpSend+0x1a0>)
 80018b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80018ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018bc:	930a      	str	r3, [sp, #40]	; 0x28
 80018be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018c0:	9309      	str	r3, [sp, #36]	; 0x24
 80018c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018c4:	9308      	str	r3, [sp, #32]
 80018c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018c8:	9307      	str	r3, [sp, #28]
 80018ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018cc:	9306      	str	r3, [sp, #24]
 80018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d0:	9305      	str	r3, [sp, #20]
 80018d2:	6a3b      	ldr	r3, [r7, #32]
 80018d4:	9304      	str	r3, [sp, #16]
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	9303      	str	r3, [sp, #12]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	9302      	str	r3, [sp, #8]
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	9301      	str	r3, [sp, #4]
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a15      	ldr	r2, [pc, #84]	; (8001940 <httpSend+0x1b4>)
 80018ea:	4916      	ldr	r1, [pc, #88]	; (8001944 <httpSend+0x1b8>)
 80018ec:	4809      	ldr	r0, [pc, #36]	; (8001914 <httpSend+0x188>)
 80018ee:	f005 fb83 	bl	8006ff8 <siprintf>

	memcpy(out, HTTP_URL_Temp, sizeof(HTTP_URL_Temp));
 80018f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018f4:	4a07      	ldr	r2, [pc, #28]	; (8001914 <httpSend+0x188>)
 80018f6:	4618      	mov	r0, r3
 80018f8:	4611      	mov	r1, r2
 80018fa:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80018fe:	461a      	mov	r2, r3
 8001900:	f004 fefa 	bl	80066f8 <memcpy>

	return strlen(HTTP_URL_Temp);
 8001904:	4803      	ldr	r0, [pc, #12]	; (8001914 <httpSend+0x188>)
 8001906:	f7fe fc6b 	bl	80001e0 <strlen>
 800190a:	4603      	mov	r3, r0
}
 800190c:	4618      	mov	r0, r3
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	200003f0 	.word	0x200003f0
 8001918:	20000328 	.word	0x20000328
 800191c:	20000334 	.word	0x20000334
 8001920:	20000358 	.word	0x20000358
 8001924:	20000360 	.word	0x20000360
 8001928:	20000368 	.word	0x20000368
 800192c:	20000350 	.word	0x20000350
 8001930:	20000348 	.word	0x20000348
 8001934:	20000340 	.word	0x20000340
 8001938:	0800aea0 	.word	0x0800aea0
 800193c:	0800aea8 	.word	0x0800aea8
 8001940:	0800aeb0 	.word	0x0800aeb0
 8001944:	0800aed8 	.word	0x0800aed8

08001948 <Activate>:

// Deactivate HTTP/TCP-IP context
// Return 0 -> PASS
// Return 1 -> ERROR
// Return 2 -> TIME OUT
unsigned char Activate(void) {
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
	sysFlag.LTE_CMD_Send = 0;
 800194c:	4b2c      	ldr	r3, [pc, #176]	; (8001a00 <Activate+0xb8>)
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
	Error = 0;
 8001952:	4b2c      	ldr	r3, [pc, #176]	; (8001a04 <Activate+0xbc>)
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]

	UART6_Debug("[INTERNET] -> ACTIVATE INTERNET\n");
 8001958:	482b      	ldr	r0, [pc, #172]	; (8001a08 <Activate+0xc0>)
 800195a:	f000 fd93 	bl	8002484 <UART6_Debug>

	SendCMD_LTE("AT+QIACT=1\r\n");
 800195e:	482b      	ldr	r0, [pc, #172]	; (8001a0c <Activate+0xc4>)
 8001960:	f000 fdbc 	bl	80024dc <SendCMD_LTE>
	sysFlag.LTE_CMD_Send = 1;
 8001964:	4b26      	ldr	r3, [pc, #152]	; (8001a00 <Activate+0xb8>)
 8001966:	2201      	movs	r2, #1
 8001968:	701a      	strb	r2, [r3, #0]

	sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 800196a:	4b29      	ldr	r3, [pc, #164]	; (8001a10 <Activate+0xc8>)
 800196c:	881a      	ldrh	r2, [r3, #0]
 800196e:	4b28      	ldr	r3, [pc, #160]	; (8001a10 <Activate+0xc8>)
 8001970:	805a      	strh	r2, [r3, #2]

	while(sysFlag.LTE_CMD_Send == 1) {
 8001972:	e03d      	b.n	80019f0 <Activate+0xa8>
		// PASS
		if(findTarget(lteComm_MainBuff, "OK") == 1) {
 8001974:	4927      	ldr	r1, [pc, #156]	; (8001a14 <Activate+0xcc>)
 8001976:	4828      	ldr	r0, [pc, #160]	; (8001a18 <Activate+0xd0>)
 8001978:	f000 fe28 	bl	80025cc <findTarget>
 800197c:	4603      	mov	r3, r0
 800197e:	2b01      	cmp	r3, #1
 8001980:	d108      	bne.n	8001994 <Activate+0x4c>
			UART6_Debug("[INTERNET] -> DONE\n");
 8001982:	4826      	ldr	r0, [pc, #152]	; (8001a1c <Activate+0xd4>)
 8001984:	f000 fd7e 	bl	8002484 <UART6_Debug>
			Error = 0;
 8001988:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <Activate+0xbc>)
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
			sysFlag.LTE_CMD_Send = 0;
 800198e:	4b1c      	ldr	r3, [pc, #112]	; (8001a00 <Activate+0xb8>)
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]
		}
		// ERROR
		if(findTarget(lteComm_MainBuff, "ERROR") == 1) {
 8001994:	4922      	ldr	r1, [pc, #136]	; (8001a20 <Activate+0xd8>)
 8001996:	4820      	ldr	r0, [pc, #128]	; (8001a18 <Activate+0xd0>)
 8001998:	f000 fe18 	bl	80025cc <findTarget>
 800199c:	4603      	mov	r3, r0
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d108      	bne.n	80019b4 <Activate+0x6c>
			UART6_Debug("[INTERNET] -> ERROR\n");
 80019a2:	4820      	ldr	r0, [pc, #128]	; (8001a24 <Activate+0xdc>)
 80019a4:	f000 fd6e 	bl	8002484 <UART6_Debug>
			Error = 1;
 80019a8:	4b16      	ldr	r3, [pc, #88]	; (8001a04 <Activate+0xbc>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	701a      	strb	r2, [r3, #0]
			sysFlag.LTE_CMD_Send = 0;
 80019ae:	4b14      	ldr	r3, [pc, #80]	; (8001a00 <Activate+0xb8>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]
		}

		// Timeout Conditions
		if((sysCounter.main_ms_counter - sysCounter.prev_LTEtimeout) >= 20000) {
 80019b4:	4b16      	ldr	r3, [pc, #88]	; (8001a10 <Activate+0xc8>)
 80019b6:	881b      	ldrh	r3, [r3, #0]
 80019b8:	461a      	mov	r2, r3
 80019ba:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <Activate+0xc8>)
 80019bc:	885b      	ldrh	r3, [r3, #2]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80019c4:	4293      	cmp	r3, r2
 80019c6:	dd13      	ble.n	80019f0 <Activate+0xa8>
			if(sysCounter.main_ms_counter == 0) {
 80019c8:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <Activate+0xc8>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d102      	bne.n	80019d6 <Activate+0x8e>
				sysCounter.prev_msgTimeOut = 0;
 80019d0:	4b0f      	ldr	r3, [pc, #60]	; (8001a10 <Activate+0xc8>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	80da      	strh	r2, [r3, #6]
			}

			Error = 2;
 80019d6:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <Activate+0xbc>)
 80019d8:	2202      	movs	r2, #2
 80019da:	701a      	strb	r2, [r3, #0]
			UART6_Debug("[INTERNET] -> TIME OUT\n");
 80019dc:	4812      	ldr	r0, [pc, #72]	; (8001a28 <Activate+0xe0>)
 80019de:	f000 fd51 	bl	8002484 <UART6_Debug>
			sysFlag.LTE_CMD_Send = 0;
 80019e2:	4b07      	ldr	r3, [pc, #28]	; (8001a00 <Activate+0xb8>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	701a      	strb	r2, [r3, #0]
			sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <Activate+0xc8>)
 80019ea:	881a      	ldrh	r2, [r3, #0]
 80019ec:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <Activate+0xc8>)
 80019ee:	805a      	strh	r2, [r3, #2]
	while(sysFlag.LTE_CMD_Send == 1) {
 80019f0:	4b03      	ldr	r3, [pc, #12]	; (8001a00 <Activate+0xb8>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d0bd      	beq.n	8001974 <Activate+0x2c>
		}

	}

	return Error;
 80019f8:	4b02      	ldr	r3, [pc, #8]	; (8001a04 <Activate+0xbc>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	20000d24 	.word	0x20000d24
 8001a04:	200003ed 	.word	0x200003ed
 8001a08:	0800afb4 	.word	0x0800afb4
 8001a0c:	0800adf8 	.word	0x0800adf8
 8001a10:	20000d14 	.word	0x20000d14
 8001a14:	0800ae3c 	.word	0x0800ae3c
 8001a18:	20000a34 	.word	0x20000a34
 8001a1c:	0800afd8 	.word	0x0800afd8
 8001a20:	0800ae70 	.word	0x0800ae70
 8001a24:	0800afec 	.word	0x0800afec
 8001a28:	0800b004 	.word	0x0800b004

08001a2c <Deactivate>:

// Deactivate HTTP/TCP-IP context
// Return 0 -> PASS
// Return 1 -> ERROR
// Return 2 -> TIME OUT
unsigned char Deactivate(void) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
	sysFlag.LTE_CMD_Send = 0;
 8001a30:	4b2c      	ldr	r3, [pc, #176]	; (8001ae4 <Deactivate+0xb8>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	701a      	strb	r2, [r3, #0]
	Error = 0;
 8001a36:	4b2c      	ldr	r3, [pc, #176]	; (8001ae8 <Deactivate+0xbc>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	701a      	strb	r2, [r3, #0]

	UART6_Debug("[INTERNET] -> DEACTIVATE INTERNET\n");
 8001a3c:	482b      	ldr	r0, [pc, #172]	; (8001aec <Deactivate+0xc0>)
 8001a3e:	f000 fd21 	bl	8002484 <UART6_Debug>

	SendCMD_LTE("AT+QIDEACT=1\r\n");
 8001a42:	482b      	ldr	r0, [pc, #172]	; (8001af0 <Deactivate+0xc4>)
 8001a44:	f000 fd4a 	bl	80024dc <SendCMD_LTE>
	sysFlag.LTE_CMD_Send = 1;
 8001a48:	4b26      	ldr	r3, [pc, #152]	; (8001ae4 <Deactivate+0xb8>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]

	sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 8001a4e:	4b29      	ldr	r3, [pc, #164]	; (8001af4 <Deactivate+0xc8>)
 8001a50:	881a      	ldrh	r2, [r3, #0]
 8001a52:	4b28      	ldr	r3, [pc, #160]	; (8001af4 <Deactivate+0xc8>)
 8001a54:	805a      	strh	r2, [r3, #2]

	while(sysFlag.LTE_CMD_Send == 1) {
 8001a56:	e03d      	b.n	8001ad4 <Deactivate+0xa8>
		// PASS
		if(findTarget(lteComm_MainBuff, "OK") == 1) {
 8001a58:	4927      	ldr	r1, [pc, #156]	; (8001af8 <Deactivate+0xcc>)
 8001a5a:	4828      	ldr	r0, [pc, #160]	; (8001afc <Deactivate+0xd0>)
 8001a5c:	f000 fdb6 	bl	80025cc <findTarget>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d108      	bne.n	8001a78 <Deactivate+0x4c>
			UART6_Debug("[INTERNET] -> DONE\n");
 8001a66:	4826      	ldr	r0, [pc, #152]	; (8001b00 <Deactivate+0xd4>)
 8001a68:	f000 fd0c 	bl	8002484 <UART6_Debug>
			Error = 0;
 8001a6c:	4b1e      	ldr	r3, [pc, #120]	; (8001ae8 <Deactivate+0xbc>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
			sysFlag.LTE_CMD_Send = 0;
 8001a72:	4b1c      	ldr	r3, [pc, #112]	; (8001ae4 <Deactivate+0xb8>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
		}
		// ERROR
		if(findTarget(lteComm_MainBuff, "ERROR") == 1) {
 8001a78:	4922      	ldr	r1, [pc, #136]	; (8001b04 <Deactivate+0xd8>)
 8001a7a:	4820      	ldr	r0, [pc, #128]	; (8001afc <Deactivate+0xd0>)
 8001a7c:	f000 fda6 	bl	80025cc <findTarget>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d108      	bne.n	8001a98 <Deactivate+0x6c>
			UART6_Debug("[INTERNET] -> ERROR\n");
 8001a86:	4820      	ldr	r0, [pc, #128]	; (8001b08 <Deactivate+0xdc>)
 8001a88:	f000 fcfc 	bl	8002484 <UART6_Debug>
			Error = 1;
 8001a8c:	4b16      	ldr	r3, [pc, #88]	; (8001ae8 <Deactivate+0xbc>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
			sysFlag.LTE_CMD_Send = 0;
 8001a92:	4b14      	ldr	r3, [pc, #80]	; (8001ae4 <Deactivate+0xb8>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	701a      	strb	r2, [r3, #0]
		}

		// Timeout Conditions
		if((sysCounter.main_ms_counter - sysCounter.prev_LTEtimeout) >= 30000) {
 8001a98:	4b16      	ldr	r3, [pc, #88]	; (8001af4 <Deactivate+0xc8>)
 8001a9a:	881b      	ldrh	r3, [r3, #0]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <Deactivate+0xc8>)
 8001aa0:	885b      	ldrh	r3, [r3, #2]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	f247 522f 	movw	r2, #29999	; 0x752f
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	dd13      	ble.n	8001ad4 <Deactivate+0xa8>
			if(sysCounter.main_ms_counter == 0) {
 8001aac:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <Deactivate+0xc8>)
 8001aae:	881b      	ldrh	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d102      	bne.n	8001aba <Deactivate+0x8e>
				sysCounter.prev_msgTimeOut = 0;
 8001ab4:	4b0f      	ldr	r3, [pc, #60]	; (8001af4 <Deactivate+0xc8>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	80da      	strh	r2, [r3, #6]
			}

			Error = 2;
 8001aba:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <Deactivate+0xbc>)
 8001abc:	2202      	movs	r2, #2
 8001abe:	701a      	strb	r2, [r3, #0]
			UART6_Debug("[INTERNET] -> TIME OUT\n");
 8001ac0:	4812      	ldr	r0, [pc, #72]	; (8001b0c <Deactivate+0xe0>)
 8001ac2:	f000 fcdf 	bl	8002484 <UART6_Debug>
			sysFlag.LTE_CMD_Send = 0;
 8001ac6:	4b07      	ldr	r3, [pc, #28]	; (8001ae4 <Deactivate+0xb8>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	701a      	strb	r2, [r3, #0]
			sysCounter.prev_LTEtimeout = sysCounter.main_ms_counter;
 8001acc:	4b09      	ldr	r3, [pc, #36]	; (8001af4 <Deactivate+0xc8>)
 8001ace:	881a      	ldrh	r2, [r3, #0]
 8001ad0:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <Deactivate+0xc8>)
 8001ad2:	805a      	strh	r2, [r3, #2]
	while(sysFlag.LTE_CMD_Send == 1) {
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <Deactivate+0xb8>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d0bd      	beq.n	8001a58 <Deactivate+0x2c>
		}

	}

	return Error;
 8001adc:	4b02      	ldr	r3, [pc, #8]	; (8001ae8 <Deactivate+0xbc>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000d24 	.word	0x20000d24
 8001ae8:	200003ed 	.word	0x200003ed
 8001aec:	0800b01c 	.word	0x0800b01c
 8001af0:	0800b040 	.word	0x0800b040
 8001af4:	20000d14 	.word	0x20000d14
 8001af8:	0800ae3c 	.word	0x0800ae3c
 8001afc:	20000a34 	.word	0x20000a34
 8001b00:	0800afd8 	.word	0x0800afd8
 8001b04:	0800ae70 	.word	0x0800ae70
 8001b08:	0800afec 	.word	0x0800afec
 8001b0c:	0800b004 	.word	0x0800b004

08001b10 <main>:
static void MX_USART6_UART_Init(void);
static void MX_TIM4_Init(void);



int main(void) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08c      	sub	sp, #48	; 0x30
 8001b14:	af0a      	add	r7, sp, #40	; 0x28

  sysValinit();
 8001b16:	f000 fc3b 	bl	8002390 <sysValinit>
  sensorValInit();
 8001b1a:	f000 fc61 	bl	80023e0 <sensorValInit>

  HAL_Init();
 8001b1e:	f001 fb6b 	bl	80031f8 <HAL_Init>
  SystemClock_Config();
 8001b22:	f000 fdbb 	bl	800269c <SystemClock_Config>
  MX_GPIO_Init();
 8001b26:	f000 ff23 	bl	8002970 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b2a:	f000 feeb 	bl	8002904 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001b2e:	f000 fe6b 	bl	8002808 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001b32:	f000 fe93 	bl	800285c <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8001b36:	f000 febb 	bl	80028b0 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 8001b3a:	f000 fe17 	bl	800276c <MX_TIM4_Init>


  // TIMER4 START
  HAL_TIM_Base_Start_IT(&htim4);
 8001b3e:	489e      	ldr	r0, [pc, #632]	; (8001db8 <main+0x2a8>)
 8001b40:	f002 ff7e 	bl	8004a40 <HAL_TIM_Base_Start_IT>


  // DMA LTE
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *)Rx2Buff, Rx2Buff_Size);
 8001b44:	22ff      	movs	r2, #255	; 0xff
 8001b46:	499d      	ldr	r1, [pc, #628]	; (8001dbc <main+0x2ac>)
 8001b48:	489d      	ldr	r0, [pc, #628]	; (8001dc0 <main+0x2b0>)
 8001b4a:	f003 fc4e 	bl	80053ea <HAL_UARTEx_ReceiveToIdle_DMA>
  //__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);

  //DMA commMaster
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *)Rx1Buff, Rx1Buff_Size);
 8001b4e:	2280      	movs	r2, #128	; 0x80
 8001b50:	499c      	ldr	r1, [pc, #624]	; (8001dc4 <main+0x2b4>)
 8001b52:	489d      	ldr	r0, [pc, #628]	; (8001dc8 <main+0x2b8>)
 8001b54:	f003 fc49 	bl	80053ea <HAL_UARTEx_ReceiveToIdle_DMA>
  //__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);


  // INTERRUPT
  initEXIT();
 8001b58:	f7ff fa24 	bl	8000fa4 <initEXIT>
  resetWDT();
 8001b5c:	f000 fd8a 	bl	8002674 <resetWDT>
 *
 *  ===============================================================================
 */

  // Wait LTE module boot
  HAL_GPIO_WritePin(GPIOB, BUSY, GPIO_PIN_SET);			// BUSY -> 1
 8001b60:	2201      	movs	r2, #1
 8001b62:	2120      	movs	r1, #32
 8001b64:	4899      	ldr	r0, [pc, #612]	; (8001dcc <main+0x2bc>)
 8001b66:	f002 fa8f 	bl	8004088 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ACTIVE, GPIO_PIN_SET);		// ACTIVE indicator -> 1
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	2140      	movs	r1, #64	; 0x40
 8001b6e:	4897      	ldr	r0, [pc, #604]	; (8001dcc <main+0x2bc>)
 8001b70:	f002 fa8a 	bl	8004088 <HAL_GPIO_WritePin>
  while(sysCounter.main_ms_counter < 500);				// Wait MCU boot
 8001b74:	bf00      	nop
 8001b76:	4b96      	ldr	r3, [pc, #600]	; (8001dd0 <main+0x2c0>)
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001b7e:	d3fa      	bcc.n	8001b76 <main+0x66>

  UART6_Debug("[MCU] -> WAIT MODEM BOOT 30 SEC.\r\n");
 8001b80:	4894      	ldr	r0, [pc, #592]	; (8001dd4 <main+0x2c4>)
 8001b82:	f000 fc7f 	bl	8002484 <UART6_Debug>

  resetWDT();
 8001b86:	f000 fd75 	bl	8002674 <resetWDT>
  // Initialize LTE module
  while(sysCounter.main_ms_counter < LTEbootTime) {		// Wait LTE module boot
 8001b8a:	e004      	b.n	8001b96 <main+0x86>
	  intterruptEvent_Flag = 0;
 8001b8c:	4b92      	ldr	r3, [pc, #584]	; (8001dd8 <main+0x2c8>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	701a      	strb	r2, [r3, #0]
	  resetWDT();
 8001b92:	f000 fd6f 	bl	8002674 <resetWDT>
  while(sysCounter.main_ms_counter < LTEbootTime) {		// Wait LTE module boot
 8001b96:	4b8e      	ldr	r3, [pc, #568]	; (8001dd0 <main+0x2c0>)
 8001b98:	881b      	ldrh	r3, [r3, #0]
 8001b9a:	f247 522f 	movw	r2, #29999	; 0x752f
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d9f4      	bls.n	8001b8c <main+0x7c>
  }

  // Start init LTE module
  UART6_Debug("[MCU] -> INIT MCU\r\n");
 8001ba2:	488e      	ldr	r0, [pc, #568]	; (8001ddc <main+0x2cc>)
 8001ba4:	f000 fc6e 	bl	8002484 <UART6_Debug>
  initLTE();
 8001ba8:	f7ff fbae 	bl	8001308 <initLTE>
  resetWDT();
 8001bac:	f000 fd62 	bl	8002674 <resetWDT>
  UART6_Debug("[MCU] -> INIT INTERNET\r\n");
 8001bb0:	488b      	ldr	r0, [pc, #556]	; (8001de0 <main+0x2d0>)
 8001bb2:	f000 fc67 	bl	8002484 <UART6_Debug>
//  AckInternet_ErrCode = AckInternet();
  AckInternet();
 8001bb6:	f7ff fcff 	bl	80015b8 <AckInternet>
  AckInternet_flag = 1;
 8001bba:	4b8a      	ldr	r3, [pc, #552]	; (8001de4 <main+0x2d4>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	701a      	strb	r2, [r3, #0]
  resetWDT();
 8001bc0:	f000 fd58 	bl	8002674 <resetWDT>

  // Respond after boot finish
  UART6_Debug("[MCU] -> SEND RDY\r\n");
 8001bc4:	4888      	ldr	r0, [pc, #544]	; (8001de8 <main+0x2d8>)
 8001bc6:	f000 fc5d 	bl	8002484 <UART6_Debug>
  HAL_GPIO_WritePin(GPIOB, RDY, GPIO_PIN_SET);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	2180      	movs	r1, #128	; 0x80
 8001bce:	487f      	ldr	r0, [pc, #508]	; (8001dcc <main+0x2bc>)
 8001bd0:	f002 fa5a 	bl	8004088 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	f001 fb81 	bl	80032dc <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, RDY, GPIO_PIN_RESET);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2180      	movs	r1, #128	; 0x80
 8001bde:	487b      	ldr	r0, [pc, #492]	; (8001dcc <main+0x2bc>)
 8001be0:	f002 fa52 	bl	8004088 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOB, BUSY, GPIO_PIN_RESET);		// BUSY -> 0
 8001be4:	2200      	movs	r2, #0
 8001be6:	2120      	movs	r1, #32
 8001be8:	4878      	ldr	r0, [pc, #480]	; (8001dcc <main+0x2bc>)
 8001bea:	f002 fa4d 	bl	8004088 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ACTIVE, GPIO_PIN_RESET);		// ACTIVE indicator -> 0
 8001bee:	2200      	movs	r2, #0
 8001bf0:	2140      	movs	r1, #64	; 0x40
 8001bf2:	4876      	ldr	r0, [pc, #472]	; (8001dcc <main+0x2bc>)
 8001bf4:	f002 fa48 	bl	8004088 <HAL_GPIO_WritePin>
  resetWDT();
 8001bf8:	f000 fd3c 	bl	8002674 <resetWDT>
  UART6_Debug("[MCU] -> BOOT DONE\r\n");
 8001bfc:	487b      	ldr	r0, [pc, #492]	; (8001dec <main+0x2dc>)
 8001bfe:	f000 fc41 	bl	8002484 <UART6_Debug>



  while(1) {
	  // Clear WDT module routine
	  if(sysCounter.main_ms_counter == 0) {
 8001c02:	4b73      	ldr	r3, [pc, #460]	; (8001dd0 <main+0x2c0>)
 8001c04:	881b      	ldrh	r3, [r3, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d109      	bne.n	8001c1e <main+0x10e>
		  sysCounter.prev_ClearWDT = 0;
 8001c0a:	4b71      	ldr	r3, [pc, #452]	; (8001dd0 <main+0x2c0>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	811a      	strh	r2, [r3, #8]
	  }
	  while((sysCounter.main_ms_counter - sysCounter.prev_ClearWDT) >= 1000) {
 8001c10:	e005      	b.n	8001c1e <main+0x10e>
		  resetWDT();
 8001c12:	f000 fd2f 	bl	8002674 <resetWDT>
		  sysCounter.prev_ClearWDT = sysCounter.main_ms_counter;
 8001c16:	4b6e      	ldr	r3, [pc, #440]	; (8001dd0 <main+0x2c0>)
 8001c18:	881a      	ldrh	r2, [r3, #0]
 8001c1a:	4b6d      	ldr	r3, [pc, #436]	; (8001dd0 <main+0x2c0>)
 8001c1c:	811a      	strh	r2, [r3, #8]
	  while((sysCounter.main_ms_counter - sysCounter.prev_ClearWDT) >= 1000) {
 8001c1e:	4b6c      	ldr	r3, [pc, #432]	; (8001dd0 <main+0x2c0>)
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	461a      	mov	r2, r3
 8001c24:	4b6a      	ldr	r3, [pc, #424]	; (8001dd0 <main+0x2c0>)
 8001c26:	891b      	ldrh	r3, [r3, #8]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c2e:	daf0      	bge.n	8001c12 <main+0x102>
	  }


	  // ErrorHandle
	  //Init error please check system
	  while(sysFlag.LTE_INIT_ERROR == 1) {
 8001c30:	e037      	b.n	8001ca2 <main+0x192>
		  HAL_GPIO_TogglePin(GPIOB, ERROR);
 8001c32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c36:	4865      	ldr	r0, [pc, #404]	; (8001dcc <main+0x2bc>)
 8001c38:	f002 fa3f 	bl	80040ba <HAL_GPIO_TogglePin>
		  TICK_COUNT++;
 8001c3c:	4b6c      	ldr	r3, [pc, #432]	; (8001df0 <main+0x2e0>)
 8001c3e:	881b      	ldrh	r3, [r3, #0]
 8001c40:	3301      	adds	r3, #1
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	4b6a      	ldr	r3, [pc, #424]	; (8001df0 <main+0x2e0>)
 8001c46:	801a      	strh	r2, [r3, #0]
		  resetWDT();
 8001c48:	f000 fd14 	bl	8002674 <resetWDT>
		  HAL_Delay(250);
 8001c4c:	20fa      	movs	r0, #250	; 0xfa
 8001c4e:	f001 fb45 	bl	80032dc <HAL_Delay>

		  // Reboot
		  while(TICK_COUNT >= ERROR_TICK) {
 8001c52:	e021      	b.n	8001c98 <main+0x188>
			  UART6_Debug("[MCU] -> SEND SHUTDOWN\r\n");
 8001c54:	4867      	ldr	r0, [pc, #412]	; (8001df4 <main+0x2e4>)
 8001c56:	f000 fc15 	bl	8002484 <UART6_Debug>
			  SendCMD_LTE("AT+QPOWD=0\r\n");
 8001c5a:	4867      	ldr	r0, [pc, #412]	; (8001df8 <main+0x2e8>)
 8001c5c:	f000 fc3e 	bl	80024dc <SendCMD_LTE>
			  sysFlag.LTE_CMD_Send = 1;
 8001c60:	4b66      	ldr	r3, [pc, #408]	; (8001dfc <main+0x2ec>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	701a      	strb	r2, [r3, #0]

			  while(sysFlag.LTE_CMD_Send == 1) {
 8001c66:	e013      	b.n	8001c90 <main+0x180>

				  if(findTarget(lteComm_MainBuff, "POWERED DOWN") == 1) {
 8001c68:	4965      	ldr	r1, [pc, #404]	; (8001e00 <main+0x2f0>)
 8001c6a:	4866      	ldr	r0, [pc, #408]	; (8001e04 <main+0x2f4>)
 8001c6c:	f000 fcae 	bl	80025cc <findTarget>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d107      	bne.n	8001c86 <main+0x176>
					  UART6_Debug("[MCU] -> GET POWERED DOWN GOOD BYE\r\n");
 8001c76:	4864      	ldr	r0, [pc, #400]	; (8001e08 <main+0x2f8>)
 8001c78:	f000 fc04 	bl	8002484 <UART6_Debug>
					  REBOOT_FLAG = 1;
 8001c7c:	4b63      	ldr	r3, [pc, #396]	; (8001e0c <main+0x2fc>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	701a      	strb	r2, [r3, #0]
				  }

				  while(REBOOT_FLAG == 1) {
 8001c82:	e000      	b.n	8001c86 <main+0x176>
					  for(;;);
 8001c84:	e7fe      	b.n	8001c84 <main+0x174>
				  while(REBOOT_FLAG == 1) {
 8001c86:	bf00      	nop
 8001c88:	4b60      	ldr	r3, [pc, #384]	; (8001e0c <main+0x2fc>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d0f9      	beq.n	8001c84 <main+0x174>
			  while(sysFlag.LTE_CMD_Send == 1) {
 8001c90:	4b5a      	ldr	r3, [pc, #360]	; (8001dfc <main+0x2ec>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d0e7      	beq.n	8001c68 <main+0x158>
		  while(TICK_COUNT >= ERROR_TICK) {
 8001c98:	4b55      	ldr	r3, [pc, #340]	; (8001df0 <main+0x2e0>)
 8001c9a:	881b      	ldrh	r3, [r3, #0]
 8001c9c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001ca0:	d2d8      	bcs.n	8001c54 <main+0x144>
	  while(sysFlag.LTE_INIT_ERROR == 1) {
 8001ca2:	4b56      	ldr	r3, [pc, #344]	; (8001dfc <main+0x2ec>)
 8001ca4:	785b      	ldrb	r3, [r3, #1]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d0c3      	beq.n	8001c32 <main+0x122>
			  }
		  }
	  }

	  // Reboot after active failed 5 time
	  while(ACK_FAIL_COUNT >= 5) {
 8001caa:	e027      	b.n	8001cfc <main+0x1ec>
		  HAL_GPIO_WritePin(GPIOB, ERROR, GPIO_PIN_SET);
 8001cac:	2201      	movs	r2, #1
 8001cae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cb2:	4846      	ldr	r0, [pc, #280]	; (8001dcc <main+0x2bc>)
 8001cb4:	f002 f9e8 	bl	8004088 <HAL_GPIO_WritePin>
		  UART6_Debug("[MCU] -> SEND SHUTDOWN\r\n");
 8001cb8:	484e      	ldr	r0, [pc, #312]	; (8001df4 <main+0x2e4>)
 8001cba:	f000 fbe3 	bl	8002484 <UART6_Debug>
		  SendCMD_LTE("AT+QPOWD=0\r\n");
 8001cbe:	484e      	ldr	r0, [pc, #312]	; (8001df8 <main+0x2e8>)
 8001cc0:	f000 fc0c 	bl	80024dc <SendCMD_LTE>
		  sysFlag.LTE_CMD_Send = 1;
 8001cc4:	4b4d      	ldr	r3, [pc, #308]	; (8001dfc <main+0x2ec>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	701a      	strb	r2, [r3, #0]

		  // Reboot
		  while(sysFlag.LTE_CMD_Send == 1) {
 8001cca:	e013      	b.n	8001cf4 <main+0x1e4>
			  if(findTarget(lteComm_MainBuff, "POWERED DOWN")) {
 8001ccc:	494c      	ldr	r1, [pc, #304]	; (8001e00 <main+0x2f0>)
 8001cce:	484d      	ldr	r0, [pc, #308]	; (8001e04 <main+0x2f4>)
 8001cd0:	f000 fc7c 	bl	80025cc <findTarget>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d007      	beq.n	8001cea <main+0x1da>
				  UART6_Debug("[MCU] -> GET POWERED DOWN GOOD BYE\r\n");
 8001cda:	484b      	ldr	r0, [pc, #300]	; (8001e08 <main+0x2f8>)
 8001cdc:	f000 fbd2 	bl	8002484 <UART6_Debug>
				  REBOOT_FLAG = 1;
 8001ce0:	4b4a      	ldr	r3, [pc, #296]	; (8001e0c <main+0x2fc>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	701a      	strb	r2, [r3, #0]
			  }

			  while(REBOOT_FLAG == 1) {
 8001ce6:	e000      	b.n	8001cea <main+0x1da>
				  for(;;);
 8001ce8:	e7fe      	b.n	8001ce8 <main+0x1d8>
			  while(REBOOT_FLAG == 1) {
 8001cea:	bf00      	nop
 8001cec:	4b47      	ldr	r3, [pc, #284]	; (8001e0c <main+0x2fc>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d0f9      	beq.n	8001ce8 <main+0x1d8>
		  while(sysFlag.LTE_CMD_Send == 1) {
 8001cf4:	4b41      	ldr	r3, [pc, #260]	; (8001dfc <main+0x2ec>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d0e7      	beq.n	8001ccc <main+0x1bc>
	  while(ACK_FAIL_COUNT >= 5) {
 8001cfc:	4b44      	ldr	r3, [pc, #272]	; (8001e10 <main+0x300>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b04      	cmp	r3, #4
 8001d02:	d8d3      	bhi.n	8001cac <main+0x19c>
		  }
	  }


	  // Reboot after 5 min.
	  while(sysFlag.LTE_ERROR == 1) {
 8001d04:	e042      	b.n	8001d8c <main+0x27c>
		  resetWDT();
 8001d06:	f000 fcb5 	bl	8002674 <resetWDT>
		  if(sysCounter.main_ms_counter == 0) {
 8001d0a:	4b31      	ldr	r3, [pc, #196]	; (8001dd0 <main+0x2c0>)
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d102      	bne.n	8001d18 <main+0x208>
			  sysCounter.rebootCount = 0;
 8001d12:	4b2f      	ldr	r3, [pc, #188]	; (8001dd0 <main+0x2c0>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	729a      	strb	r2, [r3, #10]
		  }
		  if((sysCounter.main_ms_counter - sysCounter.rebootCount) >= 60000) {
 8001d18:	4b2d      	ldr	r3, [pc, #180]	; (8001dd0 <main+0x2c0>)
 8001d1a:	881b      	ldrh	r3, [r3, #0]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4b2c      	ldr	r3, [pc, #176]	; (8001dd0 <main+0x2c0>)
 8001d20:	7a9b      	ldrb	r3, [r3, #10]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	dd21      	ble.n	8001d70 <main+0x260>
			  reboot_min_count++;
 8001d2c:	4b39      	ldr	r3, [pc, #228]	; (8001e14 <main+0x304>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	3301      	adds	r3, #1
 8001d32:	b2da      	uxtb	r2, r3
 8001d34:	4b37      	ldr	r3, [pc, #220]	; (8001e14 <main+0x304>)
 8001d36:	701a      	strb	r2, [r3, #0]
			  sysCounter.rebootCount = sysCounter.main_ms_counter;
 8001d38:	4b25      	ldr	r3, [pc, #148]	; (8001dd0 <main+0x2c0>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	4b24      	ldr	r3, [pc, #144]	; (8001dd0 <main+0x2c0>)
 8001d40:	729a      	strb	r2, [r3, #10]
		  }
		  while(reboot_min_count >= 5) {
 8001d42:	e015      	b.n	8001d70 <main+0x260>
			  if(SHUTDOWN_LTE() == 1) {
 8001d44:	f7ff fbc8 	bl	80014d8 <SHUTDOWN_LTE>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d105      	bne.n	8001d5a <main+0x24a>
				  HAL_Delay(50);
 8001d4e:	2032      	movs	r0, #50	; 0x32
 8001d50:	f001 fac4 	bl	80032dc <HAL_Delay>
				  HAL_NVIC_SystemReset();
 8001d54:	f001 fc01 	bl	800355a <HAL_NVIC_SystemReset>
 8001d58:	e00a      	b.n	8001d70 <main+0x260>
			  }else {
				  sysFlag.LTE_ERROR = 0;
 8001d5a:	4b28      	ldr	r3, [pc, #160]	; (8001dfc <main+0x2ec>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	709a      	strb	r2, [r3, #2]
				  sysFlag.LTE_INIT_ERROR = 1;
 8001d60:	4b26      	ldr	r3, [pc, #152]	; (8001dfc <main+0x2ec>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	705a      	strb	r2, [r3, #1]
				  sysCounter.rebootCount = sysCounter.main_ms_counter;
 8001d66:	4b1a      	ldr	r3, [pc, #104]	; (8001dd0 <main+0x2c0>)
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	b2da      	uxtb	r2, r3
 8001d6c:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <main+0x2c0>)
 8001d6e:	729a      	strb	r2, [r3, #10]
		  while(reboot_min_count >= 5) {
 8001d70:	4b28      	ldr	r3, [pc, #160]	; (8001e14 <main+0x304>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b04      	cmp	r3, #4
 8001d76:	d8e5      	bhi.n	8001d44 <main+0x234>
			  }
		  }

		  if(intterruptEvent_Flag == 1) {
 8001d78:	4b17      	ldr	r3, [pc, #92]	; (8001dd8 <main+0x2c8>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d105      	bne.n	8001d8c <main+0x27c>
			  SendData_RS485((char*) "X");
 8001d80:	4825      	ldr	r0, [pc, #148]	; (8001e18 <main+0x308>)
 8001d82:	f000 fb95 	bl	80024b0 <SendData_RS485>
			  intterruptEvent_Flag = 0;
 8001d86:	4b14      	ldr	r3, [pc, #80]	; (8001dd8 <main+0x2c8>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	701a      	strb	r2, [r3, #0]
	  while(sysFlag.LTE_ERROR == 1) {
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	; (8001dfc <main+0x2ec>)
 8001d8e:	789b      	ldrb	r3, [r3, #2]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d0b8      	beq.n	8001d06 <main+0x1f6>
	  /*
	   * ------------------------------------------------------------------------------------
	   * 									MAIN TASK
	   * ------------------------------------------------------------------------------------
	   */
	  while(intterruptEvent_Flag == 1 && AckInternet_flag == 0) {
 8001d94:	e05a      	b.n	8001e4c <main+0x33c>
		  UART6_Debug("[MCU] -> CHECK INTERNET\r\n");
 8001d96:	4821      	ldr	r0, [pc, #132]	; (8001e1c <main+0x30c>)
 8001d98:	f000 fb74 	bl	8002484 <UART6_Debug>

		  if(Activate() == 0) {
 8001d9c:	f7ff fdd4 	bl	8001948 <Activate>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d13e      	bne.n	8001e24 <main+0x314>
			  UART6_Debug("[MCU] -> CONNECT PASS\r\n");
 8001da6:	481e      	ldr	r0, [pc, #120]	; (8001e20 <main+0x310>)
 8001da8:	f000 fb6c 	bl	8002484 <UART6_Debug>
			  AckInternet_flag = 1;
 8001dac:	4b0d      	ldr	r3, [pc, #52]	; (8001de4 <main+0x2d4>)
 8001dae:	2201      	movs	r2, #1
 8001db0:	701a      	strb	r2, [r3, #0]
			  resetWDT();
 8001db2:	f000 fc5f 	bl	8002674 <resetWDT>
 8001db6:	e049      	b.n	8001e4c <main+0x33c>
 8001db8:	20000b40 	.word	0x20000b40
 8001dbc:	200008b4 	.word	0x200008b4
 8001dc0:	20000bcc 	.word	0x20000bcc
 8001dc4:	20000834 	.word	0x20000834
 8001dc8:	20000b88 	.word	0x20000b88
 8001dcc:	40020400 	.word	0x40020400
 8001dd0:	20000d14 	.word	0x20000d14
 8001dd4:	0800b088 	.word	0x0800b088
 8001dd8:	200001fc 	.word	0x200001fc
 8001ddc:	0800b0ac 	.word	0x0800b0ac
 8001de0:	0800b0c0 	.word	0x0800b0c0
 8001de4:	20000b3d 	.word	0x20000b3d
 8001de8:	0800b0dc 	.word	0x0800b0dc
 8001dec:	0800b0f0 	.word	0x0800b0f0
 8001df0:	2000054e 	.word	0x2000054e
 8001df4:	0800b108 	.word	0x0800b108
 8001df8:	0800b124 	.word	0x0800b124
 8001dfc:	20000d24 	.word	0x20000d24
 8001e00:	0800b134 	.word	0x0800b134
 8001e04:	20000a34 	.word	0x20000a34
 8001e08:	0800b144 	.word	0x0800b144
 8001e0c:	20000551 	.word	0x20000551
 8001e10:	20000550 	.word	0x20000550
 8001e14:	20000b3e 	.word	0x20000b3e
 8001e18:	0800b16c 	.word	0x0800b16c
 8001e1c:	0800b170 	.word	0x0800b170
 8001e20:	0800b18c 	.word	0x0800b18c
		  }else {
			  UART6_Debug("[MCU] -> CONNECT FAIL\r\n");
 8001e24:	48ad      	ldr	r0, [pc, #692]	; (80020dc <main+0x5cc>)
 8001e26:	f000 fb2d 	bl	8002484 <UART6_Debug>
			  ACK_FAIL_COUNT++;
 8001e2a:	4bad      	ldr	r3, [pc, #692]	; (80020e0 <main+0x5d0>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	b2da      	uxtb	r2, r3
 8001e32:	4bab      	ldr	r3, [pc, #684]	; (80020e0 <main+0x5d0>)
 8001e34:	701a      	strb	r2, [r3, #0]
			  SendData_RS485((char*) "X");
 8001e36:	48ab      	ldr	r0, [pc, #684]	; (80020e4 <main+0x5d4>)
 8001e38:	f000 fb3a 	bl	80024b0 <SendData_RS485>

			  intterruptEvent_Flag = 0;
 8001e3c:	4baa      	ldr	r3, [pc, #680]	; (80020e8 <main+0x5d8>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	701a      	strb	r2, [r3, #0]
			  AckInternet_flag = 0;
 8001e42:	4baa      	ldr	r3, [pc, #680]	; (80020ec <main+0x5dc>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]
			  resetWDT();
 8001e48:	f000 fc14 	bl	8002674 <resetWDT>
	  while(intterruptEvent_Flag == 1 && AckInternet_flag == 0) {
 8001e4c:	4ba6      	ldr	r3, [pc, #664]	; (80020e8 <main+0x5d8>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d103      	bne.n	8001e5c <main+0x34c>
 8001e54:	4ba5      	ldr	r3, [pc, #660]	; (80020ec <main+0x5dc>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d09c      	beq.n	8001d96 <main+0x286>
		  }
	  }

	  MAINTASK :
 8001e5c:	bf00      	nop
	  while(intterruptEvent_Flag == 1 && AckInternet_flag == 1) {
 8001e5e:	e255      	b.n	800230c <main+0x7fc>
			HAL_GPIO_WritePin(GPIOB, BUSY, GPIO_PIN_SET);				    	// BUSY !!!!
 8001e60:	2201      	movs	r2, #1
 8001e62:	2120      	movs	r1, #32
 8001e64:	48a2      	ldr	r0, [pc, #648]	; (80020f0 <main+0x5e0>)
 8001e66:	f002 f90f 	bl	8004088 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, ACTIVE, GPIO_PIN_SET);					// ACTIVE indicator -> 1
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	2140      	movs	r1, #64	; 0x40
 8001e6e:	48a0      	ldr	r0, [pc, #640]	; (80020f0 <main+0x5e0>)
 8001e70:	f002 f90a 	bl	8004088 <HAL_GPIO_WritePin>


			UART6_Debug("[MCU] -> GET RTS\r\n");
 8001e74:	489f      	ldr	r0, [pc, #636]	; (80020f4 <main+0x5e4>)
 8001e76:	f000 fb05 	bl	8002484 <UART6_Debug>
			resetWDT();
 8001e7a:	f000 fbfb 	bl	8002674 <resetWDT>
//		    }
//		    resetWDT();

//		    while(AckInternet_flag == 1) {
				// Clear buffer
				sensorValInit();
 8001e7e:	f000 faaf 	bl	80023e0 <sensorValInit>
				memset(SENSOR.COMPID, 0x00, sizeof(SENSOR.COMPID));
 8001e82:	2204      	movs	r2, #4
 8001e84:	2100      	movs	r1, #0
 8001e86:	489c      	ldr	r0, [pc, #624]	; (80020f8 <main+0x5e8>)
 8001e88:	f004 fc44 	bl	8006714 <memset>
 8001e8c:	4b9b      	ldr	r3, [pc, #620]	; (80020fc <main+0x5ec>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	701a      	strb	r2, [r3, #0]
				memset(ENDBYTE, 0x00, sizeof(ENDBYTE));
				resetWDT();
 8001e92:	f000 fbef 	bl	8002674 <resetWDT>

				HAL_Delay(10);
 8001e96:	200a      	movs	r0, #10
 8001e98:	f001 fa20 	bl	80032dc <HAL_Delay>
				// Call GPS
				if(callGNSS(GNSS.lat, GNSS.lon) == 1) {
 8001e9c:	4998      	ldr	r1, [pc, #608]	; (8002100 <main+0x5f0>)
 8001e9e:	4899      	ldr	r0, [pc, #612]	; (8002104 <main+0x5f4>)
 8001ea0:	f7ff f8e0 	bl	8001064 <callGNSS>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d103      	bne.n	8001eb2 <main+0x3a2>
					UART6_Debug("[GPS] -> NMEA CRC PASS\r\n");
 8001eaa:	4897      	ldr	r0, [pc, #604]	; (8002108 <main+0x5f8>)
 8001eac:	f000 faea 	bl	8002484 <UART6_Debug>
 8001eb0:	e002      	b.n	8001eb8 <main+0x3a8>
				}else {
					UART6_Debug("[GPS] -> NMEA CRC INVALID/FAIL\r\n");
 8001eb2:	4896      	ldr	r0, [pc, #600]	; (800210c <main+0x5fc>)
 8001eb4:	f000 fae6 	bl	8002484 <UART6_Debug>
				}


				resetWDT();
 8001eb8:	f000 fbdc 	bl	8002674 <resetWDT>
				// Send RDY signal
				HAL_Delay(10);
 8001ebc:	200a      	movs	r0, #10
 8001ebe:	f001 fa0d 	bl	80032dc <HAL_Delay>
				UART6_Debug("[MCU] -> SEND RDY\r\n");
 8001ec2:	4893      	ldr	r0, [pc, #588]	; (8002110 <main+0x600>)
 8001ec4:	f000 fade 	bl	8002484 <UART6_Debug>
				HAL_GPIO_WritePin(GPIOB, RDY, GPIO_PIN_SET);
 8001ec8:	2201      	movs	r2, #1
 8001eca:	2180      	movs	r1, #128	; 0x80
 8001ecc:	4888      	ldr	r0, [pc, #544]	; (80020f0 <main+0x5e0>)
 8001ece:	f002 f8db 	bl	8004088 <HAL_GPIO_WritePin>
				HAL_Delay(1);
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	f001 fa02 	bl	80032dc <HAL_Delay>
				HAL_GPIO_WritePin(GPIOB, RDY, GPIO_PIN_RESET);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2180      	movs	r1, #128	; 0x80
 8001edc:	4884      	ldr	r0, [pc, #528]	; (80020f0 <main+0x5e0>)
 8001ede:	f002 f8d3 	bl	8004088 <HAL_GPIO_WritePin>
				resetWDT();
 8001ee2:	f000 fbc7 	bl	8002674 <resetWDT>



				// Wait DMA put data to buffer
				sysCounter.prev_msgTimeOut = sysCounter.main_ms_counter;
 8001ee6:	4b8b      	ldr	r3, [pc, #556]	; (8002114 <main+0x604>)
 8001ee8:	881a      	ldrh	r2, [r3, #0]
 8001eea:	4b8a      	ldr	r3, [pc, #552]	; (8002114 <main+0x604>)
 8001eec:	80da      	strh	r2, [r3, #6]
				while(*dataComm_mainBuff == '\0') {
 8001eee:	e027      	b.n	8001f40 <main+0x430>
				  // Timeout conditions
				  if(sysCounter.main_ms_counter == 0) {
 8001ef0:	4b88      	ldr	r3, [pc, #544]	; (8002114 <main+0x604>)
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d102      	bne.n	8001efe <main+0x3ee>
					  sysCounter.prev_msgTimeOut = 0;
 8001ef8:	4b86      	ldr	r3, [pc, #536]	; (8002114 <main+0x604>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	80da      	strh	r2, [r3, #6]
				  }

				  if((sysCounter.main_ms_counter - sysCounter.prev_msgTimeOut) >= 1000) {
 8001efe:	4b85      	ldr	r3, [pc, #532]	; (8002114 <main+0x604>)
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	461a      	mov	r2, r3
 8001f04:	4b83      	ldr	r3, [pc, #524]	; (8002114 <main+0x604>)
 8001f06:	88db      	ldrh	r3, [r3, #6]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f0e:	db17      	blt.n	8001f40 <main+0x430>
					  UART6_Debug("[MCU] -> UART TIME OUT\r\n");
 8001f10:	4881      	ldr	r0, [pc, #516]	; (8002118 <main+0x608>)
 8001f12:	f000 fab7 	bl	8002484 <UART6_Debug>
					  SendData_RS485((char*) "F");
 8001f16:	4881      	ldr	r0, [pc, #516]	; (800211c <main+0x60c>)
 8001f18:	f000 faca 	bl	80024b0 <SendData_RS485>

					  intterruptEvent_Flag = 0;
 8001f1c:	4b72      	ldr	r3, [pc, #456]	; (80020e8 <main+0x5d8>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	701a      	strb	r2, [r3, #0]
					  HAL_GPIO_WritePin(GPIOB, BUSY, GPIO_PIN_RESET);
 8001f22:	2200      	movs	r2, #0
 8001f24:	2120      	movs	r1, #32
 8001f26:	4872      	ldr	r0, [pc, #456]	; (80020f0 <main+0x5e0>)
 8001f28:	f002 f8ae 	bl	8004088 <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOB, ACTIVE, GPIO_PIN_RESET);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	2140      	movs	r1, #64	; 0x40
 8001f30:	486f      	ldr	r0, [pc, #444]	; (80020f0 <main+0x5e0>)
 8001f32:	f002 f8a9 	bl	8004088 <HAL_GPIO_WritePin>
					  sysCounter.prev_msgTimeOut = sysCounter.main_ms_counter;
 8001f36:	4b77      	ldr	r3, [pc, #476]	; (8002114 <main+0x604>)
 8001f38:	881a      	ldrh	r2, [r3, #0]
 8001f3a:	4b76      	ldr	r3, [pc, #472]	; (8002114 <main+0x604>)
 8001f3c:	80da      	strh	r2, [r3, #6]
					  goto MAINTASK;
 8001f3e:	e78e      	b.n	8001e5e <main+0x34e>
				while(*dataComm_mainBuff == '\0') {
 8001f40:	4b77      	ldr	r3, [pc, #476]	; (8002120 <main+0x610>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d0d3      	beq.n	8001ef0 <main+0x3e0>
				  }
				}
				sysCounter.prev_msgTimeOut = sysCounter.main_ms_counter;
 8001f48:	4b72      	ldr	r3, [pc, #456]	; (8002114 <main+0x604>)
 8001f4a:	881a      	ldrh	r2, [r3, #0]
 8001f4c:	4b71      	ldr	r3, [pc, #452]	; (8002114 <main+0x604>)
 8001f4e:	80da      	strh	r2, [r3, #6]
				resetWDT();
 8001f50:	f000 fb90 	bl	8002674 <resetWDT>


				// Check data is valid?
				// frame 0 = frame 3 && frame 12 = 'Q'
				UART6_Debug("[MCU] -> CHECK DATA FRAME\r\n");
 8001f54:	4873      	ldr	r0, [pc, #460]	; (8002124 <main+0x614>)
 8001f56:	f000 fa95 	bl	8002484 <UART6_Debug>

				memset(dump_samping, 0x00, sizeof(dump_samping));
 8001f5a:	2280      	movs	r2, #128	; 0x80
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4872      	ldr	r0, [pc, #456]	; (8002128 <main+0x618>)
 8001f60:	f004 fbd8 	bl	8006714 <memset>
				memcpy(dump_samping, dataComm_mainBuff, sizeof(dump_samping));
 8001f64:	4a70      	ldr	r2, [pc, #448]	; (8002128 <main+0x618>)
 8001f66:	4b6e      	ldr	r3, [pc, #440]	; (8002120 <main+0x610>)
 8001f68:	4610      	mov	r0, r2
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	2380      	movs	r3, #128	; 0x80
 8001f6e:	461a      	mov	r2, r3
 8001f70:	f004 fbc2 	bl	80066f8 <memcpy>

				Delimiter(dataComm_mainBuff, ',', 3, 80, (unsigned char*) SENSOR.COMPID);
 8001f74:	4b60      	ldr	r3, [pc, #384]	; (80020f8 <main+0x5e8>)
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	2350      	movs	r3, #80	; 0x50
 8001f7a:	2203      	movs	r2, #3
 8001f7c:	212c      	movs	r1, #44	; 0x2c
 8001f7e:	4868      	ldr	r0, [pc, #416]	; (8002120 <main+0x610>)
 8001f80:	f000 fd65 	bl	8002a4e <Delimiter>
				Delimiter(dataComm_mainBuff, ',', 12, 80, (unsigned char*) ENDBYTE);
 8001f84:	4b5d      	ldr	r3, [pc, #372]	; (80020fc <main+0x5ec>)
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	2350      	movs	r3, #80	; 0x50
 8001f8a:	220c      	movs	r2, #12
 8001f8c:	212c      	movs	r1, #44	; 0x2c
 8001f8e:	4864      	ldr	r0, [pc, #400]	; (8002120 <main+0x610>)
 8001f90:	f000 fd5d 	bl	8002a4e <Delimiter>

				if(dataComm_mainBuff[0] == SENSOR.COMPID[0] && ENDBYTE[0] == 'Q') {
 8001f94:	4b62      	ldr	r3, [pc, #392]	; (8002120 <main+0x610>)
 8001f96:	781a      	ldrb	r2, [r3, #0]
 8001f98:	4b57      	ldr	r3, [pc, #348]	; (80020f8 <main+0x5e8>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	f040 8195 	bne.w	80022cc <main+0x7bc>
 8001fa2:	4b56      	ldr	r3, [pc, #344]	; (80020fc <main+0x5ec>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	2b51      	cmp	r3, #81	; 0x51
 8001fa8:	f040 8190 	bne.w	80022cc <main+0x7bc>
				  resetWDT();
 8001fac:	f000 fb62 	bl	8002674 <resetWDT>
				  UART6_Debug("[MCU] -> DATA IS VALID\r\n");
 8001fb0:	485e      	ldr	r0, [pc, #376]	; (800212c <main+0x61c>)
 8001fb2:	f000 fa67 	bl	8002484 <UART6_Debug>

				  // Delimit data
				  Delimiter(dataComm_mainBuff, ',', 1, 80, (unsigned char*) SENSOR.timeStemp);
 8001fb6:	4b5e      	ldr	r3, [pc, #376]	; (8002130 <main+0x620>)
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	2350      	movs	r3, #80	; 0x50
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	212c      	movs	r1, #44	; 0x2c
 8001fc0:	4857      	ldr	r0, [pc, #348]	; (8002120 <main+0x610>)
 8001fc2:	f000 fd44 	bl	8002a4e <Delimiter>
				  Delimiter(dataComm_mainBuff, ',', 2, 80, (unsigned char*) SENSOR.dateStamp);
 8001fc6:	4b5b      	ldr	r3, [pc, #364]	; (8002134 <main+0x624>)
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	2350      	movs	r3, #80	; 0x50
 8001fcc:	2202      	movs	r2, #2
 8001fce:	212c      	movs	r1, #44	; 0x2c
 8001fd0:	4853      	ldr	r0, [pc, #332]	; (8002120 <main+0x610>)
 8001fd2:	f000 fd3c 	bl	8002a4e <Delimiter>
				  Delimiter(dataComm_mainBuff, ',', 4, 80, (unsigned char*) SENSOR.X);
 8001fd6:	4b58      	ldr	r3, [pc, #352]	; (8002138 <main+0x628>)
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	2350      	movs	r3, #80	; 0x50
 8001fdc:	2204      	movs	r2, #4
 8001fde:	212c      	movs	r1, #44	; 0x2c
 8001fe0:	484f      	ldr	r0, [pc, #316]	; (8002120 <main+0x610>)
 8001fe2:	f000 fd34 	bl	8002a4e <Delimiter>
				  Delimiter(dataComm_mainBuff, ',', 5, 80, (unsigned char*) SENSOR.Y);
 8001fe6:	4b55      	ldr	r3, [pc, #340]	; (800213c <main+0x62c>)
 8001fe8:	9300      	str	r3, [sp, #0]
 8001fea:	2350      	movs	r3, #80	; 0x50
 8001fec:	2205      	movs	r2, #5
 8001fee:	212c      	movs	r1, #44	; 0x2c
 8001ff0:	484b      	ldr	r0, [pc, #300]	; (8002120 <main+0x610>)
 8001ff2:	f000 fd2c 	bl	8002a4e <Delimiter>
				  Delimiter(dataComm_mainBuff, ',', 6, 80, (unsigned char*) SENSOR.Z);
 8001ff6:	4b52      	ldr	r3, [pc, #328]	; (8002140 <main+0x630>)
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	2350      	movs	r3, #80	; 0x50
 8001ffc:	2206      	movs	r2, #6
 8001ffe:	212c      	movs	r1, #44	; 0x2c
 8002000:	4847      	ldr	r0, [pc, #284]	; (8002120 <main+0x610>)
 8002002:	f000 fd24 	bl	8002a4e <Delimiter>
				  Delimiter(dataComm_mainBuff, ',', 7, 80, (unsigned char*) SENSOR.Huim);
 8002006:	4b4f      	ldr	r3, [pc, #316]	; (8002144 <main+0x634>)
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	2350      	movs	r3, #80	; 0x50
 800200c:	2207      	movs	r2, #7
 800200e:	212c      	movs	r1, #44	; 0x2c
 8002010:	4843      	ldr	r0, [pc, #268]	; (8002120 <main+0x610>)
 8002012:	f000 fd1c 	bl	8002a4e <Delimiter>
				  Delimiter(dataComm_mainBuff, ',', 8, 80, (unsigned char*) SENSOR.Temp);
 8002016:	4b4c      	ldr	r3, [pc, #304]	; (8002148 <main+0x638>)
 8002018:	9300      	str	r3, [sp, #0]
 800201a:	2350      	movs	r3, #80	; 0x50
 800201c:	2208      	movs	r2, #8
 800201e:	212c      	movs	r1, #44	; 0x2c
 8002020:	483f      	ldr	r0, [pc, #252]	; (8002120 <main+0x610>)
 8002022:	f000 fd14 	bl	8002a4e <Delimiter>
				  Delimiter(dataComm_mainBuff, ',', 9, 80, (unsigned char*) SENSOR.Alc);
 8002026:	4b49      	ldr	r3, [pc, #292]	; (800214c <main+0x63c>)
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	2350      	movs	r3, #80	; 0x50
 800202c:	2209      	movs	r2, #9
 800202e:	212c      	movs	r1, #44	; 0x2c
 8002030:	483b      	ldr	r0, [pc, #236]	; (8002120 <main+0x610>)
 8002032:	f000 fd0c 	bl	8002a4e <Delimiter>
				  Delimiter(dataComm_mainBuff, ',', 10, 80, (unsigned char*) SENSOR.Carbon);
 8002036:	4b46      	ldr	r3, [pc, #280]	; (8002150 <main+0x640>)
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	2350      	movs	r3, #80	; 0x50
 800203c:	220a      	movs	r2, #10
 800203e:	212c      	movs	r1, #44	; 0x2c
 8002040:	4837      	ldr	r0, [pc, #220]	; (8002120 <main+0x610>)
 8002042:	f000 fd04 	bl	8002a4e <Delimiter>
				  Delimiter(dataComm_mainBuff, ',', 11, 80, (unsigned char*) SENSOR.AirFlow);
 8002046:	4b43      	ldr	r3, [pc, #268]	; (8002154 <main+0x644>)
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	2350      	movs	r3, #80	; 0x50
 800204c:	220b      	movs	r2, #11
 800204e:	212c      	movs	r1, #44	; 0x2c
 8002050:	4833      	ldr	r0, [pc, #204]	; (8002120 <main+0x610>)
 8002052:	f000 fcfc 	bl	8002a4e <Delimiter>

				  resetWDT();
 8002056:	f000 fb0d 	bl	8002674 <resetWDT>

				  // Send data to server
				  HAL_Delay(1);
 800205a:	2001      	movs	r0, #1
 800205c:	f001 f93e 	bl	80032dc <HAL_Delay>
				  memset(URL_temp, 0x00, sizeof(URL_temp));
 8002060:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8002064:	2100      	movs	r1, #0
 8002066:	483c      	ldr	r0, [pc, #240]	; (8002158 <main+0x648>)
 8002068:	f004 fb54 	bl	8006714 <memset>
				  URL_len = httpSend(GNSS.lat, GNSS.lon, SENSOR.COMPID, SENSOR.timeStemp, SENSOR.dateStamp, SENSOR.X, SENSOR.Y, SENSOR.Z, SENSOR.Huim, SENSOR.Temp, SENSOR.Alc, SENSOR.Carbon, SENSOR.AirFlow, URL_temp);
 800206c:	4b3a      	ldr	r3, [pc, #232]	; (8002158 <main+0x648>)
 800206e:	9309      	str	r3, [sp, #36]	; 0x24
 8002070:	4b38      	ldr	r3, [pc, #224]	; (8002154 <main+0x644>)
 8002072:	9308      	str	r3, [sp, #32]
 8002074:	4b36      	ldr	r3, [pc, #216]	; (8002150 <main+0x640>)
 8002076:	9307      	str	r3, [sp, #28]
 8002078:	4b34      	ldr	r3, [pc, #208]	; (800214c <main+0x63c>)
 800207a:	9306      	str	r3, [sp, #24]
 800207c:	4b32      	ldr	r3, [pc, #200]	; (8002148 <main+0x638>)
 800207e:	9305      	str	r3, [sp, #20]
 8002080:	4b30      	ldr	r3, [pc, #192]	; (8002144 <main+0x634>)
 8002082:	9304      	str	r3, [sp, #16]
 8002084:	4b2e      	ldr	r3, [pc, #184]	; (8002140 <main+0x630>)
 8002086:	9303      	str	r3, [sp, #12]
 8002088:	4b2c      	ldr	r3, [pc, #176]	; (800213c <main+0x62c>)
 800208a:	9302      	str	r3, [sp, #8]
 800208c:	4b2a      	ldr	r3, [pc, #168]	; (8002138 <main+0x628>)
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	4b28      	ldr	r3, [pc, #160]	; (8002134 <main+0x624>)
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	4b26      	ldr	r3, [pc, #152]	; (8002130 <main+0x620>)
 8002096:	4a18      	ldr	r2, [pc, #96]	; (80020f8 <main+0x5e8>)
 8002098:	4919      	ldr	r1, [pc, #100]	; (8002100 <main+0x5f0>)
 800209a:	481a      	ldr	r0, [pc, #104]	; (8002104 <main+0x5f4>)
 800209c:	f7ff fb76 	bl	800178c <httpSend>
 80020a0:	4603      	mov	r3, r0
 80020a2:	4a2e      	ldr	r2, [pc, #184]	; (800215c <main+0x64c>)
 80020a4:	6013      	str	r3, [r2, #0]

				  UART6_Debug("URL DUMP :\n");
 80020a6:	482e      	ldr	r0, [pc, #184]	; (8002160 <main+0x650>)
 80020a8:	f000 f9ec 	bl	8002484 <UART6_Debug>
				  UART6_Debug((char*) URL_temp);
 80020ac:	482a      	ldr	r0, [pc, #168]	; (8002158 <main+0x648>)
 80020ae:	f000 f9e9 	bl	8002484 <UART6_Debug>
				  UART6_Debug("\r\n");
 80020b2:	482c      	ldr	r0, [pc, #176]	; (8002164 <main+0x654>)
 80020b4:	f000 f9e6 	bl	8002484 <UART6_Debug>

				  resetWDT();
 80020b8:	f000 fadc 	bl	8002674 <resetWDT>

				  HAL_Delay(10);
 80020bc:	200a      	movs	r0, #10
 80020be:	f001 f90d 	bl	80032dc <HAL_Delay>

				  memset(textBuffer, 0x00, sizeof(textBuffer));
 80020c2:	2280      	movs	r2, #128	; 0x80
 80020c4:	2100      	movs	r1, #0
 80020c6:	4828      	ldr	r0, [pc, #160]	; (8002168 <main+0x658>)
 80020c8:	f004 fb24 	bl	8006714 <memset>
				  memset(lteComm_MainBuff, 0x00, sizeof(lteComm_MainBuff));
 80020cc:	22ff      	movs	r2, #255	; 0xff
 80020ce:	2100      	movs	r1, #0
 80020d0:	4826      	ldr	r0, [pc, #152]	; (800216c <main+0x65c>)
 80020d2:	f004 fb1f 	bl	8006714 <memset>


				  for(unsigned char count = 0; count < 3; count++) {
 80020d6:	2300      	movs	r3, #0
 80020d8:	71fb      	strb	r3, [r7, #7]
 80020da:	e0f2      	b.n	80022c2 <main+0x7b2>
 80020dc:	0800b1a4 	.word	0x0800b1a4
 80020e0:	20000550 	.word	0x20000550
 80020e4:	0800b16c 	.word	0x0800b16c
 80020e8:	200001fc 	.word	0x200001fc
 80020ec:	20000b3d 	.word	0x20000b3d
 80020f0:	40020400 	.word	0x40020400
 80020f4:	0800b1bc 	.word	0x0800b1bc
 80020f8:	20000d48 	.word	0x20000d48
 80020fc:	20000b3c 	.word	0x20000b3c
 8002100:	20000d38 	.word	0x20000d38
 8002104:	20000d28 	.word	0x20000d28
 8002108:	0800b1d0 	.word	0x0800b1d0
 800210c:	0800b1ec 	.word	0x0800b1ec
 8002110:	0800b0dc 	.word	0x0800b0dc
 8002114:	20000d14 	.word	0x20000d14
 8002118:	0800b210 	.word	0x0800b210
 800211c:	0800b22c 	.word	0x0800b22c
 8002120:	200009b4 	.word	0x200009b4
 8002124:	0800b230 	.word	0x0800b230
 8002128:	200007b4 	.word	0x200007b4
 800212c:	0800b24c 	.word	0x0800b24c
 8002130:	20000d5c 	.word	0x20000d5c
 8002134:	20000d4c 	.word	0x20000d4c
 8002138:	20000d6c 	.word	0x20000d6c
 800213c:	20000d72 	.word	0x20000d72
 8002140:	20000d78 	.word	0x20000d78
 8002144:	20000d7e 	.word	0x20000d7e
 8002148:	20000d84 	.word	0x20000d84
 800214c:	20000d8a 	.word	0x20000d8a
 8002150:	20000d90 	.word	0x20000d90
 8002154:	20000d96 	.word	0x20000d96
 8002158:	200005d4 	.word	0x200005d4
 800215c:	20000b34 	.word	0x20000b34
 8002160:	0800b268 	.word	0x0800b268
 8002164:	0800b274 	.word	0x0800b274
 8002168:	20000554 	.word	0x20000554
 800216c:	20000a34 	.word	0x20000a34
					  switch(count) {
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	2b02      	cmp	r3, #2
 8002174:	d013      	beq.n	800219e <main+0x68e>
 8002176:	2b02      	cmp	r3, #2
 8002178:	dc1a      	bgt.n	80021b0 <main+0x6a0>
 800217a:	2b00      	cmp	r3, #0
 800217c:	d002      	beq.n	8002184 <main+0x674>
 800217e:	2b01      	cmp	r3, #1
 8002180:	d008      	beq.n	8002194 <main+0x684>
 8002182:	e015      	b.n	80021b0 <main+0x6a0>
						  case 0 :
							  sprintf(textBuffer, "AT+QHTTPURL=%d,80\r\n", URL_len);
 8002184:	4b67      	ldr	r3, [pc, #412]	; (8002324 <main+0x814>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	461a      	mov	r2, r3
 800218a:	4967      	ldr	r1, [pc, #412]	; (8002328 <main+0x818>)
 800218c:	4867      	ldr	r0, [pc, #412]	; (800232c <main+0x81c>)
 800218e:	f004 ff33 	bl	8006ff8 <siprintf>
							  break;
 8002192:	e00d      	b.n	80021b0 <main+0x6a0>

						  case 1 :
							  sprintf(textBuffer, "AT+QHTTPPOST=1,60,60\r\n");
 8002194:	4966      	ldr	r1, [pc, #408]	; (8002330 <main+0x820>)
 8002196:	4865      	ldr	r0, [pc, #404]	; (800232c <main+0x81c>)
 8002198:	f004 ff2e 	bl	8006ff8 <siprintf>
							  break;
 800219c:	e008      	b.n	80021b0 <main+0x6a0>

						  case 2 :
							  HAL_Delay(3000);
 800219e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80021a2:	f001 f89b 	bl	80032dc <HAL_Delay>
							  sprintf(textBuffer, "AT+QHTTPREAD=80\r\n");
 80021a6:	4963      	ldr	r1, [pc, #396]	; (8002334 <main+0x824>)
 80021a8:	4860      	ldr	r0, [pc, #384]	; (800232c <main+0x81c>)
 80021aa:	f004 ff25 	bl	8006ff8 <siprintf>
							  break;
 80021ae:	bf00      	nop
					  }


					  UART6_Debug((char *) textBuffer);
 80021b0:	485e      	ldr	r0, [pc, #376]	; (800232c <main+0x81c>)
 80021b2:	f000 f967 	bl	8002484 <UART6_Debug>
					  UART6_Debug("\r\n");
 80021b6:	4860      	ldr	r0, [pc, #384]	; (8002338 <main+0x828>)
 80021b8:	f000 f964 	bl	8002484 <UART6_Debug>
					  SendCMD_LTE((char *) textBuffer);
 80021bc:	485b      	ldr	r0, [pc, #364]	; (800232c <main+0x81c>)
 80021be:	f000 f98d 	bl	80024dc <SendCMD_LTE>
					  sendURL_flag = 1;
 80021c2:	4b5e      	ldr	r3, [pc, #376]	; (800233c <main+0x82c>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]

					  while(sendURL_flag == 1) {
 80021c8:	e074      	b.n	80022b4 <main+0x7a4>
						  if(findTarget(lteComm_MainBuff, "CONNECT") == 1) {
 80021ca:	495d      	ldr	r1, [pc, #372]	; (8002340 <main+0x830>)
 80021cc:	485d      	ldr	r0, [pc, #372]	; (8002344 <main+0x834>)
 80021ce:	f000 f9fd 	bl	80025cc <findTarget>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d135      	bne.n	8002244 <main+0x734>
							  if(count == 0) {
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d102      	bne.n	80021e4 <main+0x6d4>
								  SendCMD_LTE((char *) URL_temp);
 80021de:	485a      	ldr	r0, [pc, #360]	; (8002348 <main+0x838>)
 80021e0:	f000 f97c 	bl	80024dc <SendCMD_LTE>
							  }

							  if(count == 1) {
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d102      	bne.n	80021f0 <main+0x6e0>
								  SendCMD_LTE((char *) "\r");
 80021ea:	4858      	ldr	r0, [pc, #352]	; (800234c <main+0x83c>)
 80021ec:	f000 f976 	bl	80024dc <SendCMD_LTE>
							  }

							  if(count == 2) {
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d11b      	bne.n	800222e <main+0x71e>
								  memset(dump_temp, 0x00, sizeof(dump_temp));
 80021f6:	2280      	movs	r2, #128	; 0x80
 80021f8:	2100      	movs	r1, #0
 80021fa:	4855      	ldr	r0, [pc, #340]	; (8002350 <main+0x840>)
 80021fc:	f004 fa8a 	bl	8006714 <memset>
								  memcpy(dump_temp, lteComm_MainBuff, sizeof(dump_temp));
 8002200:	4a53      	ldr	r2, [pc, #332]	; (8002350 <main+0x840>)
 8002202:	4b50      	ldr	r3, [pc, #320]	; (8002344 <main+0x834>)
 8002204:	4610      	mov	r0, r2
 8002206:	4619      	mov	r1, r3
 8002208:	2380      	movs	r3, #128	; 0x80
 800220a:	461a      	mov	r2, r3
 800220c:	f004 fa74 	bl	80066f8 <memcpy>

								  UART6_Debug("\n");
 8002210:	4850      	ldr	r0, [pc, #320]	; (8002354 <main+0x844>)
 8002212:	f000 f937 	bl	8002484 <UART6_Debug>
								  UART6_Debug((char *) dump_temp);
 8002216:	484e      	ldr	r0, [pc, #312]	; (8002350 <main+0x840>)
 8002218:	f000 f934 	bl	8002484 <UART6_Debug>
								  UART6_Debug("\r\n");
 800221c:	4846      	ldr	r0, [pc, #280]	; (8002338 <main+0x828>)
 800221e:	f000 f931 	bl	8002484 <UART6_Debug>

								  SendData_RS485((char*) "P");
 8002222:	484d      	ldr	r0, [pc, #308]	; (8002358 <main+0x848>)
 8002224:	f000 f944 	bl	80024b0 <SendData_RS485>
								  sendURL_flag = 0;
 8002228:	4b44      	ldr	r3, [pc, #272]	; (800233c <main+0x82c>)
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
							  }

							  memset(textBuffer, 0x00, sizeof(textBuffer));
 800222e:	2280      	movs	r2, #128	; 0x80
 8002230:	2100      	movs	r1, #0
 8002232:	483e      	ldr	r0, [pc, #248]	; (800232c <main+0x81c>)
 8002234:	f004 fa6e 	bl	8006714 <memset>
							  memset(lteComm_MainBuff, 0x00, sizeof(lteComm_MainBuff));
 8002238:	22ff      	movs	r2, #255	; 0xff
 800223a:	2100      	movs	r1, #0
 800223c:	4841      	ldr	r0, [pc, #260]	; (8002344 <main+0x834>)
 800223e:	f004 fa69 	bl	8006714 <memset>
 8002242:	e037      	b.n	80022b4 <main+0x7a4>
						  }

						  else if(findTarget(lteComm_MainBuff, "OK") == 1) {
 8002244:	4945      	ldr	r1, [pc, #276]	; (800235c <main+0x84c>)
 8002246:	483f      	ldr	r0, [pc, #252]	; (8002344 <main+0x834>)
 8002248:	f000 f9c0 	bl	80025cc <findTarget>
 800224c:	4603      	mov	r3, r0
 800224e:	2b01      	cmp	r3, #1
 8002250:	d110      	bne.n	8002274 <main+0x764>

							  UART6_Debug("[LTE] -> OK\r\n");
 8002252:	4843      	ldr	r0, [pc, #268]	; (8002360 <main+0x850>)
 8002254:	f000 f916 	bl	8002484 <UART6_Debug>

							  memset(textBuffer, 0x00, sizeof(textBuffer));
 8002258:	2280      	movs	r2, #128	; 0x80
 800225a:	2100      	movs	r1, #0
 800225c:	4833      	ldr	r0, [pc, #204]	; (800232c <main+0x81c>)
 800225e:	f004 fa59 	bl	8006714 <memset>
							  memset(lteComm_MainBuff, 0x00, sizeof(lteComm_MainBuff));
 8002262:	22ff      	movs	r2, #255	; 0xff
 8002264:	2100      	movs	r1, #0
 8002266:	4837      	ldr	r0, [pc, #220]	; (8002344 <main+0x834>)
 8002268:	f004 fa54 	bl	8006714 <memset>

							  sendURL_flag = 0;
 800226c:	4b33      	ldr	r3, [pc, #204]	; (800233c <main+0x82c>)
 800226e:	2200      	movs	r2, #0
 8002270:	701a      	strb	r2, [r3, #0]
 8002272:	e01f      	b.n	80022b4 <main+0x7a4>
						  }


						  else if(findTarget(lteComm_MainBuff, "ERROR") == 1) {
 8002274:	493b      	ldr	r1, [pc, #236]	; (8002364 <main+0x854>)
 8002276:	4833      	ldr	r0, [pc, #204]	; (8002344 <main+0x834>)
 8002278:	f000 f9a8 	bl	80025cc <findTarget>
 800227c:	4603      	mov	r3, r0
 800227e:	2b01      	cmp	r3, #1
 8002280:	d118      	bne.n	80022b4 <main+0x7a4>

							  UART6_Debug("[LTE] -> ERROR\r\n");
 8002282:	4839      	ldr	r0, [pc, #228]	; (8002368 <main+0x858>)
 8002284:	f000 f8fe 	bl	8002484 <UART6_Debug>

							  SendData_RS485((char*) "X");
 8002288:	4838      	ldr	r0, [pc, #224]	; (800236c <main+0x85c>)
 800228a:	f000 f911 	bl	80024b0 <SendData_RS485>


							  memset(textBuffer, 0x00, sizeof(textBuffer));
 800228e:	2280      	movs	r2, #128	; 0x80
 8002290:	2100      	movs	r1, #0
 8002292:	4826      	ldr	r0, [pc, #152]	; (800232c <main+0x81c>)
 8002294:	f004 fa3e 	bl	8006714 <memset>
							  memset(lteComm_MainBuff, 0x00, sizeof(lteComm_MainBuff));
 8002298:	22ff      	movs	r2, #255	; 0xff
 800229a:	2100      	movs	r1, #0
 800229c:	4829      	ldr	r0, [pc, #164]	; (8002344 <main+0x834>)
 800229e:	f004 fa39 	bl	8006714 <memset>

							  sysFlag.LTE_ERROR = 1;
 80022a2:	4b33      	ldr	r3, [pc, #204]	; (8002370 <main+0x860>)
 80022a4:	2201      	movs	r2, #1
 80022a6:	709a      	strb	r2, [r3, #2]
							  sendURL_flag = 0;
 80022a8:	4b24      	ldr	r3, [pc, #144]	; (800233c <main+0x82c>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	701a      	strb	r2, [r3, #0]
							  intterruptEvent_Flag = 0;
 80022ae:	4b31      	ldr	r3, [pc, #196]	; (8002374 <main+0x864>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	701a      	strb	r2, [r3, #0]
					  while(sendURL_flag == 1) {
 80022b4:	4b21      	ldr	r3, [pc, #132]	; (800233c <main+0x82c>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d086      	beq.n	80021ca <main+0x6ba>
				  for(unsigned char count = 0; count < 3; count++) {
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	3301      	adds	r3, #1
 80022c0:	71fb      	strb	r3, [r7, #7]
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	f67f af53 	bls.w	8002170 <main+0x660>
 80022ca:	e005      	b.n	80022d8 <main+0x7c8>
						  }
					  }
				  }
				}else {
					UART6_Debug("[MCU] -> DATA NOT VALID\r\n");
 80022cc:	482a      	ldr	r0, [pc, #168]	; (8002378 <main+0x868>)
 80022ce:	f000 f8d9 	bl	8002484 <UART6_Debug>
					SendData_RS485((char*) "F");
 80022d2:	482a      	ldr	r0, [pc, #168]	; (800237c <main+0x86c>)
 80022d4:	f000 f8ec 	bl	80024b0 <SendData_RS485>
				}

				resetWDT();
 80022d8:	f000 f9cc 	bl	8002674 <resetWDT>

				//!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
				UART6_Debug("[MCU] -> DEACTIVATE INTERNET\r\n");
 80022dc:	4828      	ldr	r0, [pc, #160]	; (8002380 <main+0x870>)
 80022de:	f000 f8d1 	bl	8002484 <UART6_Debug>
				Deactivate();
 80022e2:	f7ff fba3 	bl	8001a2c <Deactivate>
				AckInternet_flag = 0;
 80022e6:	4b27      	ldr	r3, [pc, #156]	; (8002384 <main+0x874>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]


				UART6_Debug("[MCU] -> END PROCESS\r\n\r\n");
 80022ec:	4826      	ldr	r0, [pc, #152]	; (8002388 <main+0x878>)
 80022ee:	f000 f8c9 	bl	8002484 <UART6_Debug>

				intterruptEvent_Flag = 0;
 80022f2:	4b20      	ldr	r3, [pc, #128]	; (8002374 <main+0x864>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, BUSY, GPIO_PIN_RESET);
 80022f8:	2200      	movs	r2, #0
 80022fa:	2120      	movs	r1, #32
 80022fc:	4823      	ldr	r0, [pc, #140]	; (800238c <main+0x87c>)
 80022fe:	f001 fec3 	bl	8004088 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, ACTIVE, GPIO_PIN_RESET);
 8002302:	2200      	movs	r2, #0
 8002304:	2140      	movs	r1, #64	; 0x40
 8002306:	4821      	ldr	r0, [pc, #132]	; (800238c <main+0x87c>)
 8002308:	f001 febe 	bl	8004088 <HAL_GPIO_WritePin>
	  while(intterruptEvent_Flag == 1 && AckInternet_flag == 1) {
 800230c:	4b19      	ldr	r3, [pc, #100]	; (8002374 <main+0x864>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b01      	cmp	r3, #1
 8002312:	f47f ac76 	bne.w	8001c02 <main+0xf2>
 8002316:	4b1b      	ldr	r3, [pc, #108]	; (8002384 <main+0x874>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b01      	cmp	r3, #1
 800231c:	f43f ada0 	beq.w	8001e60 <main+0x350>
	  if(sysCounter.main_ms_counter == 0) {
 8002320:	e46f      	b.n	8001c02 <main+0xf2>
 8002322:	bf00      	nop
 8002324:	20000b34 	.word	0x20000b34
 8002328:	0800b278 	.word	0x0800b278
 800232c:	20000554 	.word	0x20000554
 8002330:	0800b28c 	.word	0x0800b28c
 8002334:	0800b2a4 	.word	0x0800b2a4
 8002338:	0800b274 	.word	0x0800b274
 800233c:	20000b38 	.word	0x20000b38
 8002340:	0800b2b8 	.word	0x0800b2b8
 8002344:	20000a34 	.word	0x20000a34
 8002348:	200005d4 	.word	0x200005d4
 800234c:	0800b2c0 	.word	0x0800b2c0
 8002350:	20000734 	.word	0x20000734
 8002354:	0800b2c4 	.word	0x0800b2c4
 8002358:	0800b2c8 	.word	0x0800b2c8
 800235c:	0800b2cc 	.word	0x0800b2cc
 8002360:	0800b2d0 	.word	0x0800b2d0
 8002364:	0800b2e0 	.word	0x0800b2e0
 8002368:	0800b2e8 	.word	0x0800b2e8
 800236c:	0800b16c 	.word	0x0800b16c
 8002370:	20000d24 	.word	0x20000d24
 8002374:	200001fc 	.word	0x200001fc
 8002378:	0800b2fc 	.word	0x0800b2fc
 800237c:	0800b22c 	.word	0x0800b22c
 8002380:	0800b318 	.word	0x0800b318
 8002384:	20000b3d 	.word	0x20000b3d
 8002388:	0800b338 	.word	0x0800b338
 800238c:	40020400 	.word	0x40020400

08002390 <sysValinit>:

// user custom functions


// init startup value at boot
void sysValinit(void) {
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
	sysCounter.main_ms_counter = 0;
 8002394:	4b10      	ldr	r3, [pc, #64]	; (80023d8 <sysValinit+0x48>)
 8002396:	2200      	movs	r2, #0
 8002398:	801a      	strh	r2, [r3, #0]
	sysCounter.prev_LTEtimeout = 0;
 800239a:	4b0f      	ldr	r3, [pc, #60]	; (80023d8 <sysValinit+0x48>)
 800239c:	2200      	movs	r2, #0
 800239e:	805a      	strh	r2, [r3, #2]
	sysCounter.prev_ERRORtime = 0;
 80023a0:	4b0d      	ldr	r3, [pc, #52]	; (80023d8 <sysValinit+0x48>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	809a      	strh	r2, [r3, #4]
	sysCounter.rebootCount = 0;
 80023a6:	4b0c      	ldr	r3, [pc, #48]	; (80023d8 <sysValinit+0x48>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	729a      	strb	r2, [r3, #10]
	sysCounter.prev_ClearWDT = 0;
 80023ac:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <sysValinit+0x48>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	811a      	strh	r2, [r3, #8]

	sysCounter.CMDrespTime = 1000;	// 1sec.
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <sysValinit+0x48>)
 80023b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80023b8:	819a      	strh	r2, [r3, #12]

	sysFlag.LTE_CMD_Send = 0;
 80023ba:	4b08      	ldr	r3, [pc, #32]	; (80023dc <sysValinit+0x4c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	701a      	strb	r2, [r3, #0]
	sysFlag.LTE_INIT_ERROR = 0;
 80023c0:	4b06      	ldr	r3, [pc, #24]	; (80023dc <sysValinit+0x4c>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	705a      	strb	r2, [r3, #1]
	sysFlag.LTE_ERROR = 0;
 80023c6:	4b05      	ldr	r3, [pc, #20]	; (80023dc <sysValinit+0x4c>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	709a      	strb	r2, [r3, #2]
}
 80023cc:	bf00      	nop
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	20000d14 	.word	0x20000d14
 80023dc:	20000d24 	.word	0x20000d24

080023e0 <sensorValInit>:


// init sensor variable handle
// set/clear buffer array
void sensorValInit(void) {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
	memset(SENSOR.COMPID, 0x00, sizeof(SENSOR.COMPID));
 80023e4:	2204      	movs	r2, #4
 80023e6:	2100      	movs	r1, #0
 80023e8:	481b      	ldr	r0, [pc, #108]	; (8002458 <sensorValInit+0x78>)
 80023ea:	f004 f993 	bl	8006714 <memset>
	memset(SENSOR.dateStamp, 0x00, sizeof(SENSOR.dateStamp));
 80023ee:	2210      	movs	r2, #16
 80023f0:	2100      	movs	r1, #0
 80023f2:	481a      	ldr	r0, [pc, #104]	; (800245c <sensorValInit+0x7c>)
 80023f4:	f004 f98e 	bl	8006714 <memset>
	memset(SENSOR.timeStemp, 0x00, sizeof(SENSOR.timeStemp));
 80023f8:	2210      	movs	r2, #16
 80023fa:	2100      	movs	r1, #0
 80023fc:	4818      	ldr	r0, [pc, #96]	; (8002460 <sensorValInit+0x80>)
 80023fe:	f004 f989 	bl	8006714 <memset>
	memset(SENSOR.X, 0x00, sizeof(SENSOR.X));
 8002402:	2206      	movs	r2, #6
 8002404:	2100      	movs	r1, #0
 8002406:	4817      	ldr	r0, [pc, #92]	; (8002464 <sensorValInit+0x84>)
 8002408:	f004 f984 	bl	8006714 <memset>
	memset(SENSOR.Y, 0x00, sizeof(SENSOR.Y));
 800240c:	2206      	movs	r2, #6
 800240e:	2100      	movs	r1, #0
 8002410:	4815      	ldr	r0, [pc, #84]	; (8002468 <sensorValInit+0x88>)
 8002412:	f004 f97f 	bl	8006714 <memset>
	memset(SENSOR.Z, 0x00, sizeof(SENSOR.Z));
 8002416:	2206      	movs	r2, #6
 8002418:	2100      	movs	r1, #0
 800241a:	4814      	ldr	r0, [pc, #80]	; (800246c <sensorValInit+0x8c>)
 800241c:	f004 f97a 	bl	8006714 <memset>
	memset(SENSOR.Huim, 0x00, sizeof(SENSOR.Huim));
 8002420:	2206      	movs	r2, #6
 8002422:	2100      	movs	r1, #0
 8002424:	4812      	ldr	r0, [pc, #72]	; (8002470 <sensorValInit+0x90>)
 8002426:	f004 f975 	bl	8006714 <memset>
	memset(SENSOR.Temp, 0x00, sizeof(SENSOR.Temp));
 800242a:	2206      	movs	r2, #6
 800242c:	2100      	movs	r1, #0
 800242e:	4811      	ldr	r0, [pc, #68]	; (8002474 <sensorValInit+0x94>)
 8002430:	f004 f970 	bl	8006714 <memset>
	memset(SENSOR.Alc, 0x00, sizeof(SENSOR.Alc));
 8002434:	2206      	movs	r2, #6
 8002436:	2100      	movs	r1, #0
 8002438:	480f      	ldr	r0, [pc, #60]	; (8002478 <sensorValInit+0x98>)
 800243a:	f004 f96b 	bl	8006714 <memset>
	memset(SENSOR.Carbon, 0x00, sizeof(SENSOR.Carbon));
 800243e:	2206      	movs	r2, #6
 8002440:	2100      	movs	r1, #0
 8002442:	480e      	ldr	r0, [pc, #56]	; (800247c <sensorValInit+0x9c>)
 8002444:	f004 f966 	bl	8006714 <memset>
	memset(SENSOR.AirFlow, 0x00, sizeof(SENSOR.AirFlow));
 8002448:	2206      	movs	r2, #6
 800244a:	2100      	movs	r1, #0
 800244c:	480c      	ldr	r0, [pc, #48]	; (8002480 <sensorValInit+0xa0>)
 800244e:	f004 f961 	bl	8006714 <memset>
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000d48 	.word	0x20000d48
 800245c:	20000d4c 	.word	0x20000d4c
 8002460:	20000d5c 	.word	0x20000d5c
 8002464:	20000d6c 	.word	0x20000d6c
 8002468:	20000d72 	.word	0x20000d72
 800246c:	20000d78 	.word	0x20000d78
 8002470:	20000d7e 	.word	0x20000d7e
 8002474:	20000d84 	.word	0x20000d84
 8002478:	20000d8a 	.word	0x20000d8a
 800247c:	20000d90 	.word	0x20000d90
 8002480:	20000d96 	.word	0x20000d96

08002484 <UART6_Debug>:


// UART Debug
void UART6_Debug(char* msg) {
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t *) msg, strlen(msg), 1000);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f7fd fea7 	bl	80001e0 <strlen>
 8002492:	4603      	mov	r3, r0
 8002494:	b29a      	uxth	r2, r3
 8002496:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	4803      	ldr	r0, [pc, #12]	; (80024ac <UART6_Debug+0x28>)
 800249e:	f002 ff12 	bl	80052c6 <HAL_UART_Transmit>
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000c10 	.word	0x20000c10

080024b0 <SendData_RS485>:

// RS485 Tx [Polling method]
void SendData_RS485(char *msg) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *) msg, strlen(msg), 1000);
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f7fd fe91 	bl	80001e0 <strlen>
 80024be:	4603      	mov	r3, r0
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024c6:	6879      	ldr	r1, [r7, #4]
 80024c8:	4803      	ldr	r0, [pc, #12]	; (80024d8 <SendData_RS485+0x28>)
 80024ca:	f002 fefc 	bl	80052c6 <HAL_UART_Transmit>
}
 80024ce:	bf00      	nop
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000b88 	.word	0x20000b88

080024dc <SendCMD_LTE>:

void SendCMD_LTE(char *msg) {
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *) msg, strlen(msg), 1000);
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f7fd fe7b 	bl	80001e0 <strlen>
 80024ea:	4603      	mov	r3, r0
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024f2:	6879      	ldr	r1, [r7, #4]
 80024f4:	4803      	ldr	r0, [pc, #12]	; (8002504 <SendCMD_LTE+0x28>)
 80024f6:	f002 fee6 	bl	80052c6 <HAL_UART_Transmit>
}
 80024fa:	bf00      	nop
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20000bcc 	.word	0x20000bcc

08002508 <HAL_UARTEx_RxEventCallback>:


// UART1/UART2 Rx used DMA
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	807b      	strh	r3, [r7, #2]
	// For LTE module
	if(huart -> Instance == USART2) {
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a22      	ldr	r2, [pc, #136]	; (80025a4 <HAL_UARTEx_RxEventCallback+0x9c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d11c      	bne.n	8002558 <HAL_UARTEx_RxEventCallback+0x50>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *)Rx2Buff, Rx2Buff_Size);
 800251e:	22ff      	movs	r2, #255	; 0xff
 8002520:	4921      	ldr	r1, [pc, #132]	; (80025a8 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002522:	4822      	ldr	r0, [pc, #136]	; (80025ac <HAL_UARTEx_RxEventCallback+0xa4>)
 8002524:	f002 ff61 	bl	80053ea <HAL_UARTEx_ReceiveToIdle_DMA>

		memset(lteComm_MainBuff, 0x00, sizeof(lteComm_MainBuff));				// Clear main buffer
 8002528:	22ff      	movs	r2, #255	; 0xff
 800252a:	2100      	movs	r1, #0
 800252c:	4820      	ldr	r0, [pc, #128]	; (80025b0 <HAL_UARTEx_RxEventCallback+0xa8>)
 800252e:	f004 f8f1 	bl	8006714 <memset>
		memcpy(lteComm_MainBuff, Rx2Buff, Size);								// Copy char from UART buffer -> main buffer
 8002532:	887b      	ldrh	r3, [r7, #2]
 8002534:	461a      	mov	r2, r3
 8002536:	491c      	ldr	r1, [pc, #112]	; (80025a8 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002538:	481d      	ldr	r0, [pc, #116]	; (80025b0 <HAL_UARTEx_RxEventCallback+0xa8>)
 800253a:	f004 f8dd 	bl	80066f8 <memcpy>
		memset(Rx2Buff, 0x00, sizeof(Rx2Buff));									// Clear UART buffer
 800253e:	22ff      	movs	r2, #255	; 0xff
 8002540:	2100      	movs	r1, #0
 8002542:	4819      	ldr	r0, [pc, #100]	; (80025a8 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002544:	f004 f8e6 	bl	8006714 <memset>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8002548:	4b1a      	ldr	r3, [pc, #104]	; (80025b4 <HAL_UARTEx_RxEventCallback+0xac>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	4b19      	ldr	r3, [pc, #100]	; (80025b4 <HAL_UARTEx_RxEventCallback+0xac>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 0208 	bic.w	r2, r2, #8
 8002556:	601a      	str	r2, [r3, #0]
	}

	// For communicate with master
	if(huart -> Instance == USART1) {
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a16      	ldr	r2, [pc, #88]	; (80025b8 <HAL_UARTEx_RxEventCallback+0xb0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d11c      	bne.n	800259c <HAL_UARTEx_RxEventCallback+0x94>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *)Rx1Buff, Rx1Buff_Size);
 8002562:	2280      	movs	r2, #128	; 0x80
 8002564:	4915      	ldr	r1, [pc, #84]	; (80025bc <HAL_UARTEx_RxEventCallback+0xb4>)
 8002566:	4816      	ldr	r0, [pc, #88]	; (80025c0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8002568:	f002 ff3f 	bl	80053ea <HAL_UARTEx_ReceiveToIdle_DMA>

		memset(dataComm_mainBuff, 0x00, sizeof(dataComm_mainBuff));				// Clear main buffer
 800256c:	2280      	movs	r2, #128	; 0x80
 800256e:	2100      	movs	r1, #0
 8002570:	4814      	ldr	r0, [pc, #80]	; (80025c4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8002572:	f004 f8cf 	bl	8006714 <memset>
		memcpy(dataComm_mainBuff, Rx1Buff, Size);								// Copy char from UART buffer -> main buffer
 8002576:	887b      	ldrh	r3, [r7, #2]
 8002578:	461a      	mov	r2, r3
 800257a:	4910      	ldr	r1, [pc, #64]	; (80025bc <HAL_UARTEx_RxEventCallback+0xb4>)
 800257c:	4811      	ldr	r0, [pc, #68]	; (80025c4 <HAL_UARTEx_RxEventCallback+0xbc>)
 800257e:	f004 f8bb 	bl	80066f8 <memcpy>
		memset(Rx1Buff, 0x00, sizeof(Rx1Buff));									// Clear UART buffer
 8002582:	2280      	movs	r2, #128	; 0x80
 8002584:	2100      	movs	r1, #0
 8002586:	480d      	ldr	r0, [pc, #52]	; (80025bc <HAL_UARTEx_RxEventCallback+0xb4>)
 8002588:	f004 f8c4 	bl	8006714 <memset>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800258c:	4b0e      	ldr	r3, [pc, #56]	; (80025c8 <HAL_UARTEx_RxEventCallback+0xc0>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	4b0d      	ldr	r3, [pc, #52]	; (80025c8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0208 	bic.w	r2, r2, #8
 800259a:	601a      	str	r2, [r3, #0]
	}
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40004400 	.word	0x40004400
 80025a8:	200008b4 	.word	0x200008b4
 80025ac:	20000bcc 	.word	0x20000bcc
 80025b0:	20000a34 	.word	0x20000a34
 80025b4:	20000cb4 	.word	0x20000cb4
 80025b8:	40011000 	.word	0x40011000
 80025bc:	20000834 	.word	0x20000834
 80025c0:	20000b88 	.word	0x20000b88
 80025c4:	200009b4 	.word	0x200009b4
 80025c8:	20000c54 	.word	0x20000c54

080025cc <findTarget>:


// find target in string
int findTarget(const char *inStr, const char *target) {
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
    int i, j;
    for (i = 0; inStr[i] != '\0'; i++) {
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
 80025da:	e023      	b.n	8002624 <findTarget+0x58>
        j = 0;
 80025dc:	2300      	movs	r3, #0
 80025de:	60bb      	str	r3, [r7, #8]
        while (target[j] != '\0' && inStr[i + j] == target[j]) {
 80025e0:	e002      	b.n	80025e8 <findTarget+0x1c>
            j++;
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	3301      	adds	r3, #1
 80025e6:	60bb      	str	r3, [r7, #8]
        while (target[j] != '\0' && inStr[i + j] == target[j]) {
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	4413      	add	r3, r2
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00c      	beq.n	800260e <findTarget+0x42>
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	4413      	add	r3, r2
 80025fa:	461a      	mov	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4413      	add	r3, r2
 8002600:	781a      	ldrb	r2, [r3, #0]
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	6839      	ldr	r1, [r7, #0]
 8002606:	440b      	add	r3, r1
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	d0e9      	beq.n	80025e2 <findTarget+0x16>
        }
        if (target[j] == '\0') {
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	4413      	add	r3, r2
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <findTarget+0x52>
            return 1; // Return 1 if found
 800261a:	2301      	movs	r3, #1
 800261c:	e009      	b.n	8002632 <findTarget+0x66>
    for (i = 0; inStr[i] != '\0'; i++) {
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	3301      	adds	r3, #1
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	4413      	add	r3, r2
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1d5      	bne.n	80025dc <findTarget+0x10>
        }
    }
    return 0; // Return 0 if not found
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3714      	adds	r7, #20
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
	...

08002640 <HAL_TIM_PeriodElapsedCallback>:


// Timer4 call back
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM4) {
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a07      	ldr	r2, [pc, #28]	; (800266c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d105      	bne.n	800265e <HAL_TIM_PeriodElapsedCallback+0x1e>
		sysCounter.main_ms_counter++;
 8002652:	4b07      	ldr	r3, [pc, #28]	; (8002670 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002654:	881b      	ldrh	r3, [r3, #0]
 8002656:	3301      	adds	r3, #1
 8002658:	b29a      	uxth	r2, r3
 800265a:	4b05      	ldr	r3, [pc, #20]	; (8002670 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800265c:	801a      	strh	r2, [r3, #0]
	}
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	40000800 	.word	0x40000800
 8002670:	20000d14 	.word	0x20000d14

08002674 <resetWDT>:
void Clear_Buff_Commu(void) {
	memset(dataComm_mainBuff, 0x00, sizeof(dataComm_mainBuff));
}


void resetWDT(void) {
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, RESET_WDT, GPIO_PIN_SET);
 8002678:	2201      	movs	r2, #1
 800267a:	2110      	movs	r1, #16
 800267c:	4806      	ldr	r0, [pc, #24]	; (8002698 <resetWDT+0x24>)
 800267e:	f001 fd03 	bl	8004088 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002682:	2001      	movs	r0, #1
 8002684:	f000 fe2a 	bl	80032dc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, RESET_WDT, GPIO_PIN_RESET);
 8002688:	2200      	movs	r2, #0
 800268a:	2110      	movs	r1, #16
 800268c:	4802      	ldr	r0, [pc, #8]	; (8002698 <resetWDT+0x24>)
 800268e:	f001 fcfb 	bl	8004088 <HAL_GPIO_WritePin>
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	40020400 	.word	0x40020400

0800269c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b094      	sub	sp, #80	; 0x50
 80026a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026a2:	f107 0320 	add.w	r3, r7, #32
 80026a6:	2230      	movs	r2, #48	; 0x30
 80026a8:	2100      	movs	r1, #0
 80026aa:	4618      	mov	r0, r3
 80026ac:	f004 f832 	bl	8006714 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026b0:	f107 030c 	add.w	r3, r7, #12
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]
 80026b8:	605a      	str	r2, [r3, #4]
 80026ba:	609a      	str	r2, [r3, #8]
 80026bc:	60da      	str	r2, [r3, #12]
 80026be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026c0:	2300      	movs	r3, #0
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	4b27      	ldr	r3, [pc, #156]	; (8002764 <SystemClock_Config+0xc8>)
 80026c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c8:	4a26      	ldr	r2, [pc, #152]	; (8002764 <SystemClock_Config+0xc8>)
 80026ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026ce:	6413      	str	r3, [r2, #64]	; 0x40
 80026d0:	4b24      	ldr	r3, [pc, #144]	; (8002764 <SystemClock_Config+0xc8>)
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d8:	60bb      	str	r3, [r7, #8]
 80026da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026dc:	2300      	movs	r3, #0
 80026de:	607b      	str	r3, [r7, #4]
 80026e0:	4b21      	ldr	r3, [pc, #132]	; (8002768 <SystemClock_Config+0xcc>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a20      	ldr	r2, [pc, #128]	; (8002768 <SystemClock_Config+0xcc>)
 80026e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026ea:	6013      	str	r3, [r2, #0]
 80026ec:	4b1e      	ldr	r3, [pc, #120]	; (8002768 <SystemClock_Config+0xcc>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80026f4:	607b      	str	r3, [r7, #4]
 80026f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026f8:	2301      	movs	r3, #1
 80026fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002700:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002702:	2302      	movs	r3, #2
 8002704:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002706:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800270a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800270c:	2319      	movs	r3, #25
 800270e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8002710:	2390      	movs	r3, #144	; 0x90
 8002712:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002714:	2302      	movs	r3, #2
 8002716:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002718:	2303      	movs	r3, #3
 800271a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800271c:	f107 0320 	add.w	r3, r7, #32
 8002720:	4618      	mov	r0, r3
 8002722:	f001 fce5 	bl	80040f0 <HAL_RCC_OscConfig>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800272c:	f000 f98a 	bl	8002a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002730:	230f      	movs	r3, #15
 8002732:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002734:	2302      	movs	r3, #2
 8002736:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800273c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002740:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002742:	2300      	movs	r3, #0
 8002744:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002746:	f107 030c 	add.w	r3, r7, #12
 800274a:	2102      	movs	r1, #2
 800274c:	4618      	mov	r0, r3
 800274e:	f001 ff47 	bl	80045e0 <HAL_RCC_ClockConfig>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002758:	f000 f974 	bl	8002a44 <Error_Handler>
  }
}
 800275c:	bf00      	nop
 800275e:	3750      	adds	r7, #80	; 0x50
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40023800 	.word	0x40023800
 8002768:	40007000 	.word	0x40007000

0800276c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002772:	f107 0308 	add.w	r3, r7, #8
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	605a      	str	r2, [r3, #4]
 800277c:	609a      	str	r2, [r3, #8]
 800277e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002780:	463b      	mov	r3, r7
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002788:	4b1d      	ldr	r3, [pc, #116]	; (8002800 <MX_TIM4_Init+0x94>)
 800278a:	4a1e      	ldr	r2, [pc, #120]	; (8002804 <MX_TIM4_Init+0x98>)
 800278c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36000-1;
 800278e:	4b1c      	ldr	r3, [pc, #112]	; (8002800 <MX_TIM4_Init+0x94>)
 8002790:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8002794:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002796:	4b1a      	ldr	r3, [pc, #104]	; (8002800 <MX_TIM4_Init+0x94>)
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2-1;
 800279c:	4b18      	ldr	r3, [pc, #96]	; (8002800 <MX_TIM4_Init+0x94>)
 800279e:	2201      	movs	r2, #1
 80027a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a2:	4b17      	ldr	r3, [pc, #92]	; (8002800 <MX_TIM4_Init+0x94>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a8:	4b15      	ldr	r3, [pc, #84]	; (8002800 <MX_TIM4_Init+0x94>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80027ae:	4814      	ldr	r0, [pc, #80]	; (8002800 <MX_TIM4_Init+0x94>)
 80027b0:	f002 f8f6 	bl	80049a0 <HAL_TIM_Base_Init>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80027ba:	f000 f943 	bl	8002a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80027c4:	f107 0308 	add.w	r3, r7, #8
 80027c8:	4619      	mov	r1, r3
 80027ca:	480d      	ldr	r0, [pc, #52]	; (8002800 <MX_TIM4_Init+0x94>)
 80027cc:	f002 faa2 	bl	8004d14 <HAL_TIM_ConfigClockSource>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80027d6:	f000 f935 	bl	8002a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027da:	2300      	movs	r3, #0
 80027dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027de:	2300      	movs	r3, #0
 80027e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027e2:	463b      	mov	r3, r7
 80027e4:	4619      	mov	r1, r3
 80027e6:	4806      	ldr	r0, [pc, #24]	; (8002800 <MX_TIM4_Init+0x94>)
 80027e8:	f002 fc9e 	bl	8005128 <HAL_TIMEx_MasterConfigSynchronization>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80027f2:	f000 f927 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80027f6:	bf00      	nop
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000b40 	.word	0x20000b40
 8002804:	40000800 	.word	0x40000800

08002808 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800280c:	4b11      	ldr	r3, [pc, #68]	; (8002854 <MX_USART1_UART_Init+0x4c>)
 800280e:	4a12      	ldr	r2, [pc, #72]	; (8002858 <MX_USART1_UART_Init+0x50>)
 8002810:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002812:	4b10      	ldr	r3, [pc, #64]	; (8002854 <MX_USART1_UART_Init+0x4c>)
 8002814:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002818:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800281a:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <MX_USART1_UART_Init+0x4c>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002820:	4b0c      	ldr	r3, [pc, #48]	; (8002854 <MX_USART1_UART_Init+0x4c>)
 8002822:	2200      	movs	r2, #0
 8002824:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002826:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <MX_USART1_UART_Init+0x4c>)
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800282c:	4b09      	ldr	r3, [pc, #36]	; (8002854 <MX_USART1_UART_Init+0x4c>)
 800282e:	220c      	movs	r2, #12
 8002830:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002832:	4b08      	ldr	r3, [pc, #32]	; (8002854 <MX_USART1_UART_Init+0x4c>)
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002838:	4b06      	ldr	r3, [pc, #24]	; (8002854 <MX_USART1_UART_Init+0x4c>)
 800283a:	2200      	movs	r2, #0
 800283c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800283e:	4805      	ldr	r0, [pc, #20]	; (8002854 <MX_USART1_UART_Init+0x4c>)
 8002840:	f002 fcf4 	bl	800522c <HAL_UART_Init>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800284a:	f000 f8fb 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	20000b88 	.word	0x20000b88
 8002858:	40011000 	.word	0x40011000

0800285c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002860:	4b11      	ldr	r3, [pc, #68]	; (80028a8 <MX_USART2_UART_Init+0x4c>)
 8002862:	4a12      	ldr	r2, [pc, #72]	; (80028ac <MX_USART2_UART_Init+0x50>)
 8002864:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002866:	4b10      	ldr	r3, [pc, #64]	; (80028a8 <MX_USART2_UART_Init+0x4c>)
 8002868:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800286c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800286e:	4b0e      	ldr	r3, [pc, #56]	; (80028a8 <MX_USART2_UART_Init+0x4c>)
 8002870:	2200      	movs	r2, #0
 8002872:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002874:	4b0c      	ldr	r3, [pc, #48]	; (80028a8 <MX_USART2_UART_Init+0x4c>)
 8002876:	2200      	movs	r2, #0
 8002878:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800287a:	4b0b      	ldr	r3, [pc, #44]	; (80028a8 <MX_USART2_UART_Init+0x4c>)
 800287c:	2200      	movs	r2, #0
 800287e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002880:	4b09      	ldr	r3, [pc, #36]	; (80028a8 <MX_USART2_UART_Init+0x4c>)
 8002882:	220c      	movs	r2, #12
 8002884:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002886:	4b08      	ldr	r3, [pc, #32]	; (80028a8 <MX_USART2_UART_Init+0x4c>)
 8002888:	2200      	movs	r2, #0
 800288a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800288c:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <MX_USART2_UART_Init+0x4c>)
 800288e:	2200      	movs	r2, #0
 8002890:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002892:	4805      	ldr	r0, [pc, #20]	; (80028a8 <MX_USART2_UART_Init+0x4c>)
 8002894:	f002 fcca 	bl	800522c <HAL_UART_Init>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800289e:	f000 f8d1 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	20000bcc 	.word	0x20000bcc
 80028ac:	40004400 	.word	0x40004400

080028b0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80028b4:	4b11      	ldr	r3, [pc, #68]	; (80028fc <MX_USART6_UART_Init+0x4c>)
 80028b6:	4a12      	ldr	r2, [pc, #72]	; (8002900 <MX_USART6_UART_Init+0x50>)
 80028b8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80028ba:	4b10      	ldr	r3, [pc, #64]	; (80028fc <MX_USART6_UART_Init+0x4c>)
 80028bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028c0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80028c2:	4b0e      	ldr	r3, [pc, #56]	; (80028fc <MX_USART6_UART_Init+0x4c>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80028c8:	4b0c      	ldr	r3, [pc, #48]	; (80028fc <MX_USART6_UART_Init+0x4c>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80028ce:	4b0b      	ldr	r3, [pc, #44]	; (80028fc <MX_USART6_UART_Init+0x4c>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80028d4:	4b09      	ldr	r3, [pc, #36]	; (80028fc <MX_USART6_UART_Init+0x4c>)
 80028d6:	220c      	movs	r2, #12
 80028d8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028da:	4b08      	ldr	r3, [pc, #32]	; (80028fc <MX_USART6_UART_Init+0x4c>)
 80028dc:	2200      	movs	r2, #0
 80028de:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e0:	4b06      	ldr	r3, [pc, #24]	; (80028fc <MX_USART6_UART_Init+0x4c>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80028e6:	4805      	ldr	r0, [pc, #20]	; (80028fc <MX_USART6_UART_Init+0x4c>)
 80028e8:	f002 fca0 	bl	800522c <HAL_UART_Init>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80028f2:	f000 f8a7 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80028f6:	bf00      	nop
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	20000c10 	.word	0x20000c10
 8002900:	40011400 	.word	0x40011400

08002904 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	607b      	str	r3, [r7, #4]
 800290e:	4b17      	ldr	r3, [pc, #92]	; (800296c <MX_DMA_Init+0x68>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002912:	4a16      	ldr	r2, [pc, #88]	; (800296c <MX_DMA_Init+0x68>)
 8002914:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002918:	6313      	str	r3, [r2, #48]	; 0x30
 800291a:	4b14      	ldr	r3, [pc, #80]	; (800296c <MX_DMA_Init+0x68>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002922:	607b      	str	r3, [r7, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	603b      	str	r3, [r7, #0]
 800292a:	4b10      	ldr	r3, [pc, #64]	; (800296c <MX_DMA_Init+0x68>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	4a0f      	ldr	r2, [pc, #60]	; (800296c <MX_DMA_Init+0x68>)
 8002930:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002934:	6313      	str	r3, [r2, #48]	; 0x30
 8002936:	4b0d      	ldr	r3, [pc, #52]	; (800296c <MX_DMA_Init+0x68>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800293e:	603b      	str	r3, [r7, #0]
 8002940:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002942:	2200      	movs	r2, #0
 8002944:	2100      	movs	r1, #0
 8002946:	2010      	movs	r0, #16
 8002948:	f000 fddd 	bl	8003506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800294c:	2010      	movs	r0, #16
 800294e:	f000 fdf6 	bl	800353e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002952:	2200      	movs	r2, #0
 8002954:	2100      	movs	r1, #0
 8002956:	203a      	movs	r0, #58	; 0x3a
 8002958:	f000 fdd5 	bl	8003506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800295c:	203a      	movs	r0, #58	; 0x3a
 800295e:	f000 fdee 	bl	800353e <HAL_NVIC_EnableIRQ>

}
 8002962:	bf00      	nop
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800

08002970 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b088      	sub	sp, #32
 8002974:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002976:	f107 030c 	add.w	r3, r7, #12
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	605a      	str	r2, [r3, #4]
 8002980:	609a      	str	r2, [r3, #8]
 8002982:	60da      	str	r2, [r3, #12]
 8002984:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002986:	2300      	movs	r3, #0
 8002988:	60bb      	str	r3, [r7, #8]
 800298a:	4b2b      	ldr	r3, [pc, #172]	; (8002a38 <MX_GPIO_Init+0xc8>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	4a2a      	ldr	r2, [pc, #168]	; (8002a38 <MX_GPIO_Init+0xc8>)
 8002990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002994:	6313      	str	r3, [r2, #48]	; 0x30
 8002996:	4b28      	ldr	r3, [pc, #160]	; (8002a38 <MX_GPIO_Init+0xc8>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800299e:	60bb      	str	r3, [r7, #8]
 80029a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	607b      	str	r3, [r7, #4]
 80029a6:	4b24      	ldr	r3, [pc, #144]	; (8002a38 <MX_GPIO_Init+0xc8>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029aa:	4a23      	ldr	r2, [pc, #140]	; (8002a38 <MX_GPIO_Init+0xc8>)
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	6313      	str	r3, [r2, #48]	; 0x30
 80029b2:	4b21      	ldr	r3, [pc, #132]	; (8002a38 <MX_GPIO_Init+0xc8>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029be:	2300      	movs	r3, #0
 80029c0:	603b      	str	r3, [r7, #0]
 80029c2:	4b1d      	ldr	r3, [pc, #116]	; (8002a38 <MX_GPIO_Init+0xc8>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c6:	4a1c      	ldr	r2, [pc, #112]	; (8002a38 <MX_GPIO_Init+0xc8>)
 80029c8:	f043 0302 	orr.w	r3, r3, #2
 80029cc:	6313      	str	r3, [r2, #48]	; 0x30
 80029ce:	4b1a      	ldr	r3, [pc, #104]	; (8002a38 <MX_GPIO_Init+0xc8>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80029da:	2200      	movs	r2, #0
 80029dc:	f240 21f2 	movw	r1, #754	; 0x2f2
 80029e0:	4816      	ldr	r0, [pc, #88]	; (8002a3c <MX_GPIO_Init+0xcc>)
 80029e2:	f001 fb51 	bl	8004088 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80029e6:	2200      	movs	r2, #0
 80029e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029ec:	4814      	ldr	r0, [pc, #80]	; (8002a40 <MX_GPIO_Init+0xd0>)
 80029ee:	f001 fb4b 	bl	8004088 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB1 PB4 PB5 PB6
                           PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80029f2:	f240 23f2 	movw	r3, #754	; 0x2f2
 80029f6:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_7|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f8:	2301      	movs	r3, #1
 80029fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a00:	2300      	movs	r3, #0
 8002a02:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a04:	f107 030c 	add.w	r3, r7, #12
 8002a08:	4619      	mov	r1, r3
 8002a0a:	480c      	ldr	r0, [pc, #48]	; (8002a3c <MX_GPIO_Init+0xcc>)
 8002a0c:	f001 f9b8 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a16:	2301      	movs	r3, #1
 8002a18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a22:	f107 030c 	add.w	r3, r7, #12
 8002a26:	4619      	mov	r1, r3
 8002a28:	4805      	ldr	r0, [pc, #20]	; (8002a40 <MX_GPIO_Init+0xd0>)
 8002a2a:	f001 f9a9 	bl	8003d80 <HAL_GPIO_Init>

}
 8002a2e:	bf00      	nop
 8002a30:	3720      	adds	r7, #32
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40023800 	.word	0x40023800
 8002a3c:	40020400 	.word	0x40020400
 8002a40:	40020000 	.word	0x40020000

08002a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a48:	b672      	cpsid	i
}
 8002a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a4c:	e7fe      	b.n	8002a4c <Error_Handler+0x8>

08002a4e <Delimiter>:
////            *(dataOutput+writerPos) = '\0';
////        }
//    }
//}

void Delimiter(char *inputData, const char delims, int index, unsigned int maxIndexSize, unsigned char *dataOutput){
 8002a4e:	b480      	push	{r7}
 8002a50:	b08b      	sub	sp, #44	; 0x2c
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	607a      	str	r2, [r7, #4]
 8002a58:	603b      	str	r3, [r7, #0]
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	72fb      	strb	r3, [r7, #11]
    // Parsed string(char array) to split value by demiliter and output value
    // Argument: ( input data , delimiter/splitter letter , no of extract data , max array size, array to store result)
    unsigned int found = 0;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned int strIndex[2] = {0};
 8002a62:	f107 0310 	add.w	r3, r7, #16
 8002a66:	2200      	movs	r2, #0
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	605a      	str	r2, [r3, #4]
    unsigned int readerPos = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	623b      	str	r3, [r7, #32]
    unsigned int loaderPos = 0;
 8002a70:	2300      	movs	r3, #0
 8002a72:	61fb      	str	r3, [r7, #28]
    unsigned int writerPos = 0;
 8002a74:	2300      	movs	r3, #0
 8002a76:	61bb      	str	r3, [r7, #24]

    for(readerPos = 0; readerPos < maxIndexSize && found <= index; readerPos++){
 8002a78:	2300      	movs	r3, #0
 8002a7a:	623b      	str	r3, [r7, #32]
 8002a7c:	e01c      	b.n	8002ab8 <Delimiter+0x6a>

        if(*(inputData+readerPos) == delims || readerPos == maxIndexSize){
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	6a3b      	ldr	r3, [r7, #32]
 8002a82:	4413      	add	r3, r2
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	7afa      	ldrb	r2, [r7, #11]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d003      	beq.n	8002a94 <Delimiter+0x46>
 8002a8c:	6a3a      	ldr	r2, [r7, #32]
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d10e      	bne.n	8002ab2 <Delimiter+0x64>
            found++;
 8002a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a96:	3301      	adds	r3, #1
 8002a98:	627b      	str	r3, [r7, #36]	; 0x24
            strIndex[0] = strIndex[1]+1;
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	613b      	str	r3, [r7, #16]
            strIndex[1] = (readerPos == maxIndexSize) ? readerPos + 1 : readerPos;
 8002aa0:	6a3a      	ldr	r2, [r7, #32]
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d102      	bne.n	8002aae <Delimiter+0x60>
 8002aa8:	6a3b      	ldr	r3, [r7, #32]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	e000      	b.n	8002ab0 <Delimiter+0x62>
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	617b      	str	r3, [r7, #20]
    for(readerPos = 0; readerPos < maxIndexSize && found <= index; readerPos++){
 8002ab2:	6a3b      	ldr	r3, [r7, #32]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	623b      	str	r3, [r7, #32]
 8002ab8:	6a3a      	ldr	r2, [r7, #32]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d203      	bcs.n	8002ac8 <Delimiter+0x7a>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d9da      	bls.n	8002a7e <Delimiter+0x30>
        }
    }

    if(found > index){
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d91c      	bls.n	8002b0a <Delimiter+0xbc>
        for(loaderPos = strIndex[0]; loaderPos <strIndex[1]; loaderPos++){
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	61fb      	str	r3, [r7, #28]
 8002ad4:	e015      	b.n	8002b02 <Delimiter+0xb4>
           *(dataOutput+writerPos) = *(inputData+loaderPos);
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	441a      	add	r2, r3
 8002adc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	440b      	add	r3, r1
 8002ae2:	7812      	ldrb	r2, [r2, #0]
 8002ae4:	701a      	strb	r2, [r3, #0]
           writerPos++;
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	61bb      	str	r3, [r7, #24]
           if((loaderPos > maxIndexSize)||(writerPos > maxIndexSize)){
 8002aec:	69fa      	ldr	r2, [r7, #28]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d80a      	bhi.n	8002b0a <Delimiter+0xbc>
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d806      	bhi.n	8002b0a <Delimiter+0xbc>
        for(loaderPos = strIndex[0]; loaderPos <strIndex[1]; loaderPos++){
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	3301      	adds	r3, #1
 8002b00:	61fb      	str	r3, [r7, #28]
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	69fa      	ldr	r2, [r7, #28]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d3e5      	bcc.n	8002ad6 <Delimiter+0x88>
// to next people if you need to fix it let's do it and thank you (>w<)
//
// Modify by REDWOLF DiGiTAL
// (yep... I'm ignore code performance because I'm not time ;w;)

    if(index == 0) {
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d11c      	bne.n	8002b4a <Delimiter+0xfc>
        for(loaderPos = 0; loaderPos < strIndex[0]; loaderPos++){
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
 8002b14:	e015      	b.n	8002b42 <Delimiter+0xf4>
           *(dataOutput+writerPos) = *(inputData+loaderPos);
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	441a      	add	r2, r3
 8002b1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	440b      	add	r3, r1
 8002b22:	7812      	ldrb	r2, [r2, #0]
 8002b24:	701a      	strb	r2, [r3, #0]
           writerPos++;
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	61bb      	str	r3, [r7, #24]

           if((loaderPos > strIndex[0])||(writerPos > strIndex[0])){
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	69fa      	ldr	r2, [r7, #28]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d80a      	bhi.n	8002b4a <Delimiter+0xfc>
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d806      	bhi.n	8002b4a <Delimiter+0xfc>
        for(loaderPos = 0; loaderPos < strIndex[0]; loaderPos++){
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	3301      	adds	r3, #1
 8002b40:	61fb      	str	r3, [r7, #28]
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	69fa      	ldr	r2, [r7, #28]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d3e5      	bcc.n	8002b16 <Delimiter+0xc8>
               break;
           }
        }
    }

    if(index >= found) {
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d825      	bhi.n	8002b9e <Delimiter+0x150>
        for(loaderPos = strIndex[1]+1; *(inputData+loaderPos) != '\0'; loaderPos++){
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	3301      	adds	r3, #1
 8002b56:	61fb      	str	r3, [r7, #28]
 8002b58:	e01b      	b.n	8002b92 <Delimiter+0x144>
           *(dataOutput+writerPos) = *(inputData+loaderPos);
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	441a      	add	r2, r3
 8002b60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	440b      	add	r3, r1
 8002b66:	7812      	ldrb	r2, [r2, #0]
 8002b68:	701a      	strb	r2, [r3, #0]

           if(*(inputData+loaderPos) == '\0' || (loaderPos >= maxIndexSize) || writerPos >= maxIndexSize) {
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	4413      	add	r3, r2
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d013      	beq.n	8002b9e <Delimiter+0x150>
 8002b76:	69fa      	ldr	r2, [r7, #28]
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d20f      	bcs.n	8002b9e <Delimiter+0x150>
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d20b      	bcs.n	8002b9e <Delimiter+0x150>
               break;
           }

           writerPos++;
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	61bb      	str	r3, [r7, #24]
        for(loaderPos = strIndex[1]+1; *(inputData+loaderPos) != '\0'; loaderPos++){
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	61fb      	str	r3, [r7, #28]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	4413      	add	r3, r2
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1dd      	bne.n	8002b5a <Delimiter+0x10c>
        }
    }
}
 8002b9e:	bf00      	nop
 8002ba0:	372c      	adds	r7, #44	; 0x2c
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
	...

08002bac <NMEACRCCal>:
 *  Copy-Distribute-Modify is prohibited
 *
 *  Code created by MangMuang's Elektronik, 15 JULY 2022
 *
 */ // =====================================================
unsigned char NMEACRCCal(const unsigned char *sentenceIn){
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b08a      	sub	sp, #40	; 0x28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
    unsigned char CRCinStr[3] = {0};
 8002bb4:	4b25      	ldr	r3, [pc, #148]	; (8002c4c <NMEACRCCal+0xa0>)
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	81bb      	strh	r3, [r7, #12]
 8002bba:	2300      	movs	r3, #0
 8002bbc:	73bb      	strb	r3, [r7, #14]
    unsigned char CRCin = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	77bb      	strb	r3, [r7, #30]
    unsigned char CRCResult = 0;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    char* dollarSign;
    char* starSign;
    unsigned int totalSize = 0;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	61bb      	str	r3, [r7, #24]
    dollarSign = strchr((const char *)sentenceIn, '$');
 8002bcc:	2124      	movs	r1, #36	; 0x24
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f004 fa32 	bl	8007038 <strchr>
 8002bd4:	6178      	str	r0, [r7, #20]
    starSign = strchr((const char *)sentenceIn, '*');
 8002bd6:	212a      	movs	r1, #42	; 0x2a
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f004 fa2d 	bl	8007038 <strchr>
 8002bde:	6138      	str	r0, [r7, #16]
    totalSize = starSign-dollarSign;
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	61bb      	str	r3, [r7, #24]
    strncpy((char *)CRCinStr, starSign + 1, 2);
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1c59      	adds	r1, r3, #1
 8002bec:	f107 030c 	add.w	r3, r7, #12
 8002bf0:	2202      	movs	r2, #2
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f004 fa2d 	bl	8007052 <strncpy>
    CRCin = (unsigned char)strtol((char *)CRCinStr, NULL, 16);
 8002bf8:	f107 030c 	add.w	r3, r7, #12
 8002bfc:	2210      	movs	r2, #16
 8002bfe:	2100      	movs	r1, #0
 8002c00:	4618      	mov	r0, r3
 8002c02:	f005 f8e9 	bl	8007dd8 <strtol>
 8002c06:	4603      	mov	r3, r0
 8002c08:	77bb      	strb	r3, [r7, #30]
    for(unsigned int CalCnt = 1; CalCnt < totalSize; CalCnt++){
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	623b      	str	r3, [r7, #32]
 8002c0e:	e00b      	b.n	8002c28 <NMEACRCCal+0x7c>
        CRCResult ^= sentenceIn[CalCnt];
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	4413      	add	r3, r2
 8002c16:	781a      	ldrb	r2, [r3, #0]
 8002c18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c1c:	4053      	eors	r3, r2
 8002c1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    for(unsigned int CalCnt = 1; CalCnt < totalSize; CalCnt++){
 8002c22:	6a3b      	ldr	r3, [r7, #32]
 8002c24:	3301      	adds	r3, #1
 8002c26:	623b      	str	r3, [r7, #32]
 8002c28:	6a3a      	ldr	r2, [r7, #32]
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d3ef      	bcc.n	8002c10 <NMEACRCCal+0x64>
    }
    unsigned char CRCCMPResult = 0;
 8002c30:	2300      	movs	r3, #0
 8002c32:	77fb      	strb	r3, [r7, #31]
    if(CRCin == CRCResult){
 8002c34:	7fba      	ldrb	r2, [r7, #30]
 8002c36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d101      	bne.n	8002c42 <NMEACRCCal+0x96>
        CRCCMPResult = 1;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	77fb      	strb	r3, [r7, #31]
    }
    return CRCCMPResult;
 8002c42:	7ffb      	ldrb	r3, [r7, #31]

}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3728      	adds	r7, #40	; 0x28
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	0800b354 	.word	0x0800b354

08002c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	607b      	str	r3, [r7, #4]
 8002c5a:	4b10      	ldr	r3, [pc, #64]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5e:	4a0f      	ldr	r2, [pc, #60]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c64:	6453      	str	r3, [r2, #68]	; 0x44
 8002c66:	4b0d      	ldr	r3, [pc, #52]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c6e:	607b      	str	r3, [r7, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c72:	2300      	movs	r3, #0
 8002c74:	603b      	str	r3, [r7, #0]
 8002c76:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	4a08      	ldr	r2, [pc, #32]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c80:	6413      	str	r3, [r2, #64]	; 0x40
 8002c82:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <HAL_MspInit+0x4c>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	40023800 	.word	0x40023800

08002ca0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a0e      	ldr	r2, [pc, #56]	; (8002ce8 <HAL_TIM_Base_MspInit+0x48>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d115      	bne.n	8002cde <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <HAL_TIM_Base_MspInit+0x4c>)
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	4a0c      	ldr	r2, [pc, #48]	; (8002cec <HAL_TIM_Base_MspInit+0x4c>)
 8002cbc:	f043 0304 	orr.w	r3, r3, #4
 8002cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002cc2:	4b0a      	ldr	r3, [pc, #40]	; (8002cec <HAL_TIM_Base_MspInit+0x4c>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f003 0304 	and.w	r3, r3, #4
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002cce:	2200      	movs	r2, #0
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	201e      	movs	r0, #30
 8002cd4:	f000 fc17 	bl	8003506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002cd8:	201e      	movs	r0, #30
 8002cda:	f000 fc30 	bl	800353e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002cde:	bf00      	nop
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40000800 	.word	0x40000800
 8002cec:	40023800 	.word	0x40023800

08002cf0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08e      	sub	sp, #56	; 0x38
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	605a      	str	r2, [r3, #4]
 8002d02:	609a      	str	r2, [r3, #8]
 8002d04:	60da      	str	r2, [r3, #12]
 8002d06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a82      	ldr	r2, [pc, #520]	; (8002f18 <HAL_UART_MspInit+0x228>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d164      	bne.n	8002ddc <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d12:	2300      	movs	r3, #0
 8002d14:	623b      	str	r3, [r7, #32]
 8002d16:	4b81      	ldr	r3, [pc, #516]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1a:	4a80      	ldr	r2, [pc, #512]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002d1c:	f043 0310 	orr.w	r3, r3, #16
 8002d20:	6453      	str	r3, [r2, #68]	; 0x44
 8002d22:	4b7e      	ldr	r3, [pc, #504]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d26:	f003 0310 	and.w	r3, r3, #16
 8002d2a:	623b      	str	r3, [r7, #32]
 8002d2c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	4b7a      	ldr	r3, [pc, #488]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	4a79      	ldr	r2, [pc, #484]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002d38:	f043 0301 	orr.w	r3, r3, #1
 8002d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3e:	4b77      	ldr	r3, [pc, #476]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	61fb      	str	r3, [r7, #28]
 8002d48:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d4a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d50:	2302      	movs	r3, #2
 8002d52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d54:	2300      	movs	r3, #0
 8002d56:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d5c:	2307      	movs	r3, #7
 8002d5e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d64:	4619      	mov	r1, r3
 8002d66:	486e      	ldr	r0, [pc, #440]	; (8002f20 <HAL_UART_MspInit+0x230>)
 8002d68:	f001 f80a 	bl	8003d80 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002d6c:	4b6d      	ldr	r3, [pc, #436]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002d6e:	4a6e      	ldr	r2, [pc, #440]	; (8002f28 <HAL_UART_MspInit+0x238>)
 8002d70:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002d72:	4b6c      	ldr	r3, [pc, #432]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002d74:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d78:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d7a:	4b6a      	ldr	r3, [pc, #424]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d80:	4b68      	ldr	r3, [pc, #416]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d86:	4b67      	ldr	r3, [pc, #412]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002d88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d8c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d8e:	4b65      	ldr	r3, [pc, #404]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d94:	4b63      	ldr	r3, [pc, #396]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002d9a:	4b62      	ldr	r3, [pc, #392]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002da0:	4b60      	ldr	r3, [pc, #384]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002da2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002da6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002da8:	4b5e      	ldr	r3, [pc, #376]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002dae:	485d      	ldr	r0, [pc, #372]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002db0:	f000 fbe4 	bl	800357c <HAL_DMA_Init>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002dba:	f7ff fe43 	bl	8002a44 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a58      	ldr	r2, [pc, #352]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002dc2:	639a      	str	r2, [r3, #56]	; 0x38
 8002dc4:	4a57      	ldr	r2, [pc, #348]	; (8002f24 <HAL_UART_MspInit+0x234>)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002dca:	2200      	movs	r2, #0
 8002dcc:	2100      	movs	r1, #0
 8002dce:	2025      	movs	r0, #37	; 0x25
 8002dd0:	f000 fb99 	bl	8003506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002dd4:	2025      	movs	r0, #37	; 0x25
 8002dd6:	f000 fbb2 	bl	800353e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002dda:	e099      	b.n	8002f10 <HAL_UART_MspInit+0x220>
  else if(huart->Instance==USART2)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a52      	ldr	r2, [pc, #328]	; (8002f2c <HAL_UART_MspInit+0x23c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d162      	bne.n	8002eac <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	61bb      	str	r3, [r7, #24]
 8002dea:	4b4c      	ldr	r3, [pc, #304]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	4a4b      	ldr	r2, [pc, #300]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002df0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002df4:	6413      	str	r3, [r2, #64]	; 0x40
 8002df6:	4b49      	ldr	r3, [pc, #292]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfe:	61bb      	str	r3, [r7, #24]
 8002e00:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	617b      	str	r3, [r7, #20]
 8002e06:	4b45      	ldr	r3, [pc, #276]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	4a44      	ldr	r2, [pc, #272]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	6313      	str	r3, [r2, #48]	; 0x30
 8002e12:	4b42      	ldr	r3, [pc, #264]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	617b      	str	r3, [r7, #20]
 8002e1c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e1e:	230c      	movs	r3, #12
 8002e20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e22:	2302      	movs	r3, #2
 8002e24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e2e:	2307      	movs	r3, #7
 8002e30:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e36:	4619      	mov	r1, r3
 8002e38:	4839      	ldr	r0, [pc, #228]	; (8002f20 <HAL_UART_MspInit+0x230>)
 8002e3a:	f000 ffa1 	bl	8003d80 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002e3e:	4b3c      	ldr	r3, [pc, #240]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e40:	4a3c      	ldr	r2, [pc, #240]	; (8002f34 <HAL_UART_MspInit+0x244>)
 8002e42:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002e44:	4b3a      	ldr	r3, [pc, #232]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e4a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e4c:	4b38      	ldr	r3, [pc, #224]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e52:	4b37      	ldr	r3, [pc, #220]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e58:	4b35      	ldr	r3, [pc, #212]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e5e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e60:	4b33      	ldr	r3, [pc, #204]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e66:	4b32      	ldr	r3, [pc, #200]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002e6c:	4b30      	ldr	r3, [pc, #192]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e72:	4b2f      	ldr	r3, [pc, #188]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e78:	4b2d      	ldr	r3, [pc, #180]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002e7e:	482c      	ldr	r0, [pc, #176]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e80:	f000 fb7c 	bl	800357c <HAL_DMA_Init>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_UART_MspInit+0x19e>
      Error_Handler();
 8002e8a:	f7ff fddb 	bl	8002a44 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a27      	ldr	r2, [pc, #156]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e92:	639a      	str	r2, [r3, #56]	; 0x38
 8002e94:	4a26      	ldr	r2, [pc, #152]	; (8002f30 <HAL_UART_MspInit+0x240>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	2026      	movs	r0, #38	; 0x26
 8002ea0:	f000 fb31 	bl	8003506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ea4:	2026      	movs	r0, #38	; 0x26
 8002ea6:	f000 fb4a 	bl	800353e <HAL_NVIC_EnableIRQ>
}
 8002eaa:	e031      	b.n	8002f10 <HAL_UART_MspInit+0x220>
  else if(huart->Instance==USART6)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a21      	ldr	r2, [pc, #132]	; (8002f38 <HAL_UART_MspInit+0x248>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d12c      	bne.n	8002f10 <HAL_UART_MspInit+0x220>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	613b      	str	r3, [r7, #16]
 8002eba:	4b18      	ldr	r3, [pc, #96]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ebe:	4a17      	ldr	r2, [pc, #92]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002ec0:	f043 0320 	orr.w	r3, r3, #32
 8002ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ec6:	4b15      	ldr	r3, [pc, #84]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eca:	f003 0320 	and.w	r3, r3, #32
 8002ece:	613b      	str	r3, [r7, #16]
 8002ed0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	4b11      	ldr	r3, [pc, #68]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eda:	4a10      	ldr	r2, [pc, #64]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002edc:	f043 0301 	orr.w	r3, r3, #1
 8002ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ee2:	4b0e      	ldr	r3, [pc, #56]	; (8002f1c <HAL_UART_MspInit+0x22c>)
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	60fb      	str	r3, [r7, #12]
 8002eec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002eee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002ef2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002efc:	2303      	movs	r3, #3
 8002efe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002f00:	2308      	movs	r3, #8
 8002f02:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f08:	4619      	mov	r1, r3
 8002f0a:	4805      	ldr	r0, [pc, #20]	; (8002f20 <HAL_UART_MspInit+0x230>)
 8002f0c:	f000 ff38 	bl	8003d80 <HAL_GPIO_Init>
}
 8002f10:	bf00      	nop
 8002f12:	3738      	adds	r7, #56	; 0x38
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40011000 	.word	0x40011000
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	40020000 	.word	0x40020000
 8002f24:	20000c54 	.word	0x20000c54
 8002f28:	40026440 	.word	0x40026440
 8002f2c:	40004400 	.word	0x40004400
 8002f30:	20000cb4 	.word	0x20000cb4
 8002f34:	40026088 	.word	0x40026088
 8002f38:	40011400 	.word	0x40011400

08002f3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f40:	e7fe      	b.n	8002f40 <NMI_Handler+0x4>

08002f42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f42:	b480      	push	{r7}
 8002f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f46:	e7fe      	b.n	8002f46 <HardFault_Handler+0x4>

08002f48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f4c:	e7fe      	b.n	8002f4c <MemManage_Handler+0x4>

08002f4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f52:	e7fe      	b.n	8002f52 <BusFault_Handler+0x4>

08002f54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f58:	e7fe      	b.n	8002f58 <UsageFault_Handler+0x4>

08002f5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f5e:	bf00      	nop
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f6c:	bf00      	nop
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr

08002f76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f76:	b480      	push	{r7}
 8002f78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f7a:	bf00      	nop
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f88:	f000 f988 	bl	800329c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f8c:	bf00      	nop
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002f94:	4802      	ldr	r0, [pc, #8]	; (8002fa0 <DMA1_Stream5_IRQHandler+0x10>)
 8002f96:	f000 fc89 	bl	80038ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000cb4 	.word	0x20000cb4

08002fa4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002fa8:	4802      	ldr	r0, [pc, #8]	; (8002fb4 <TIM4_IRQHandler+0x10>)
 8002faa:	f001 fdab 	bl	8004b04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002fae:	bf00      	nop
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	20000b40 	.word	0x20000b40

08002fb8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002fbc:	4802      	ldr	r0, [pc, #8]	; (8002fc8 <USART1_IRQHandler+0x10>)
 8002fbe:	f002 fa79 	bl	80054b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002fc2:	bf00      	nop
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	20000b88 	.word	0x20000b88

08002fcc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002fd0:	4802      	ldr	r0, [pc, #8]	; (8002fdc <USART2_IRQHandler+0x10>)
 8002fd2:	f002 fa6f 	bl	80054b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002fd6:	bf00      	nop
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	20000bcc 	.word	0x20000bcc

08002fe0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002fe4:	4802      	ldr	r0, [pc, #8]	; (8002ff0 <DMA2_Stream2_IRQHandler+0x10>)
 8002fe6:	f000 fc61 	bl	80038ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002fea:	bf00      	nop
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	20000c54 	.word	0x20000c54

08002ff4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  return 1;
 8002ff8:	2301      	movs	r3, #1
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <_kill>:

int _kill(int pid, int sig)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800300e:	f003 fb49 	bl	80066a4 <__errno>
 8003012:	4603      	mov	r3, r0
 8003014:	2216      	movs	r2, #22
 8003016:	601a      	str	r2, [r3, #0]
  return -1;
 8003018:	f04f 33ff 	mov.w	r3, #4294967295
}
 800301c:	4618      	mov	r0, r3
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <_exit>:

void _exit (int status)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800302c:	f04f 31ff 	mov.w	r1, #4294967295
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ffe7 	bl	8003004 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003036:	e7fe      	b.n	8003036 <_exit+0x12>

08003038 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	e00a      	b.n	8003060 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800304a:	f3af 8000 	nop.w
 800304e:	4601      	mov	r1, r0
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	1c5a      	adds	r2, r3, #1
 8003054:	60ba      	str	r2, [r7, #8]
 8003056:	b2ca      	uxtb	r2, r1
 8003058:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	3301      	adds	r3, #1
 800305e:	617b      	str	r3, [r7, #20]
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	429a      	cmp	r2, r3
 8003066:	dbf0      	blt.n	800304a <_read+0x12>
  }

  return len;
 8003068:	687b      	ldr	r3, [r7, #4]
}
 800306a:	4618      	mov	r0, r3
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b086      	sub	sp, #24
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	e009      	b.n	8003098 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	1c5a      	adds	r2, r3, #1
 8003088:	60ba      	str	r2, [r7, #8]
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	4618      	mov	r0, r3
 800308e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	3301      	adds	r3, #1
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	429a      	cmp	r2, r3
 800309e:	dbf1      	blt.n	8003084 <_write+0x12>
  }
  return len;
 80030a0:	687b      	ldr	r3, [r7, #4]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3718      	adds	r7, #24
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <_close>:

int _close(int file)
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030c2:	b480      	push	{r7}
 80030c4:	b083      	sub	sp, #12
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
 80030ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030d2:	605a      	str	r2, [r3, #4]
  return 0;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <_isatty>:

int _isatty(int file)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b083      	sub	sp, #12
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030ea:	2301      	movs	r3, #1
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3714      	adds	r7, #20
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
	...

08003114 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800311c:	4a14      	ldr	r2, [pc, #80]	; (8003170 <_sbrk+0x5c>)
 800311e:	4b15      	ldr	r3, [pc, #84]	; (8003174 <_sbrk+0x60>)
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003128:	4b13      	ldr	r3, [pc, #76]	; (8003178 <_sbrk+0x64>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d102      	bne.n	8003136 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003130:	4b11      	ldr	r3, [pc, #68]	; (8003178 <_sbrk+0x64>)
 8003132:	4a12      	ldr	r2, [pc, #72]	; (800317c <_sbrk+0x68>)
 8003134:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003136:	4b10      	ldr	r3, [pc, #64]	; (8003178 <_sbrk+0x64>)
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4413      	add	r3, r2
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	429a      	cmp	r2, r3
 8003142:	d207      	bcs.n	8003154 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003144:	f003 faae 	bl	80066a4 <__errno>
 8003148:	4603      	mov	r3, r0
 800314a:	220c      	movs	r2, #12
 800314c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800314e:	f04f 33ff 	mov.w	r3, #4294967295
 8003152:	e009      	b.n	8003168 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003154:	4b08      	ldr	r3, [pc, #32]	; (8003178 <_sbrk+0x64>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800315a:	4b07      	ldr	r3, [pc, #28]	; (8003178 <_sbrk+0x64>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4413      	add	r3, r2
 8003162:	4a05      	ldr	r2, [pc, #20]	; (8003178 <_sbrk+0x64>)
 8003164:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003166:	68fb      	ldr	r3, [r7, #12]
}
 8003168:	4618      	mov	r0, r3
 800316a:	3718      	adds	r7, #24
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20020000 	.word	0x20020000
 8003174:	00000400 	.word	0x00000400
 8003178:	20000d9c 	.word	0x20000d9c
 800317c:	20000db8 	.word	0x20000db8

08003180 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003184:	4b06      	ldr	r3, [pc, #24]	; (80031a0 <SystemInit+0x20>)
 8003186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800318a:	4a05      	ldr	r2, [pc, #20]	; (80031a0 <SystemInit+0x20>)
 800318c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003190:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003194:	bf00      	nop
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	e000ed00 	.word	0xe000ed00

080031a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80031a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031a8:	480d      	ldr	r0, [pc, #52]	; (80031e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80031aa:	490e      	ldr	r1, [pc, #56]	; (80031e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80031ac:	4a0e      	ldr	r2, [pc, #56]	; (80031e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031b0:	e002      	b.n	80031b8 <LoopCopyDataInit>

080031b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031b6:	3304      	adds	r3, #4

080031b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031bc:	d3f9      	bcc.n	80031b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031be:	4a0b      	ldr	r2, [pc, #44]	; (80031ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031c0:	4c0b      	ldr	r4, [pc, #44]	; (80031f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80031c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031c4:	e001      	b.n	80031ca <LoopFillZerobss>

080031c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031c8:	3204      	adds	r2, #4

080031ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031cc:	d3fb      	bcc.n	80031c6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031ce:	f7ff ffd7 	bl	8003180 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031d2:	f003 fa6d 	bl	80066b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031d6:	f7fe fc9b 	bl	8001b10 <main>
  bx  lr    
 80031da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80031dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80031e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031e4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80031e8:	0800b824 	.word	0x0800b824
  ldr r2, =_sbss
 80031ec:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80031f0:	20000db4 	.word	0x20000db4

080031f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031f4:	e7fe      	b.n	80031f4 <ADC_IRQHandler>
	...

080031f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031fc:	4b0e      	ldr	r3, [pc, #56]	; (8003238 <HAL_Init+0x40>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a0d      	ldr	r2, [pc, #52]	; (8003238 <HAL_Init+0x40>)
 8003202:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003206:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003208:	4b0b      	ldr	r3, [pc, #44]	; (8003238 <HAL_Init+0x40>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a0a      	ldr	r2, [pc, #40]	; (8003238 <HAL_Init+0x40>)
 800320e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003212:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003214:	4b08      	ldr	r3, [pc, #32]	; (8003238 <HAL_Init+0x40>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a07      	ldr	r2, [pc, #28]	; (8003238 <HAL_Init+0x40>)
 800321a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800321e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003220:	2003      	movs	r0, #3
 8003222:	f000 f965 	bl	80034f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003226:	200f      	movs	r0, #15
 8003228:	f000 f808 	bl	800323c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800322c:	f7ff fd10 	bl	8002c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	40023c00 	.word	0x40023c00

0800323c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003244:	4b12      	ldr	r3, [pc, #72]	; (8003290 <HAL_InitTick+0x54>)
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	4b12      	ldr	r3, [pc, #72]	; (8003294 <HAL_InitTick+0x58>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	4619      	mov	r1, r3
 800324e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003252:	fbb3 f3f1 	udiv	r3, r3, r1
 8003256:	fbb2 f3f3 	udiv	r3, r2, r3
 800325a:	4618      	mov	r0, r3
 800325c:	f000 f981 	bl	8003562 <HAL_SYSTICK_Config>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e00e      	b.n	8003288 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2b0f      	cmp	r3, #15
 800326e:	d80a      	bhi.n	8003286 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003270:	2200      	movs	r2, #0
 8003272:	6879      	ldr	r1, [r7, #4]
 8003274:	f04f 30ff 	mov.w	r0, #4294967295
 8003278:	f000 f945 	bl	8003506 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800327c:	4a06      	ldr	r2, [pc, #24]	; (8003298 <HAL_InitTick+0x5c>)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
 8003284:	e000      	b.n	8003288 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
}
 8003288:	4618      	mov	r0, r3
 800328a:	3708      	adds	r7, #8
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	20000000 	.word	0x20000000
 8003294:	20000008 	.word	0x20000008
 8003298:	20000004 	.word	0x20000004

0800329c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032a0:	4b06      	ldr	r3, [pc, #24]	; (80032bc <HAL_IncTick+0x20>)
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	461a      	mov	r2, r3
 80032a6:	4b06      	ldr	r3, [pc, #24]	; (80032c0 <HAL_IncTick+0x24>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4413      	add	r3, r2
 80032ac:	4a04      	ldr	r2, [pc, #16]	; (80032c0 <HAL_IncTick+0x24>)
 80032ae:	6013      	str	r3, [r2, #0]
}
 80032b0:	bf00      	nop
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	20000008 	.word	0x20000008
 80032c0:	20000da0 	.word	0x20000da0

080032c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  return uwTick;
 80032c8:	4b03      	ldr	r3, [pc, #12]	; (80032d8 <HAL_GetTick+0x14>)
 80032ca:	681b      	ldr	r3, [r3, #0]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	20000da0 	.word	0x20000da0

080032dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032e4:	f7ff ffee 	bl	80032c4 <HAL_GetTick>
 80032e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f4:	d005      	beq.n	8003302 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032f6:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <HAL_Delay+0x44>)
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	4413      	add	r3, r2
 8003300:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003302:	bf00      	nop
 8003304:	f7ff ffde 	bl	80032c4 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	429a      	cmp	r2, r3
 8003312:	d8f7      	bhi.n	8003304 <HAL_Delay+0x28>
  {
  }
}
 8003314:	bf00      	nop
 8003316:	bf00      	nop
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000008 	.word	0x20000008

08003324 <__NVIC_SetPriorityGrouping>:
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003334:	4b0c      	ldr	r3, [pc, #48]	; (8003368 <__NVIC_SetPriorityGrouping+0x44>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003340:	4013      	ands	r3, r2
 8003342:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800334c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003350:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003356:	4a04      	ldr	r2, [pc, #16]	; (8003368 <__NVIC_SetPriorityGrouping+0x44>)
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	60d3      	str	r3, [r2, #12]
}
 800335c:	bf00      	nop
 800335e:	3714      	adds	r7, #20
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	e000ed00 	.word	0xe000ed00

0800336c <__NVIC_GetPriorityGrouping>:
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003370:	4b04      	ldr	r3, [pc, #16]	; (8003384 <__NVIC_GetPriorityGrouping+0x18>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	0a1b      	lsrs	r3, r3, #8
 8003376:	f003 0307 	and.w	r3, r3, #7
}
 800337a:	4618      	mov	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr
 8003384:	e000ed00 	.word	0xe000ed00

08003388 <__NVIC_EnableIRQ>:
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	4603      	mov	r3, r0
 8003390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003396:	2b00      	cmp	r3, #0
 8003398:	db0b      	blt.n	80033b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	f003 021f 	and.w	r2, r3, #31
 80033a0:	4907      	ldr	r1, [pc, #28]	; (80033c0 <__NVIC_EnableIRQ+0x38>)
 80033a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	2001      	movs	r0, #1
 80033aa:	fa00 f202 	lsl.w	r2, r0, r2
 80033ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80033b2:	bf00      	nop
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	e000e100 	.word	0xe000e100

080033c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	6039      	str	r1, [r7, #0]
 80033ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	db0a      	blt.n	80033ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	b2da      	uxtb	r2, r3
 80033dc:	490c      	ldr	r1, [pc, #48]	; (8003410 <__NVIC_SetPriority+0x4c>)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	0112      	lsls	r2, r2, #4
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	440b      	add	r3, r1
 80033e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033ec:	e00a      	b.n	8003404 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	4908      	ldr	r1, [pc, #32]	; (8003414 <__NVIC_SetPriority+0x50>)
 80033f4:	79fb      	ldrb	r3, [r7, #7]
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	3b04      	subs	r3, #4
 80033fc:	0112      	lsls	r2, r2, #4
 80033fe:	b2d2      	uxtb	r2, r2
 8003400:	440b      	add	r3, r1
 8003402:	761a      	strb	r2, [r3, #24]
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	e000e100 	.word	0xe000e100
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003418:	b480      	push	{r7}
 800341a:	b089      	sub	sp, #36	; 0x24
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f1c3 0307 	rsb	r3, r3, #7
 8003432:	2b04      	cmp	r3, #4
 8003434:	bf28      	it	cs
 8003436:	2304      	movcs	r3, #4
 8003438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	3304      	adds	r3, #4
 800343e:	2b06      	cmp	r3, #6
 8003440:	d902      	bls.n	8003448 <NVIC_EncodePriority+0x30>
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	3b03      	subs	r3, #3
 8003446:	e000      	b.n	800344a <NVIC_EncodePriority+0x32>
 8003448:	2300      	movs	r3, #0
 800344a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800344c:	f04f 32ff 	mov.w	r2, #4294967295
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	43da      	mvns	r2, r3
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	401a      	ands	r2, r3
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003460:	f04f 31ff 	mov.w	r1, #4294967295
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	fa01 f303 	lsl.w	r3, r1, r3
 800346a:	43d9      	mvns	r1, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003470:	4313      	orrs	r3, r2
         );
}
 8003472:	4618      	mov	r0, r3
 8003474:	3724      	adds	r7, #36	; 0x24
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
	...

08003480 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003484:	f3bf 8f4f 	dsb	sy
}
 8003488:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800348a:	4b06      	ldr	r3, [pc, #24]	; (80034a4 <__NVIC_SystemReset+0x24>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003492:	4904      	ldr	r1, [pc, #16]	; (80034a4 <__NVIC_SystemReset+0x24>)
 8003494:	4b04      	ldr	r3, [pc, #16]	; (80034a8 <__NVIC_SystemReset+0x28>)
 8003496:	4313      	orrs	r3, r2
 8003498:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800349a:	f3bf 8f4f 	dsb	sy
}
 800349e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80034a0:	bf00      	nop
 80034a2:	e7fd      	b.n	80034a0 <__NVIC_SystemReset+0x20>
 80034a4:	e000ed00 	.word	0xe000ed00
 80034a8:	05fa0004 	.word	0x05fa0004

080034ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3b01      	subs	r3, #1
 80034b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034bc:	d301      	bcc.n	80034c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034be:	2301      	movs	r3, #1
 80034c0:	e00f      	b.n	80034e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034c2:	4a0a      	ldr	r2, [pc, #40]	; (80034ec <SysTick_Config+0x40>)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3b01      	subs	r3, #1
 80034c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ca:	210f      	movs	r1, #15
 80034cc:	f04f 30ff 	mov.w	r0, #4294967295
 80034d0:	f7ff ff78 	bl	80033c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034d4:	4b05      	ldr	r3, [pc, #20]	; (80034ec <SysTick_Config+0x40>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034da:	4b04      	ldr	r3, [pc, #16]	; (80034ec <SysTick_Config+0x40>)
 80034dc:	2207      	movs	r2, #7
 80034de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	e000e010 	.word	0xe000e010

080034f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f7ff ff13 	bl	8003324 <__NVIC_SetPriorityGrouping>
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003506:	b580      	push	{r7, lr}
 8003508:	b086      	sub	sp, #24
 800350a:	af00      	add	r7, sp, #0
 800350c:	4603      	mov	r3, r0
 800350e:	60b9      	str	r1, [r7, #8]
 8003510:	607a      	str	r2, [r7, #4]
 8003512:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003514:	2300      	movs	r3, #0
 8003516:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003518:	f7ff ff28 	bl	800336c <__NVIC_GetPriorityGrouping>
 800351c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	68b9      	ldr	r1, [r7, #8]
 8003522:	6978      	ldr	r0, [r7, #20]
 8003524:	f7ff ff78 	bl	8003418 <NVIC_EncodePriority>
 8003528:	4602      	mov	r2, r0
 800352a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800352e:	4611      	mov	r1, r2
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff ff47 	bl	80033c4 <__NVIC_SetPriority>
}
 8003536:	bf00      	nop
 8003538:	3718      	adds	r7, #24
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	b082      	sub	sp, #8
 8003542:	af00      	add	r7, sp, #0
 8003544:	4603      	mov	r3, r0
 8003546:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800354c:	4618      	mov	r0, r3
 800354e:	f7ff ff1b 	bl	8003388 <__NVIC_EnableIRQ>
}
 8003552:	bf00      	nop
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800355e:	f7ff ff8f 	bl	8003480 <__NVIC_SystemReset>

08003562 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b082      	sub	sp, #8
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7ff ff9e 	bl	80034ac <SysTick_Config>
 8003570:	4603      	mov	r3, r0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003588:	f7ff fe9c 	bl	80032c4 <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d101      	bne.n	8003598 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e099      	b.n	80036cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2202      	movs	r2, #2
 800359c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 0201 	bic.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035b8:	e00f      	b.n	80035da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035ba:	f7ff fe83 	bl	80032c4 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b05      	cmp	r3, #5
 80035c6:	d908      	bls.n	80035da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2220      	movs	r2, #32
 80035cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2203      	movs	r2, #3
 80035d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e078      	b.n	80036cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1e8      	bne.n	80035ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	4b38      	ldr	r3, [pc, #224]	; (80036d4 <HAL_DMA_Init+0x158>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003606:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003612:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800361e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	4313      	orrs	r3, r2
 800362a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003630:	2b04      	cmp	r3, #4
 8003632:	d107      	bne.n	8003644 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363c:	4313      	orrs	r3, r2
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	4313      	orrs	r3, r2
 8003642:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f023 0307 	bic.w	r3, r3, #7
 800365a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	4313      	orrs	r3, r2
 8003664:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	2b04      	cmp	r3, #4
 800366c:	d117      	bne.n	800369e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	4313      	orrs	r3, r2
 8003676:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00e      	beq.n	800369e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f000 fb01 	bl	8003c88 <DMA_CheckFifoParam>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d008      	beq.n	800369e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2240      	movs	r2, #64	; 0x40
 8003690:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800369a:	2301      	movs	r3, #1
 800369c:	e016      	b.n	80036cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 fab8 	bl	8003c1c <DMA_CalcBaseAndBitshift>
 80036ac:	4603      	mov	r3, r0
 80036ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b4:	223f      	movs	r2, #63	; 0x3f
 80036b6:	409a      	lsls	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3718      	adds	r7, #24
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	f010803f 	.word	0xf010803f

080036d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036e6:	2300      	movs	r3, #0
 80036e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d101      	bne.n	80036fe <HAL_DMA_Start_IT+0x26>
 80036fa:	2302      	movs	r3, #2
 80036fc:	e040      	b.n	8003780 <HAL_DMA_Start_IT+0xa8>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b01      	cmp	r3, #1
 8003710:	d12f      	bne.n	8003772 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2202      	movs	r2, #2
 8003716:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	68b9      	ldr	r1, [r7, #8]
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 fa4a 	bl	8003bc0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003730:	223f      	movs	r2, #63	; 0x3f
 8003732:	409a      	lsls	r2, r3
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f042 0216 	orr.w	r2, r2, #22
 8003746:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374c:	2b00      	cmp	r3, #0
 800374e:	d007      	beq.n	8003760 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 0208 	orr.w	r2, r2, #8
 800375e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	e005      	b.n	800377e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800377a:	2302      	movs	r3, #2
 800377c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800377e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003780:	4618      	mov	r0, r3
 8003782:	3718      	adds	r7, #24
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003794:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003796:	f7ff fd95 	bl	80032c4 <HAL_GetTick>
 800379a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d008      	beq.n	80037ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2280      	movs	r2, #128	; 0x80
 80037ac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e052      	b.n	8003860 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 0216 	bic.w	r2, r2, #22
 80037c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	695a      	ldr	r2, [r3, #20]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d103      	bne.n	80037ea <HAL_DMA_Abort+0x62>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d007      	beq.n	80037fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 0208 	bic.w	r2, r2, #8
 80037f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 0201 	bic.w	r2, r2, #1
 8003808:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800380a:	e013      	b.n	8003834 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800380c:	f7ff fd5a 	bl	80032c4 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b05      	cmp	r3, #5
 8003818:	d90c      	bls.n	8003834 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2220      	movs	r2, #32
 800381e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2203      	movs	r2, #3
 8003824:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e015      	b.n	8003860 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1e4      	bne.n	800380c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003846:	223f      	movs	r2, #63	; 0x3f
 8003848:	409a      	lsls	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d004      	beq.n	8003886 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2280      	movs	r2, #128	; 0x80
 8003880:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e00c      	b.n	80038a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2205      	movs	r2, #5
 800388a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 0201 	bic.w	r2, r2, #1
 800389c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038b8:	4b8e      	ldr	r3, [pc, #568]	; (8003af4 <HAL_DMA_IRQHandler+0x248>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a8e      	ldr	r2, [pc, #568]	; (8003af8 <HAL_DMA_IRQHandler+0x24c>)
 80038be:	fba2 2303 	umull	r2, r3, r2, r3
 80038c2:	0a9b      	lsrs	r3, r3, #10
 80038c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d6:	2208      	movs	r2, #8
 80038d8:	409a      	lsls	r2, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4013      	ands	r3, r2
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d01a      	beq.n	8003918 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0304 	and.w	r3, r3, #4
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d013      	beq.n	8003918 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 0204 	bic.w	r2, r2, #4
 80038fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003904:	2208      	movs	r2, #8
 8003906:	409a      	lsls	r2, r3
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003910:	f043 0201 	orr.w	r2, r3, #1
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800391c:	2201      	movs	r2, #1
 800391e:	409a      	lsls	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4013      	ands	r3, r2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d012      	beq.n	800394e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00b      	beq.n	800394e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800393a:	2201      	movs	r2, #1
 800393c:	409a      	lsls	r2, r3
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003946:	f043 0202 	orr.w	r2, r3, #2
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003952:	2204      	movs	r2, #4
 8003954:	409a      	lsls	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	4013      	ands	r3, r2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d012      	beq.n	8003984 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00b      	beq.n	8003984 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003970:	2204      	movs	r2, #4
 8003972:	409a      	lsls	r2, r3
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800397c:	f043 0204 	orr.w	r2, r3, #4
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003988:	2210      	movs	r2, #16
 800398a:	409a      	lsls	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d043      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0308 	and.w	r3, r3, #8
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d03c      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a6:	2210      	movs	r2, #16
 80039a8:	409a      	lsls	r2, r3
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d018      	beq.n	80039ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d108      	bne.n	80039dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d024      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	4798      	blx	r3
 80039da:	e01f      	b.n	8003a1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d01b      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	4798      	blx	r3
 80039ec:	e016      	b.n	8003a1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d107      	bne.n	8003a0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0208 	bic.w	r2, r2, #8
 8003a0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d003      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a20:	2220      	movs	r2, #32
 8003a22:	409a      	lsls	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4013      	ands	r3, r2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 808f 	beq.w	8003b4c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 8087 	beq.w	8003b4c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a42:	2220      	movs	r2, #32
 8003a44:	409a      	lsls	r2, r3
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b05      	cmp	r3, #5
 8003a54:	d136      	bne.n	8003ac4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0216 	bic.w	r2, r2, #22
 8003a64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	695a      	ldr	r2, [r3, #20]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d103      	bne.n	8003a86 <HAL_DMA_IRQHandler+0x1da>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d007      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 0208 	bic.w	r2, r2, #8
 8003a94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a9a:	223f      	movs	r2, #63	; 0x3f
 8003a9c:	409a      	lsls	r2, r3
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d07e      	beq.n	8003bb8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	4798      	blx	r3
        }
        return;
 8003ac2:	e079      	b.n	8003bb8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01d      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10d      	bne.n	8003afc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d031      	beq.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	4798      	blx	r3
 8003af0:	e02c      	b.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
 8003af2:	bf00      	nop
 8003af4:	20000000 	.word	0x20000000
 8003af8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d023      	beq.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4798      	blx	r3
 8003b0c:	e01e      	b.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10f      	bne.n	8003b3c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0210 	bic.w	r2, r2, #16
 8003b2a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d003      	beq.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d032      	beq.n	8003bba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d022      	beq.n	8003ba6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2205      	movs	r2, #5
 8003b64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f022 0201 	bic.w	r2, r2, #1
 8003b76:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	60bb      	str	r3, [r7, #8]
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d307      	bcc.n	8003b94 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1f2      	bne.n	8003b78 <HAL_DMA_IRQHandler+0x2cc>
 8003b92:	e000      	b.n	8003b96 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b94:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d005      	beq.n	8003bba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	4798      	blx	r3
 8003bb6:	e000      	b.n	8003bba <HAL_DMA_IRQHandler+0x30e>
        return;
 8003bb8:	bf00      	nop
    }
  }
}
 8003bba:	3718      	adds	r7, #24
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
 8003bcc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bdc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	2b40      	cmp	r3, #64	; 0x40
 8003bec:	d108      	bne.n	8003c00 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003bfe:	e007      	b.n	8003c10 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	60da      	str	r2, [r3, #12]
}
 8003c10:	bf00      	nop
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	3b10      	subs	r3, #16
 8003c2c:	4a14      	ldr	r2, [pc, #80]	; (8003c80 <DMA_CalcBaseAndBitshift+0x64>)
 8003c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c32:	091b      	lsrs	r3, r3, #4
 8003c34:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c36:	4a13      	ldr	r2, [pc, #76]	; (8003c84 <DMA_CalcBaseAndBitshift+0x68>)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2b03      	cmp	r3, #3
 8003c48:	d909      	bls.n	8003c5e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c52:	f023 0303 	bic.w	r3, r3, #3
 8003c56:	1d1a      	adds	r2, r3, #4
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	659a      	str	r2, [r3, #88]	; 0x58
 8003c5c:	e007      	b.n	8003c6e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c66:	f023 0303 	bic.w	r3, r3, #3
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	aaaaaaab 	.word	0xaaaaaaab
 8003c84:	0800b370 	.word	0x0800b370

08003c88 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c90:	2300      	movs	r3, #0
 8003c92:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c98:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d11f      	bne.n	8003ce2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2b03      	cmp	r3, #3
 8003ca6:	d856      	bhi.n	8003d56 <DMA_CheckFifoParam+0xce>
 8003ca8:	a201      	add	r2, pc, #4	; (adr r2, 8003cb0 <DMA_CheckFifoParam+0x28>)
 8003caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cae:	bf00      	nop
 8003cb0:	08003cc1 	.word	0x08003cc1
 8003cb4:	08003cd3 	.word	0x08003cd3
 8003cb8:	08003cc1 	.word	0x08003cc1
 8003cbc:	08003d57 	.word	0x08003d57
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d046      	beq.n	8003d5a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cd0:	e043      	b.n	8003d5a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cda:	d140      	bne.n	8003d5e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ce0:	e03d      	b.n	8003d5e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cea:	d121      	bne.n	8003d30 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	2b03      	cmp	r3, #3
 8003cf0:	d837      	bhi.n	8003d62 <DMA_CheckFifoParam+0xda>
 8003cf2:	a201      	add	r2, pc, #4	; (adr r2, 8003cf8 <DMA_CheckFifoParam+0x70>)
 8003cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf8:	08003d09 	.word	0x08003d09
 8003cfc:	08003d0f 	.word	0x08003d0f
 8003d00:	08003d09 	.word	0x08003d09
 8003d04:	08003d21 	.word	0x08003d21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d0c:	e030      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d025      	beq.n	8003d66 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d1e:	e022      	b.n	8003d66 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d24:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d28:	d11f      	bne.n	8003d6a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d2e:	e01c      	b.n	8003d6a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d903      	bls.n	8003d3e <DMA_CheckFifoParam+0xb6>
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b03      	cmp	r3, #3
 8003d3a:	d003      	beq.n	8003d44 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d3c:	e018      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	73fb      	strb	r3, [r7, #15]
      break;
 8003d42:	e015      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00e      	beq.n	8003d6e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	73fb      	strb	r3, [r7, #15]
      break;
 8003d54:	e00b      	b.n	8003d6e <DMA_CheckFifoParam+0xe6>
      break;
 8003d56:	bf00      	nop
 8003d58:	e00a      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d5a:	bf00      	nop
 8003d5c:	e008      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d5e:	bf00      	nop
 8003d60:	e006      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d62:	bf00      	nop
 8003d64:	e004      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d66:	bf00      	nop
 8003d68:	e002      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;   
 8003d6a:	bf00      	nop
 8003d6c:	e000      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d6e:	bf00      	nop
    }
  } 
  
  return status; 
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3714      	adds	r7, #20
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop

08003d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b089      	sub	sp, #36	; 0x24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d92:	2300      	movs	r3, #0
 8003d94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d96:	2300      	movs	r3, #0
 8003d98:	61fb      	str	r3, [r7, #28]
 8003d9a:	e159      	b.n	8004050 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	4013      	ands	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	f040 8148 	bne.w	800404a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f003 0303 	and.w	r3, r3, #3
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d005      	beq.n	8003dd2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d130      	bne.n	8003e34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	2203      	movs	r2, #3
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	43db      	mvns	r3, r3
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	4013      	ands	r3, r2
 8003de8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	68da      	ldr	r2, [r3, #12]
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	005b      	lsls	r3, r3, #1
 8003df2:	fa02 f303 	lsl.w	r3, r2, r3
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e08:	2201      	movs	r2, #1
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	43db      	mvns	r3, r3
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	4013      	ands	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	091b      	lsrs	r3, r3, #4
 8003e1e:	f003 0201 	and.w	r2, r3, #1
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	fa02 f303 	lsl.w	r3, r2, r3
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	69ba      	ldr	r2, [r7, #24]
 8003e32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f003 0303 	and.w	r3, r3, #3
 8003e3c:	2b03      	cmp	r3, #3
 8003e3e:	d017      	beq.n	8003e70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	2203      	movs	r2, #3
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	43db      	mvns	r3, r3
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	4013      	ands	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	689a      	ldr	r2, [r3, #8]
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	fa02 f303 	lsl.w	r3, r2, r3
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f003 0303 	and.w	r3, r3, #3
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d123      	bne.n	8003ec4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	08da      	lsrs	r2, r3, #3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3208      	adds	r2, #8
 8003e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	f003 0307 	and.w	r3, r3, #7
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	220f      	movs	r2, #15
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	43db      	mvns	r3, r3
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	691a      	ldr	r2, [r3, #16]
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	69ba      	ldr	r2, [r7, #24]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	08da      	lsrs	r2, r3, #3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	3208      	adds	r2, #8
 8003ebe:	69b9      	ldr	r1, [r7, #24]
 8003ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	2203      	movs	r2, #3
 8003ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed4:	43db      	mvns	r3, r3
 8003ed6:	69ba      	ldr	r2, [r7, #24]
 8003ed8:	4013      	ands	r3, r2
 8003eda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f003 0203 	and.w	r2, r3, #3
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 80a2 	beq.w	800404a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f06:	2300      	movs	r3, #0
 8003f08:	60fb      	str	r3, [r7, #12]
 8003f0a:	4b57      	ldr	r3, [pc, #348]	; (8004068 <HAL_GPIO_Init+0x2e8>)
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0e:	4a56      	ldr	r2, [pc, #344]	; (8004068 <HAL_GPIO_Init+0x2e8>)
 8003f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f14:	6453      	str	r3, [r2, #68]	; 0x44
 8003f16:	4b54      	ldr	r3, [pc, #336]	; (8004068 <HAL_GPIO_Init+0x2e8>)
 8003f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f1e:	60fb      	str	r3, [r7, #12]
 8003f20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f22:	4a52      	ldr	r2, [pc, #328]	; (800406c <HAL_GPIO_Init+0x2ec>)
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	089b      	lsrs	r3, r3, #2
 8003f28:	3302      	adds	r3, #2
 8003f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	220f      	movs	r2, #15
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	43db      	mvns	r3, r3
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	4013      	ands	r3, r2
 8003f44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a49      	ldr	r2, [pc, #292]	; (8004070 <HAL_GPIO_Init+0x2f0>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d019      	beq.n	8003f82 <HAL_GPIO_Init+0x202>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a48      	ldr	r2, [pc, #288]	; (8004074 <HAL_GPIO_Init+0x2f4>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d013      	beq.n	8003f7e <HAL_GPIO_Init+0x1fe>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a47      	ldr	r2, [pc, #284]	; (8004078 <HAL_GPIO_Init+0x2f8>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d00d      	beq.n	8003f7a <HAL_GPIO_Init+0x1fa>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a46      	ldr	r2, [pc, #280]	; (800407c <HAL_GPIO_Init+0x2fc>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d007      	beq.n	8003f76 <HAL_GPIO_Init+0x1f6>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a45      	ldr	r2, [pc, #276]	; (8004080 <HAL_GPIO_Init+0x300>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d101      	bne.n	8003f72 <HAL_GPIO_Init+0x1f2>
 8003f6e:	2304      	movs	r3, #4
 8003f70:	e008      	b.n	8003f84 <HAL_GPIO_Init+0x204>
 8003f72:	2307      	movs	r3, #7
 8003f74:	e006      	b.n	8003f84 <HAL_GPIO_Init+0x204>
 8003f76:	2303      	movs	r3, #3
 8003f78:	e004      	b.n	8003f84 <HAL_GPIO_Init+0x204>
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	e002      	b.n	8003f84 <HAL_GPIO_Init+0x204>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e000      	b.n	8003f84 <HAL_GPIO_Init+0x204>
 8003f82:	2300      	movs	r3, #0
 8003f84:	69fa      	ldr	r2, [r7, #28]
 8003f86:	f002 0203 	and.w	r2, r2, #3
 8003f8a:	0092      	lsls	r2, r2, #2
 8003f8c:	4093      	lsls	r3, r2
 8003f8e:	69ba      	ldr	r2, [r7, #24]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f94:	4935      	ldr	r1, [pc, #212]	; (800406c <HAL_GPIO_Init+0x2ec>)
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	089b      	lsrs	r3, r3, #2
 8003f9a:	3302      	adds	r3, #2
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fa2:	4b38      	ldr	r3, [pc, #224]	; (8004084 <HAL_GPIO_Init+0x304>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	43db      	mvns	r3, r3
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fc6:	4a2f      	ldr	r2, [pc, #188]	; (8004084 <HAL_GPIO_Init+0x304>)
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fcc:	4b2d      	ldr	r3, [pc, #180]	; (8004084 <HAL_GPIO_Init+0x304>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	43db      	mvns	r3, r3
 8003fd6:	69ba      	ldr	r2, [r7, #24]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d003      	beq.n	8003ff0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003fe8:	69ba      	ldr	r2, [r7, #24]
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ff0:	4a24      	ldr	r2, [pc, #144]	; (8004084 <HAL_GPIO_Init+0x304>)
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ff6:	4b23      	ldr	r3, [pc, #140]	; (8004084 <HAL_GPIO_Init+0x304>)
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	43db      	mvns	r3, r3
 8004000:	69ba      	ldr	r2, [r7, #24]
 8004002:	4013      	ands	r3, r2
 8004004:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004012:	69ba      	ldr	r2, [r7, #24]
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	4313      	orrs	r3, r2
 8004018:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800401a:	4a1a      	ldr	r2, [pc, #104]	; (8004084 <HAL_GPIO_Init+0x304>)
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004020:	4b18      	ldr	r3, [pc, #96]	; (8004084 <HAL_GPIO_Init+0x304>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	43db      	mvns	r3, r3
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	4013      	ands	r3, r2
 800402e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	4313      	orrs	r3, r2
 8004042:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004044:	4a0f      	ldr	r2, [pc, #60]	; (8004084 <HAL_GPIO_Init+0x304>)
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	3301      	adds	r3, #1
 800404e:	61fb      	str	r3, [r7, #28]
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	2b0f      	cmp	r3, #15
 8004054:	f67f aea2 	bls.w	8003d9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004058:	bf00      	nop
 800405a:	bf00      	nop
 800405c:	3724      	adds	r7, #36	; 0x24
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	40023800 	.word	0x40023800
 800406c:	40013800 	.word	0x40013800
 8004070:	40020000 	.word	0x40020000
 8004074:	40020400 	.word	0x40020400
 8004078:	40020800 	.word	0x40020800
 800407c:	40020c00 	.word	0x40020c00
 8004080:	40021000 	.word	0x40021000
 8004084:	40013c00 	.word	0x40013c00

08004088 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	460b      	mov	r3, r1
 8004092:	807b      	strh	r3, [r7, #2]
 8004094:	4613      	mov	r3, r2
 8004096:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004098:	787b      	ldrb	r3, [r7, #1]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d003      	beq.n	80040a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800409e:	887a      	ldrh	r2, [r7, #2]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040a4:	e003      	b.n	80040ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040a6:	887b      	ldrh	r3, [r7, #2]
 80040a8:	041a      	lsls	r2, r3, #16
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	619a      	str	r2, [r3, #24]
}
 80040ae:	bf00      	nop
 80040b0:	370c      	adds	r7, #12
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr

080040ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040ba:	b480      	push	{r7}
 80040bc:	b085      	sub	sp, #20
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
 80040c2:	460b      	mov	r3, r1
 80040c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80040cc:	887a      	ldrh	r2, [r7, #2]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	4013      	ands	r3, r2
 80040d2:	041a      	lsls	r2, r3, #16
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	43d9      	mvns	r1, r3
 80040d8:	887b      	ldrh	r3, [r7, #2]
 80040da:	400b      	ands	r3, r1
 80040dc:	431a      	orrs	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	619a      	str	r2, [r3, #24]
}
 80040e2:	bf00      	nop
 80040e4:	3714      	adds	r7, #20
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
	...

080040f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e267      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d075      	beq.n	80041fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800410e:	4b88      	ldr	r3, [pc, #544]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 030c 	and.w	r3, r3, #12
 8004116:	2b04      	cmp	r3, #4
 8004118:	d00c      	beq.n	8004134 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800411a:	4b85      	ldr	r3, [pc, #532]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004122:	2b08      	cmp	r3, #8
 8004124:	d112      	bne.n	800414c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004126:	4b82      	ldr	r3, [pc, #520]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800412e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004132:	d10b      	bne.n	800414c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004134:	4b7e      	ldr	r3, [pc, #504]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d05b      	beq.n	80041f8 <HAL_RCC_OscConfig+0x108>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d157      	bne.n	80041f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e242      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004154:	d106      	bne.n	8004164 <HAL_RCC_OscConfig+0x74>
 8004156:	4b76      	ldr	r3, [pc, #472]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a75      	ldr	r2, [pc, #468]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 800415c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004160:	6013      	str	r3, [r2, #0]
 8004162:	e01d      	b.n	80041a0 <HAL_RCC_OscConfig+0xb0>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800416c:	d10c      	bne.n	8004188 <HAL_RCC_OscConfig+0x98>
 800416e:	4b70      	ldr	r3, [pc, #448]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a6f      	ldr	r2, [pc, #444]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004178:	6013      	str	r3, [r2, #0]
 800417a:	4b6d      	ldr	r3, [pc, #436]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a6c      	ldr	r2, [pc, #432]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004184:	6013      	str	r3, [r2, #0]
 8004186:	e00b      	b.n	80041a0 <HAL_RCC_OscConfig+0xb0>
 8004188:	4b69      	ldr	r3, [pc, #420]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a68      	ldr	r2, [pc, #416]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 800418e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004192:	6013      	str	r3, [r2, #0]
 8004194:	4b66      	ldr	r3, [pc, #408]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a65      	ldr	r2, [pc, #404]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 800419a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800419e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d013      	beq.n	80041d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a8:	f7ff f88c 	bl	80032c4 <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ae:	e008      	b.n	80041c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041b0:	f7ff f888 	bl	80032c4 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b64      	cmp	r3, #100	; 0x64
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e207      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c2:	4b5b      	ldr	r3, [pc, #364]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d0f0      	beq.n	80041b0 <HAL_RCC_OscConfig+0xc0>
 80041ce:	e014      	b.n	80041fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d0:	f7ff f878 	bl	80032c4 <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041d8:	f7ff f874 	bl	80032c4 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b64      	cmp	r3, #100	; 0x64
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e1f3      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ea:	4b51      	ldr	r3, [pc, #324]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1f0      	bne.n	80041d8 <HAL_RCC_OscConfig+0xe8>
 80041f6:	e000      	b.n	80041fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d063      	beq.n	80042ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004206:	4b4a      	ldr	r3, [pc, #296]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f003 030c 	and.w	r3, r3, #12
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00b      	beq.n	800422a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004212:	4b47      	ldr	r3, [pc, #284]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800421a:	2b08      	cmp	r3, #8
 800421c:	d11c      	bne.n	8004258 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800421e:	4b44      	ldr	r3, [pc, #272]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d116      	bne.n	8004258 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800422a:	4b41      	ldr	r3, [pc, #260]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d005      	beq.n	8004242 <HAL_RCC_OscConfig+0x152>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d001      	beq.n	8004242 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e1c7      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004242:	4b3b      	ldr	r3, [pc, #236]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	4937      	ldr	r1, [pc, #220]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004252:	4313      	orrs	r3, r2
 8004254:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004256:	e03a      	b.n	80042ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d020      	beq.n	80042a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004260:	4b34      	ldr	r3, [pc, #208]	; (8004334 <HAL_RCC_OscConfig+0x244>)
 8004262:	2201      	movs	r2, #1
 8004264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004266:	f7ff f82d 	bl	80032c4 <HAL_GetTick>
 800426a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800426c:	e008      	b.n	8004280 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800426e:	f7ff f829 	bl	80032c4 <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	2b02      	cmp	r3, #2
 800427a:	d901      	bls.n	8004280 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e1a8      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004280:	4b2b      	ldr	r3, [pc, #172]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d0f0      	beq.n	800426e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800428c:	4b28      	ldr	r3, [pc, #160]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	4925      	ldr	r1, [pc, #148]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 800429c:	4313      	orrs	r3, r2
 800429e:	600b      	str	r3, [r1, #0]
 80042a0:	e015      	b.n	80042ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042a2:	4b24      	ldr	r3, [pc, #144]	; (8004334 <HAL_RCC_OscConfig+0x244>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a8:	f7ff f80c 	bl	80032c4 <HAL_GetTick>
 80042ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042b0:	f7ff f808 	bl	80032c4 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e187      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042c2:	4b1b      	ldr	r3, [pc, #108]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1f0      	bne.n	80042b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0308 	and.w	r3, r3, #8
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d036      	beq.n	8004348 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d016      	beq.n	8004310 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042e2:	4b15      	ldr	r3, [pc, #84]	; (8004338 <HAL_RCC_OscConfig+0x248>)
 80042e4:	2201      	movs	r2, #1
 80042e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042e8:	f7fe ffec 	bl	80032c4 <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042f0:	f7fe ffe8 	bl	80032c4 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e167      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004302:	4b0b      	ldr	r3, [pc, #44]	; (8004330 <HAL_RCC_OscConfig+0x240>)
 8004304:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d0f0      	beq.n	80042f0 <HAL_RCC_OscConfig+0x200>
 800430e:	e01b      	b.n	8004348 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004310:	4b09      	ldr	r3, [pc, #36]	; (8004338 <HAL_RCC_OscConfig+0x248>)
 8004312:	2200      	movs	r2, #0
 8004314:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004316:	f7fe ffd5 	bl	80032c4 <HAL_GetTick>
 800431a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800431c:	e00e      	b.n	800433c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800431e:	f7fe ffd1 	bl	80032c4 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d907      	bls.n	800433c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e150      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
 8004330:	40023800 	.word	0x40023800
 8004334:	42470000 	.word	0x42470000
 8004338:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800433c:	4b88      	ldr	r3, [pc, #544]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 800433e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1ea      	bne.n	800431e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0304 	and.w	r3, r3, #4
 8004350:	2b00      	cmp	r3, #0
 8004352:	f000 8097 	beq.w	8004484 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004356:	2300      	movs	r3, #0
 8004358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800435a:	4b81      	ldr	r3, [pc, #516]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10f      	bne.n	8004386 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004366:	2300      	movs	r3, #0
 8004368:	60bb      	str	r3, [r7, #8]
 800436a:	4b7d      	ldr	r3, [pc, #500]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	4a7c      	ldr	r2, [pc, #496]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 8004370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004374:	6413      	str	r3, [r2, #64]	; 0x40
 8004376:	4b7a      	ldr	r3, [pc, #488]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800437e:	60bb      	str	r3, [r7, #8]
 8004380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004382:	2301      	movs	r3, #1
 8004384:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004386:	4b77      	ldr	r3, [pc, #476]	; (8004564 <HAL_RCC_OscConfig+0x474>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438e:	2b00      	cmp	r3, #0
 8004390:	d118      	bne.n	80043c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004392:	4b74      	ldr	r3, [pc, #464]	; (8004564 <HAL_RCC_OscConfig+0x474>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a73      	ldr	r2, [pc, #460]	; (8004564 <HAL_RCC_OscConfig+0x474>)
 8004398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800439c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800439e:	f7fe ff91 	bl	80032c4 <HAL_GetTick>
 80043a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a4:	e008      	b.n	80043b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043a6:	f7fe ff8d 	bl	80032c4 <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d901      	bls.n	80043b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e10c      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b8:	4b6a      	ldr	r3, [pc, #424]	; (8004564 <HAL_RCC_OscConfig+0x474>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0f0      	beq.n	80043a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d106      	bne.n	80043da <HAL_RCC_OscConfig+0x2ea>
 80043cc:	4b64      	ldr	r3, [pc, #400]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 80043ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043d0:	4a63      	ldr	r2, [pc, #396]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 80043d2:	f043 0301 	orr.w	r3, r3, #1
 80043d6:	6713      	str	r3, [r2, #112]	; 0x70
 80043d8:	e01c      	b.n	8004414 <HAL_RCC_OscConfig+0x324>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	2b05      	cmp	r3, #5
 80043e0:	d10c      	bne.n	80043fc <HAL_RCC_OscConfig+0x30c>
 80043e2:	4b5f      	ldr	r3, [pc, #380]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 80043e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e6:	4a5e      	ldr	r2, [pc, #376]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 80043e8:	f043 0304 	orr.w	r3, r3, #4
 80043ec:	6713      	str	r3, [r2, #112]	; 0x70
 80043ee:	4b5c      	ldr	r3, [pc, #368]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 80043f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f2:	4a5b      	ldr	r2, [pc, #364]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 80043f4:	f043 0301 	orr.w	r3, r3, #1
 80043f8:	6713      	str	r3, [r2, #112]	; 0x70
 80043fa:	e00b      	b.n	8004414 <HAL_RCC_OscConfig+0x324>
 80043fc:	4b58      	ldr	r3, [pc, #352]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 80043fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004400:	4a57      	ldr	r2, [pc, #348]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 8004402:	f023 0301 	bic.w	r3, r3, #1
 8004406:	6713      	str	r3, [r2, #112]	; 0x70
 8004408:	4b55      	ldr	r3, [pc, #340]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 800440a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800440c:	4a54      	ldr	r2, [pc, #336]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 800440e:	f023 0304 	bic.w	r3, r3, #4
 8004412:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d015      	beq.n	8004448 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800441c:	f7fe ff52 	bl	80032c4 <HAL_GetTick>
 8004420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004422:	e00a      	b.n	800443a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004424:	f7fe ff4e 	bl	80032c4 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004432:	4293      	cmp	r3, r2
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e0cb      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800443a:	4b49      	ldr	r3, [pc, #292]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 800443c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d0ee      	beq.n	8004424 <HAL_RCC_OscConfig+0x334>
 8004446:	e014      	b.n	8004472 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004448:	f7fe ff3c 	bl	80032c4 <HAL_GetTick>
 800444c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800444e:	e00a      	b.n	8004466 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004450:	f7fe ff38 	bl	80032c4 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	f241 3288 	movw	r2, #5000	; 0x1388
 800445e:	4293      	cmp	r3, r2
 8004460:	d901      	bls.n	8004466 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e0b5      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004466:	4b3e      	ldr	r3, [pc, #248]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 8004468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800446a:	f003 0302 	and.w	r3, r3, #2
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1ee      	bne.n	8004450 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004472:	7dfb      	ldrb	r3, [r7, #23]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d105      	bne.n	8004484 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004478:	4b39      	ldr	r3, [pc, #228]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 800447a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447c:	4a38      	ldr	r2, [pc, #224]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 800447e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004482:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 80a1 	beq.w	80045d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800448e:	4b34      	ldr	r3, [pc, #208]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f003 030c 	and.w	r3, r3, #12
 8004496:	2b08      	cmp	r3, #8
 8004498:	d05c      	beq.n	8004554 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d141      	bne.n	8004526 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044a2:	4b31      	ldr	r3, [pc, #196]	; (8004568 <HAL_RCC_OscConfig+0x478>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a8:	f7fe ff0c 	bl	80032c4 <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ae:	e008      	b.n	80044c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044b0:	f7fe ff08 	bl	80032c4 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e087      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044c2:	4b27      	ldr	r3, [pc, #156]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f0      	bne.n	80044b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	69da      	ldr	r2, [r3, #28]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	431a      	orrs	r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044dc:	019b      	lsls	r3, r3, #6
 80044de:	431a      	orrs	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e4:	085b      	lsrs	r3, r3, #1
 80044e6:	3b01      	subs	r3, #1
 80044e8:	041b      	lsls	r3, r3, #16
 80044ea:	431a      	orrs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f0:	061b      	lsls	r3, r3, #24
 80044f2:	491b      	ldr	r1, [pc, #108]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044f8:	4b1b      	ldr	r3, [pc, #108]	; (8004568 <HAL_RCC_OscConfig+0x478>)
 80044fa:	2201      	movs	r2, #1
 80044fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044fe:	f7fe fee1 	bl	80032c4 <HAL_GetTick>
 8004502:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004504:	e008      	b.n	8004518 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004506:	f7fe fedd 	bl	80032c4 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d901      	bls.n	8004518 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e05c      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004518:	4b11      	ldr	r3, [pc, #68]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0f0      	beq.n	8004506 <HAL_RCC_OscConfig+0x416>
 8004524:	e054      	b.n	80045d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004526:	4b10      	ldr	r3, [pc, #64]	; (8004568 <HAL_RCC_OscConfig+0x478>)
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800452c:	f7fe feca 	bl	80032c4 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004534:	f7fe fec6 	bl	80032c4 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e045      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004546:	4b06      	ldr	r3, [pc, #24]	; (8004560 <HAL_RCC_OscConfig+0x470>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0x444>
 8004552:	e03d      	b.n	80045d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	699b      	ldr	r3, [r3, #24]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d107      	bne.n	800456c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e038      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
 8004560:	40023800 	.word	0x40023800
 8004564:	40007000 	.word	0x40007000
 8004568:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800456c:	4b1b      	ldr	r3, [pc, #108]	; (80045dc <HAL_RCC_OscConfig+0x4ec>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d028      	beq.n	80045cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004584:	429a      	cmp	r2, r3
 8004586:	d121      	bne.n	80045cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004592:	429a      	cmp	r2, r3
 8004594:	d11a      	bne.n	80045cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800459c:	4013      	ands	r3, r2
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d111      	bne.n	80045cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b2:	085b      	lsrs	r3, r3, #1
 80045b4:	3b01      	subs	r3, #1
 80045b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d107      	bne.n	80045cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d001      	beq.n	80045d0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e000      	b.n	80045d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3718      	adds	r7, #24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	40023800 	.word	0x40023800

080045e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d101      	bne.n	80045f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e0cc      	b.n	800478e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045f4:	4b68      	ldr	r3, [pc, #416]	; (8004798 <HAL_RCC_ClockConfig+0x1b8>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d90c      	bls.n	800461c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004602:	4b65      	ldr	r3, [pc, #404]	; (8004798 <HAL_RCC_ClockConfig+0x1b8>)
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	b2d2      	uxtb	r2, r2
 8004608:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800460a:	4b63      	ldr	r3, [pc, #396]	; (8004798 <HAL_RCC_ClockConfig+0x1b8>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0307 	and.w	r3, r3, #7
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	429a      	cmp	r2, r3
 8004616:	d001      	beq.n	800461c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e0b8      	b.n	800478e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d020      	beq.n	800466a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0304 	and.w	r3, r3, #4
 8004630:	2b00      	cmp	r3, #0
 8004632:	d005      	beq.n	8004640 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004634:	4b59      	ldr	r3, [pc, #356]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	4a58      	ldr	r2, [pc, #352]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 800463a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800463e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0308 	and.w	r3, r3, #8
 8004648:	2b00      	cmp	r3, #0
 800464a:	d005      	beq.n	8004658 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800464c:	4b53      	ldr	r3, [pc, #332]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	4a52      	ldr	r2, [pc, #328]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 8004652:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004656:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004658:	4b50      	ldr	r3, [pc, #320]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	494d      	ldr	r1, [pc, #308]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	4313      	orrs	r3, r2
 8004668:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0301 	and.w	r3, r3, #1
 8004672:	2b00      	cmp	r3, #0
 8004674:	d044      	beq.n	8004700 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d107      	bne.n	800468e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800467e:	4b47      	ldr	r3, [pc, #284]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d119      	bne.n	80046be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e07f      	b.n	800478e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	2b02      	cmp	r3, #2
 8004694:	d003      	beq.n	800469e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800469a:	2b03      	cmp	r3, #3
 800469c:	d107      	bne.n	80046ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800469e:	4b3f      	ldr	r3, [pc, #252]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d109      	bne.n	80046be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e06f      	b.n	800478e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ae:	4b3b      	ldr	r3, [pc, #236]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0302 	and.w	r3, r3, #2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e067      	b.n	800478e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046be:	4b37      	ldr	r3, [pc, #220]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f023 0203 	bic.w	r2, r3, #3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	4934      	ldr	r1, [pc, #208]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046d0:	f7fe fdf8 	bl	80032c4 <HAL_GetTick>
 80046d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046d6:	e00a      	b.n	80046ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046d8:	f7fe fdf4 	bl	80032c4 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e04f      	b.n	800478e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ee:	4b2b      	ldr	r3, [pc, #172]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 020c 	and.w	r2, r3, #12
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d1eb      	bne.n	80046d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004700:	4b25      	ldr	r3, [pc, #148]	; (8004798 <HAL_RCC_ClockConfig+0x1b8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d20c      	bcs.n	8004728 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470e:	4b22      	ldr	r3, [pc, #136]	; (8004798 <HAL_RCC_ClockConfig+0x1b8>)
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004716:	4b20      	ldr	r3, [pc, #128]	; (8004798 <HAL_RCC_ClockConfig+0x1b8>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0307 	and.w	r3, r3, #7
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	429a      	cmp	r2, r3
 8004722:	d001      	beq.n	8004728 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e032      	b.n	800478e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b00      	cmp	r3, #0
 8004732:	d008      	beq.n	8004746 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004734:	4b19      	ldr	r3, [pc, #100]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	4916      	ldr	r1, [pc, #88]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	4313      	orrs	r3, r2
 8004744:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0308 	and.w	r3, r3, #8
 800474e:	2b00      	cmp	r3, #0
 8004750:	d009      	beq.n	8004766 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004752:	4b12      	ldr	r3, [pc, #72]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	00db      	lsls	r3, r3, #3
 8004760:	490e      	ldr	r1, [pc, #56]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 8004762:	4313      	orrs	r3, r2
 8004764:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004766:	f000 f821 	bl	80047ac <HAL_RCC_GetSysClockFreq>
 800476a:	4602      	mov	r2, r0
 800476c:	4b0b      	ldr	r3, [pc, #44]	; (800479c <HAL_RCC_ClockConfig+0x1bc>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	091b      	lsrs	r3, r3, #4
 8004772:	f003 030f 	and.w	r3, r3, #15
 8004776:	490a      	ldr	r1, [pc, #40]	; (80047a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004778:	5ccb      	ldrb	r3, [r1, r3]
 800477a:	fa22 f303 	lsr.w	r3, r2, r3
 800477e:	4a09      	ldr	r2, [pc, #36]	; (80047a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004782:	4b09      	ldr	r3, [pc, #36]	; (80047a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4618      	mov	r0, r3
 8004788:	f7fe fd58 	bl	800323c <HAL_InitTick>

  return HAL_OK;
 800478c:	2300      	movs	r3, #0
}
 800478e:	4618      	mov	r0, r3
 8004790:	3710      	adds	r7, #16
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	40023c00 	.word	0x40023c00
 800479c:	40023800 	.word	0x40023800
 80047a0:	0800b358 	.word	0x0800b358
 80047a4:	20000000 	.word	0x20000000
 80047a8:	20000004 	.word	0x20000004

080047ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047b0:	b090      	sub	sp, #64	; 0x40
 80047b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047b4:	2300      	movs	r3, #0
 80047b6:	637b      	str	r3, [r7, #52]	; 0x34
 80047b8:	2300      	movs	r3, #0
 80047ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047bc:	2300      	movs	r3, #0
 80047be:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047c4:	4b59      	ldr	r3, [pc, #356]	; (800492c <HAL_RCC_GetSysClockFreq+0x180>)
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f003 030c 	and.w	r3, r3, #12
 80047cc:	2b08      	cmp	r3, #8
 80047ce:	d00d      	beq.n	80047ec <HAL_RCC_GetSysClockFreq+0x40>
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	f200 80a1 	bhi.w	8004918 <HAL_RCC_GetSysClockFreq+0x16c>
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d002      	beq.n	80047e0 <HAL_RCC_GetSysClockFreq+0x34>
 80047da:	2b04      	cmp	r3, #4
 80047dc:	d003      	beq.n	80047e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80047de:	e09b      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047e0:	4b53      	ldr	r3, [pc, #332]	; (8004930 <HAL_RCC_GetSysClockFreq+0x184>)
 80047e2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80047e4:	e09b      	b.n	800491e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047e6:	4b53      	ldr	r3, [pc, #332]	; (8004934 <HAL_RCC_GetSysClockFreq+0x188>)
 80047e8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80047ea:	e098      	b.n	800491e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047ec:	4b4f      	ldr	r3, [pc, #316]	; (800492c <HAL_RCC_GetSysClockFreq+0x180>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047f4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047f6:	4b4d      	ldr	r3, [pc, #308]	; (800492c <HAL_RCC_GetSysClockFreq+0x180>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d028      	beq.n	8004854 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004802:	4b4a      	ldr	r3, [pc, #296]	; (800492c <HAL_RCC_GetSysClockFreq+0x180>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	099b      	lsrs	r3, r3, #6
 8004808:	2200      	movs	r2, #0
 800480a:	623b      	str	r3, [r7, #32]
 800480c:	627a      	str	r2, [r7, #36]	; 0x24
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004814:	2100      	movs	r1, #0
 8004816:	4b47      	ldr	r3, [pc, #284]	; (8004934 <HAL_RCC_GetSysClockFreq+0x188>)
 8004818:	fb03 f201 	mul.w	r2, r3, r1
 800481c:	2300      	movs	r3, #0
 800481e:	fb00 f303 	mul.w	r3, r0, r3
 8004822:	4413      	add	r3, r2
 8004824:	4a43      	ldr	r2, [pc, #268]	; (8004934 <HAL_RCC_GetSysClockFreq+0x188>)
 8004826:	fba0 1202 	umull	r1, r2, r0, r2
 800482a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800482c:	460a      	mov	r2, r1
 800482e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004830:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004832:	4413      	add	r3, r2
 8004834:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004838:	2200      	movs	r2, #0
 800483a:	61bb      	str	r3, [r7, #24]
 800483c:	61fa      	str	r2, [r7, #28]
 800483e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004842:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004846:	f7fc f9d7 	bl	8000bf8 <__aeabi_uldivmod>
 800484a:	4602      	mov	r2, r0
 800484c:	460b      	mov	r3, r1
 800484e:	4613      	mov	r3, r2
 8004850:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004852:	e053      	b.n	80048fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004854:	4b35      	ldr	r3, [pc, #212]	; (800492c <HAL_RCC_GetSysClockFreq+0x180>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	099b      	lsrs	r3, r3, #6
 800485a:	2200      	movs	r2, #0
 800485c:	613b      	str	r3, [r7, #16]
 800485e:	617a      	str	r2, [r7, #20]
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004866:	f04f 0b00 	mov.w	fp, #0
 800486a:	4652      	mov	r2, sl
 800486c:	465b      	mov	r3, fp
 800486e:	f04f 0000 	mov.w	r0, #0
 8004872:	f04f 0100 	mov.w	r1, #0
 8004876:	0159      	lsls	r1, r3, #5
 8004878:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800487c:	0150      	lsls	r0, r2, #5
 800487e:	4602      	mov	r2, r0
 8004880:	460b      	mov	r3, r1
 8004882:	ebb2 080a 	subs.w	r8, r2, sl
 8004886:	eb63 090b 	sbc.w	r9, r3, fp
 800488a:	f04f 0200 	mov.w	r2, #0
 800488e:	f04f 0300 	mov.w	r3, #0
 8004892:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004896:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800489a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800489e:	ebb2 0408 	subs.w	r4, r2, r8
 80048a2:	eb63 0509 	sbc.w	r5, r3, r9
 80048a6:	f04f 0200 	mov.w	r2, #0
 80048aa:	f04f 0300 	mov.w	r3, #0
 80048ae:	00eb      	lsls	r3, r5, #3
 80048b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048b4:	00e2      	lsls	r2, r4, #3
 80048b6:	4614      	mov	r4, r2
 80048b8:	461d      	mov	r5, r3
 80048ba:	eb14 030a 	adds.w	r3, r4, sl
 80048be:	603b      	str	r3, [r7, #0]
 80048c0:	eb45 030b 	adc.w	r3, r5, fp
 80048c4:	607b      	str	r3, [r7, #4]
 80048c6:	f04f 0200 	mov.w	r2, #0
 80048ca:	f04f 0300 	mov.w	r3, #0
 80048ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048d2:	4629      	mov	r1, r5
 80048d4:	028b      	lsls	r3, r1, #10
 80048d6:	4621      	mov	r1, r4
 80048d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048dc:	4621      	mov	r1, r4
 80048de:	028a      	lsls	r2, r1, #10
 80048e0:	4610      	mov	r0, r2
 80048e2:	4619      	mov	r1, r3
 80048e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048e6:	2200      	movs	r2, #0
 80048e8:	60bb      	str	r3, [r7, #8]
 80048ea:	60fa      	str	r2, [r7, #12]
 80048ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048f0:	f7fc f982 	bl	8000bf8 <__aeabi_uldivmod>
 80048f4:	4602      	mov	r2, r0
 80048f6:	460b      	mov	r3, r1
 80048f8:	4613      	mov	r3, r2
 80048fa:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048fc:	4b0b      	ldr	r3, [pc, #44]	; (800492c <HAL_RCC_GetSysClockFreq+0x180>)
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	0c1b      	lsrs	r3, r3, #16
 8004902:	f003 0303 	and.w	r3, r3, #3
 8004906:	3301      	adds	r3, #1
 8004908:	005b      	lsls	r3, r3, #1
 800490a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800490c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800490e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004910:	fbb2 f3f3 	udiv	r3, r2, r3
 8004914:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004916:	e002      	b.n	800491e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004918:	4b05      	ldr	r3, [pc, #20]	; (8004930 <HAL_RCC_GetSysClockFreq+0x184>)
 800491a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800491c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800491e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004920:	4618      	mov	r0, r3
 8004922:	3740      	adds	r7, #64	; 0x40
 8004924:	46bd      	mov	sp, r7
 8004926:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800492a:	bf00      	nop
 800492c:	40023800 	.word	0x40023800
 8004930:	00f42400 	.word	0x00f42400
 8004934:	017d7840 	.word	0x017d7840

08004938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004938:	b480      	push	{r7}
 800493a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800493c:	4b03      	ldr	r3, [pc, #12]	; (800494c <HAL_RCC_GetHCLKFreq+0x14>)
 800493e:	681b      	ldr	r3, [r3, #0]
}
 8004940:	4618      	mov	r0, r3
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	20000000 	.word	0x20000000

08004950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004954:	f7ff fff0 	bl	8004938 <HAL_RCC_GetHCLKFreq>
 8004958:	4602      	mov	r2, r0
 800495a:	4b05      	ldr	r3, [pc, #20]	; (8004970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	0a9b      	lsrs	r3, r3, #10
 8004960:	f003 0307 	and.w	r3, r3, #7
 8004964:	4903      	ldr	r1, [pc, #12]	; (8004974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004966:	5ccb      	ldrb	r3, [r1, r3]
 8004968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800496c:	4618      	mov	r0, r3
 800496e:	bd80      	pop	{r7, pc}
 8004970:	40023800 	.word	0x40023800
 8004974:	0800b368 	.word	0x0800b368

08004978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800497c:	f7ff ffdc 	bl	8004938 <HAL_RCC_GetHCLKFreq>
 8004980:	4602      	mov	r2, r0
 8004982:	4b05      	ldr	r3, [pc, #20]	; (8004998 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	0b5b      	lsrs	r3, r3, #13
 8004988:	f003 0307 	and.w	r3, r3, #7
 800498c:	4903      	ldr	r1, [pc, #12]	; (800499c <HAL_RCC_GetPCLK2Freq+0x24>)
 800498e:	5ccb      	ldrb	r3, [r1, r3]
 8004990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004994:	4618      	mov	r0, r3
 8004996:	bd80      	pop	{r7, pc}
 8004998:	40023800 	.word	0x40023800
 800499c:	0800b368 	.word	0x0800b368

080049a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e041      	b.n	8004a36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d106      	bne.n	80049cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f7fe f96a 	bl	8002ca0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2202      	movs	r2, #2
 80049d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	3304      	adds	r3, #4
 80049dc:	4619      	mov	r1, r3
 80049de:	4610      	mov	r0, r2
 80049e0:	f000 fa88 	bl	8004ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3708      	adds	r7, #8
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
	...

08004a40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b085      	sub	sp, #20
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d001      	beq.n	8004a58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e044      	b.n	8004ae2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68da      	ldr	r2, [r3, #12]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0201 	orr.w	r2, r2, #1
 8004a6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a1e      	ldr	r2, [pc, #120]	; (8004af0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d018      	beq.n	8004aac <HAL_TIM_Base_Start_IT+0x6c>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a82:	d013      	beq.n	8004aac <HAL_TIM_Base_Start_IT+0x6c>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a1a      	ldr	r2, [pc, #104]	; (8004af4 <HAL_TIM_Base_Start_IT+0xb4>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d00e      	beq.n	8004aac <HAL_TIM_Base_Start_IT+0x6c>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a19      	ldr	r2, [pc, #100]	; (8004af8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d009      	beq.n	8004aac <HAL_TIM_Base_Start_IT+0x6c>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a17      	ldr	r2, [pc, #92]	; (8004afc <HAL_TIM_Base_Start_IT+0xbc>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d004      	beq.n	8004aac <HAL_TIM_Base_Start_IT+0x6c>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a16      	ldr	r2, [pc, #88]	; (8004b00 <HAL_TIM_Base_Start_IT+0xc0>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d111      	bne.n	8004ad0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f003 0307 	and.w	r3, r3, #7
 8004ab6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2b06      	cmp	r3, #6
 8004abc:	d010      	beq.n	8004ae0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f042 0201 	orr.w	r2, r2, #1
 8004acc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ace:	e007      	b.n	8004ae0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f042 0201 	orr.w	r2, r2, #1
 8004ade:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3714      	adds	r7, #20
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	40010000 	.word	0x40010000
 8004af4:	40000400 	.word	0x40000400
 8004af8:	40000800 	.word	0x40000800
 8004afc:	40000c00 	.word	0x40000c00
 8004b00:	40014000 	.word	0x40014000

08004b04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d122      	bne.n	8004b60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	f003 0302 	and.w	r3, r3, #2
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d11b      	bne.n	8004b60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f06f 0202 	mvn.w	r2, #2
 8004b30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2201      	movs	r2, #1
 8004b36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	f003 0303 	and.w	r3, r3, #3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 f9b5 	bl	8004eb6 <HAL_TIM_IC_CaptureCallback>
 8004b4c:	e005      	b.n	8004b5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 f9a7 	bl	8004ea2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 f9b8 	bl	8004eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	f003 0304 	and.w	r3, r3, #4
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	d122      	bne.n	8004bb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b04      	cmp	r3, #4
 8004b7a:	d11b      	bne.n	8004bb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f06f 0204 	mvn.w	r2, #4
 8004b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2202      	movs	r2, #2
 8004b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d003      	beq.n	8004ba2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f98b 	bl	8004eb6 <HAL_TIM_IC_CaptureCallback>
 8004ba0:	e005      	b.n	8004bae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 f97d 	bl	8004ea2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 f98e 	bl	8004eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	f003 0308 	and.w	r3, r3, #8
 8004bbe:	2b08      	cmp	r3, #8
 8004bc0:	d122      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	f003 0308 	and.w	r3, r3, #8
 8004bcc:	2b08      	cmp	r3, #8
 8004bce:	d11b      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f06f 0208 	mvn.w	r2, #8
 8004bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2204      	movs	r2, #4
 8004bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	f003 0303 	and.w	r3, r3, #3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 f961 	bl	8004eb6 <HAL_TIM_IC_CaptureCallback>
 8004bf4:	e005      	b.n	8004c02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f953 	bl	8004ea2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 f964 	bl	8004eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	f003 0310 	and.w	r3, r3, #16
 8004c12:	2b10      	cmp	r3, #16
 8004c14:	d122      	bne.n	8004c5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	f003 0310 	and.w	r3, r3, #16
 8004c20:	2b10      	cmp	r3, #16
 8004c22:	d11b      	bne.n	8004c5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f06f 0210 	mvn.w	r2, #16
 8004c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2208      	movs	r2, #8
 8004c32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 f937 	bl	8004eb6 <HAL_TIM_IC_CaptureCallback>
 8004c48:	e005      	b.n	8004c56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f929 	bl	8004ea2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 f93a 	bl	8004eca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f003 0301 	and.w	r3, r3, #1
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d10e      	bne.n	8004c88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d107      	bne.n	8004c88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0201 	mvn.w	r2, #1
 8004c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f7fd fcdc 	bl	8002640 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c92:	2b80      	cmp	r3, #128	; 0x80
 8004c94:	d10e      	bne.n	8004cb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca0:	2b80      	cmp	r3, #128	; 0x80
 8004ca2:	d107      	bne.n	8004cb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 fab2 	bl	8005218 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cbe:	2b40      	cmp	r3, #64	; 0x40
 8004cc0:	d10e      	bne.n	8004ce0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ccc:	2b40      	cmp	r3, #64	; 0x40
 8004cce:	d107      	bne.n	8004ce0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 f8ff 	bl	8004ede <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	f003 0320 	and.w	r3, r3, #32
 8004cea:	2b20      	cmp	r3, #32
 8004cec:	d10e      	bne.n	8004d0c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f003 0320 	and.w	r3, r3, #32
 8004cf8:	2b20      	cmp	r3, #32
 8004cfa:	d107      	bne.n	8004d0c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f06f 0220 	mvn.w	r2, #32
 8004d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 fa7c 	bl	8005204 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d0c:	bf00      	nop
 8004d0e:	3708      	adds	r7, #8
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d101      	bne.n	8004d30 <HAL_TIM_ConfigClockSource+0x1c>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	e0b4      	b.n	8004e9a <HAL_TIM_ConfigClockSource+0x186>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004d4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d68:	d03e      	beq.n	8004de8 <HAL_TIM_ConfigClockSource+0xd4>
 8004d6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d6e:	f200 8087 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x16c>
 8004d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d76:	f000 8086 	beq.w	8004e86 <HAL_TIM_ConfigClockSource+0x172>
 8004d7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d7e:	d87f      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x16c>
 8004d80:	2b70      	cmp	r3, #112	; 0x70
 8004d82:	d01a      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0xa6>
 8004d84:	2b70      	cmp	r3, #112	; 0x70
 8004d86:	d87b      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x16c>
 8004d88:	2b60      	cmp	r3, #96	; 0x60
 8004d8a:	d050      	beq.n	8004e2e <HAL_TIM_ConfigClockSource+0x11a>
 8004d8c:	2b60      	cmp	r3, #96	; 0x60
 8004d8e:	d877      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x16c>
 8004d90:	2b50      	cmp	r3, #80	; 0x50
 8004d92:	d03c      	beq.n	8004e0e <HAL_TIM_ConfigClockSource+0xfa>
 8004d94:	2b50      	cmp	r3, #80	; 0x50
 8004d96:	d873      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x16c>
 8004d98:	2b40      	cmp	r3, #64	; 0x40
 8004d9a:	d058      	beq.n	8004e4e <HAL_TIM_ConfigClockSource+0x13a>
 8004d9c:	2b40      	cmp	r3, #64	; 0x40
 8004d9e:	d86f      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x16c>
 8004da0:	2b30      	cmp	r3, #48	; 0x30
 8004da2:	d064      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0x15a>
 8004da4:	2b30      	cmp	r3, #48	; 0x30
 8004da6:	d86b      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x16c>
 8004da8:	2b20      	cmp	r3, #32
 8004daa:	d060      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0x15a>
 8004dac:	2b20      	cmp	r3, #32
 8004dae:	d867      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x16c>
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d05c      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0x15a>
 8004db4:	2b10      	cmp	r3, #16
 8004db6:	d05a      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0x15a>
 8004db8:	e062      	b.n	8004e80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6818      	ldr	r0, [r3, #0]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	6899      	ldr	r1, [r3, #8]
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685a      	ldr	r2, [r3, #4]
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	f000 f98d 	bl	80050e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ddc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68ba      	ldr	r2, [r7, #8]
 8004de4:	609a      	str	r2, [r3, #8]
      break;
 8004de6:	e04f      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6818      	ldr	r0, [r3, #0]
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	6899      	ldr	r1, [r3, #8]
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f000 f976 	bl	80050e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689a      	ldr	r2, [r3, #8]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e0a:	609a      	str	r2, [r3, #8]
      break;
 8004e0c:	e03c      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6818      	ldr	r0, [r3, #0]
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	6859      	ldr	r1, [r3, #4]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	f000 f8ea 	bl	8004ff4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2150      	movs	r1, #80	; 0x50
 8004e26:	4618      	mov	r0, r3
 8004e28:	f000 f943 	bl	80050b2 <TIM_ITRx_SetConfig>
      break;
 8004e2c:	e02c      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6818      	ldr	r0, [r3, #0]
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	6859      	ldr	r1, [r3, #4]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	f000 f909 	bl	8005052 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2160      	movs	r1, #96	; 0x60
 8004e46:	4618      	mov	r0, r3
 8004e48:	f000 f933 	bl	80050b2 <TIM_ITRx_SetConfig>
      break;
 8004e4c:	e01c      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6818      	ldr	r0, [r3, #0]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	6859      	ldr	r1, [r3, #4]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	f000 f8ca 	bl	8004ff4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2140      	movs	r1, #64	; 0x40
 8004e66:	4618      	mov	r0, r3
 8004e68:	f000 f923 	bl	80050b2 <TIM_ITRx_SetConfig>
      break;
 8004e6c:	e00c      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4619      	mov	r1, r3
 8004e78:	4610      	mov	r0, r2
 8004e7a:	f000 f91a 	bl	80050b2 <TIM_ITRx_SetConfig>
      break;
 8004e7e:	e003      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	73fb      	strb	r3, [r7, #15]
      break;
 8004e84:	e000      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3710      	adds	r7, #16
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}

08004ea2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ea2:	b480      	push	{r7}
 8004ea4:	b083      	sub	sp, #12
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004eaa:	bf00      	nop
 8004eac:	370c      	adds	r7, #12
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr

08004eb6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b083      	sub	sp, #12
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ebe:	bf00      	nop
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr

08004eca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b083      	sub	sp, #12
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ed2:	bf00      	nop
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b083      	sub	sp, #12
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ee6:	bf00      	nop
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
	...

08004ef4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a34      	ldr	r2, [pc, #208]	; (8004fd8 <TIM_Base_SetConfig+0xe4>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d00f      	beq.n	8004f2c <TIM_Base_SetConfig+0x38>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f12:	d00b      	beq.n	8004f2c <TIM_Base_SetConfig+0x38>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a31      	ldr	r2, [pc, #196]	; (8004fdc <TIM_Base_SetConfig+0xe8>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d007      	beq.n	8004f2c <TIM_Base_SetConfig+0x38>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a30      	ldr	r2, [pc, #192]	; (8004fe0 <TIM_Base_SetConfig+0xec>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d003      	beq.n	8004f2c <TIM_Base_SetConfig+0x38>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a2f      	ldr	r2, [pc, #188]	; (8004fe4 <TIM_Base_SetConfig+0xf0>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d108      	bne.n	8004f3e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a25      	ldr	r2, [pc, #148]	; (8004fd8 <TIM_Base_SetConfig+0xe4>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d01b      	beq.n	8004f7e <TIM_Base_SetConfig+0x8a>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f4c:	d017      	beq.n	8004f7e <TIM_Base_SetConfig+0x8a>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a22      	ldr	r2, [pc, #136]	; (8004fdc <TIM_Base_SetConfig+0xe8>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d013      	beq.n	8004f7e <TIM_Base_SetConfig+0x8a>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a21      	ldr	r2, [pc, #132]	; (8004fe0 <TIM_Base_SetConfig+0xec>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d00f      	beq.n	8004f7e <TIM_Base_SetConfig+0x8a>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a20      	ldr	r2, [pc, #128]	; (8004fe4 <TIM_Base_SetConfig+0xf0>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d00b      	beq.n	8004f7e <TIM_Base_SetConfig+0x8a>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a1f      	ldr	r2, [pc, #124]	; (8004fe8 <TIM_Base_SetConfig+0xf4>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d007      	beq.n	8004f7e <TIM_Base_SetConfig+0x8a>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a1e      	ldr	r2, [pc, #120]	; (8004fec <TIM_Base_SetConfig+0xf8>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d003      	beq.n	8004f7e <TIM_Base_SetConfig+0x8a>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a1d      	ldr	r2, [pc, #116]	; (8004ff0 <TIM_Base_SetConfig+0xfc>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d108      	bne.n	8004f90 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a08      	ldr	r2, [pc, #32]	; (8004fd8 <TIM_Base_SetConfig+0xe4>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d103      	bne.n	8004fc4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	691a      	ldr	r2, [r3, #16]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	615a      	str	r2, [r3, #20]
}
 8004fca:	bf00      	nop
 8004fcc:	3714      	adds	r7, #20
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	40010000 	.word	0x40010000
 8004fdc:	40000400 	.word	0x40000400
 8004fe0:	40000800 	.word	0x40000800
 8004fe4:	40000c00 	.word	0x40000c00
 8004fe8:	40014000 	.word	0x40014000
 8004fec:	40014400 	.word	0x40014400
 8004ff0:	40014800 	.word	0x40014800

08004ff4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b087      	sub	sp, #28
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	f023 0201 	bic.w	r2, r3, #1
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800501e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	011b      	lsls	r3, r3, #4
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4313      	orrs	r3, r2
 8005028:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f023 030a 	bic.w	r3, r3, #10
 8005030:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	4313      	orrs	r3, r2
 8005038:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	693a      	ldr	r2, [r7, #16]
 800503e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	621a      	str	r2, [r3, #32]
}
 8005046:	bf00      	nop
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005052:	b480      	push	{r7}
 8005054:	b087      	sub	sp, #28
 8005056:	af00      	add	r7, sp, #0
 8005058:	60f8      	str	r0, [r7, #12]
 800505a:	60b9      	str	r1, [r7, #8]
 800505c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	f023 0210 	bic.w	r2, r3, #16
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800507c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	031b      	lsls	r3, r3, #12
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800508e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	4313      	orrs	r3, r2
 8005098:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	621a      	str	r2, [r3, #32]
}
 80050a6:	bf00      	nop
 80050a8:	371c      	adds	r7, #28
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr

080050b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050b2:	b480      	push	{r7}
 80050b4:	b085      	sub	sp, #20
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
 80050ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	f043 0307 	orr.w	r3, r3, #7
 80050d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	609a      	str	r2, [r3, #8]
}
 80050dc:	bf00      	nop
 80050de:	3714      	adds	r7, #20
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b087      	sub	sp, #28
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
 80050f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005102:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	021a      	lsls	r2, r3, #8
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	431a      	orrs	r2, r3
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	4313      	orrs	r3, r2
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	4313      	orrs	r3, r2
 8005114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	697a      	ldr	r2, [r7, #20]
 800511a:	609a      	str	r2, [r3, #8]
}
 800511c:	bf00      	nop
 800511e:	371c      	adds	r7, #28
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005138:	2b01      	cmp	r3, #1
 800513a:	d101      	bne.n	8005140 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800513c:	2302      	movs	r3, #2
 800513e:	e050      	b.n	80051e2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005166:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	4313      	orrs	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a1c      	ldr	r2, [pc, #112]	; (80051f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d018      	beq.n	80051b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800518c:	d013      	beq.n	80051b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a18      	ldr	r2, [pc, #96]	; (80051f4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d00e      	beq.n	80051b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a16      	ldr	r2, [pc, #88]	; (80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d009      	beq.n	80051b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a15      	ldr	r2, [pc, #84]	; (80051fc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d004      	beq.n	80051b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a13      	ldr	r2, [pc, #76]	; (8005200 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d10c      	bne.n	80051d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3714      	adds	r7, #20
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	40010000 	.word	0x40010000
 80051f4:	40000400 	.word	0x40000400
 80051f8:	40000800 	.word	0x40000800
 80051fc:	40000c00 	.word	0x40000c00
 8005200:	40014000 	.word	0x40014000

08005204 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b082      	sub	sp, #8
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e03f      	b.n	80052be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005244:	b2db      	uxtb	r3, r3
 8005246:	2b00      	cmp	r3, #0
 8005248:	d106      	bne.n	8005258 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7fd fd4c 	bl	8002cf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2224      	movs	r2, #36	; 0x24
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68da      	ldr	r2, [r3, #12]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800526e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 ff9b 	bl	80061ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	691a      	ldr	r2, [r3, #16]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005284:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	695a      	ldr	r2, [r3, #20]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005294:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68da      	ldr	r2, [r3, #12]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2220      	movs	r2, #32
 80052b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b08a      	sub	sp, #40	; 0x28
 80052ca:	af02      	add	r7, sp, #8
 80052cc:	60f8      	str	r0, [r7, #12]
 80052ce:	60b9      	str	r1, [r7, #8]
 80052d0:	603b      	str	r3, [r7, #0]
 80052d2:	4613      	mov	r3, r2
 80052d4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b20      	cmp	r3, #32
 80052e4:	d17c      	bne.n	80053e0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d002      	beq.n	80052f2 <HAL_UART_Transmit+0x2c>
 80052ec:	88fb      	ldrh	r3, [r7, #6]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e075      	b.n	80053e2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d101      	bne.n	8005304 <HAL_UART_Transmit+0x3e>
 8005300:	2302      	movs	r3, #2
 8005302:	e06e      	b.n	80053e2 <HAL_UART_Transmit+0x11c>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2221      	movs	r2, #33	; 0x21
 8005316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800531a:	f7fd ffd3 	bl	80032c4 <HAL_GetTick>
 800531e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	88fa      	ldrh	r2, [r7, #6]
 8005324:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	88fa      	ldrh	r2, [r7, #6]
 800532a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005334:	d108      	bne.n	8005348 <HAL_UART_Transmit+0x82>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d104      	bne.n	8005348 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800533e:	2300      	movs	r3, #0
 8005340:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	61bb      	str	r3, [r7, #24]
 8005346:	e003      	b.n	8005350 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800534c:	2300      	movs	r3, #0
 800534e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005358:	e02a      	b.n	80053b0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	9300      	str	r3, [sp, #0]
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	2200      	movs	r2, #0
 8005362:	2180      	movs	r1, #128	; 0x80
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f000 fc53 	bl	8005c10 <UART_WaitOnFlagUntilTimeout>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d001      	beq.n	8005374 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005370:	2303      	movs	r3, #3
 8005372:	e036      	b.n	80053e2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10b      	bne.n	8005392 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	881b      	ldrh	r3, [r3, #0]
 800537e:	461a      	mov	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005388:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	3302      	adds	r3, #2
 800538e:	61bb      	str	r3, [r7, #24]
 8005390:	e007      	b.n	80053a2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	781a      	ldrb	r2, [r3, #0]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	3301      	adds	r3, #1
 80053a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	3b01      	subs	r3, #1
 80053aa:	b29a      	uxth	r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1cf      	bne.n	800535a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	2200      	movs	r2, #0
 80053c2:	2140      	movs	r1, #64	; 0x40
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f000 fc23 	bl	8005c10 <UART_WaitOnFlagUntilTimeout>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d001      	beq.n	80053d4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e006      	b.n	80053e2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80053dc:	2300      	movs	r3, #0
 80053de:	e000      	b.n	80053e2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80053e0:	2302      	movs	r3, #2
  }
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3720      	adds	r7, #32
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b08c      	sub	sp, #48	; 0x30
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	60f8      	str	r0, [r7, #12]
 80053f2:	60b9      	str	r1, [r7, #8]
 80053f4:	4613      	mov	r3, r2
 80053f6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b20      	cmp	r3, #32
 8005402:	d152      	bne.n	80054aa <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d002      	beq.n	8005410 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800540a:	88fb      	ldrh	r3, [r7, #6]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d101      	bne.n	8005414 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e04b      	b.n	80054ac <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800541a:	2b01      	cmp	r3, #1
 800541c:	d101      	bne.n	8005422 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800541e:	2302      	movs	r3, #2
 8005420:	e044      	b.n	80054ac <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2201      	movs	r2, #1
 8005426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2201      	movs	r2, #1
 800542e:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005430:	88fb      	ldrh	r3, [r7, #6]
 8005432:	461a      	mov	r2, r3
 8005434:	68b9      	ldr	r1, [r7, #8]
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f000 fc58 	bl	8005cec <UART_Start_Receive_DMA>
 800543c:	4603      	mov	r3, r0
 800543e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005442:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005446:	2b00      	cmp	r3, #0
 8005448:	d12c      	bne.n	80054a4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800544e:	2b01      	cmp	r3, #1
 8005450:	d125      	bne.n	800549e <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005452:	2300      	movs	r3, #0
 8005454:	613b      	str	r3, [r7, #16]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	613b      	str	r3, [r7, #16]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	613b      	str	r3, [r7, #16]
 8005466:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	330c      	adds	r3, #12
 800546e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	e853 3f00 	ldrex	r3, [r3]
 8005476:	617b      	str	r3, [r7, #20]
   return(result);
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	f043 0310 	orr.w	r3, r3, #16
 800547e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	330c      	adds	r3, #12
 8005486:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005488:	627a      	str	r2, [r7, #36]	; 0x24
 800548a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548c:	6a39      	ldr	r1, [r7, #32]
 800548e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005490:	e841 2300 	strex	r3, r2, [r1]
 8005494:	61fb      	str	r3, [r7, #28]
   return(result);
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1e5      	bne.n	8005468 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 800549c:	e002      	b.n	80054a4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80054a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80054a8:	e000      	b.n	80054ac <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80054aa:	2302      	movs	r3, #2
  }
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3730      	adds	r7, #48	; 0x30
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b0ba      	sub	sp, #232	; 0xe8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80054da:	2300      	movs	r3, #0
 80054dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80054e0:	2300      	movs	r3, #0
 80054e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80054e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054ea:	f003 030f 	and.w	r3, r3, #15
 80054ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80054f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10f      	bne.n	800551a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054fe:	f003 0320 	and.w	r3, r3, #32
 8005502:	2b00      	cmp	r3, #0
 8005504:	d009      	beq.n	800551a <HAL_UART_IRQHandler+0x66>
 8005506:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800550a:	f003 0320 	and.w	r3, r3, #32
 800550e:	2b00      	cmp	r3, #0
 8005510:	d003      	beq.n	800551a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 fd8f 	bl	8006036 <UART_Receive_IT>
      return;
 8005518:	e256      	b.n	80059c8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800551a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800551e:	2b00      	cmp	r3, #0
 8005520:	f000 80de 	beq.w	80056e0 <HAL_UART_IRQHandler+0x22c>
 8005524:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b00      	cmp	r3, #0
 800552e:	d106      	bne.n	800553e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005534:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005538:	2b00      	cmp	r3, #0
 800553a:	f000 80d1 	beq.w	80056e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800553e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00b      	beq.n	8005562 <HAL_UART_IRQHandler+0xae>
 800554a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800554e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005552:	2b00      	cmp	r3, #0
 8005554:	d005      	beq.n	8005562 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	f043 0201 	orr.w	r2, r3, #1
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005566:	f003 0304 	and.w	r3, r3, #4
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00b      	beq.n	8005586 <HAL_UART_IRQHandler+0xd2>
 800556e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005572:	f003 0301 	and.w	r3, r3, #1
 8005576:	2b00      	cmp	r3, #0
 8005578:	d005      	beq.n	8005586 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557e:	f043 0202 	orr.w	r2, r3, #2
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800558a:	f003 0302 	and.w	r3, r3, #2
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00b      	beq.n	80055aa <HAL_UART_IRQHandler+0xf6>
 8005592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	d005      	beq.n	80055aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a2:	f043 0204 	orr.w	r2, r3, #4
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80055aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ae:	f003 0308 	and.w	r3, r3, #8
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d011      	beq.n	80055da <HAL_UART_IRQHandler+0x126>
 80055b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055ba:	f003 0320 	and.w	r3, r3, #32
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d105      	bne.n	80055ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80055c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055c6:	f003 0301 	and.w	r3, r3, #1
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d005      	beq.n	80055da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d2:	f043 0208 	orr.w	r2, r3, #8
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055de:	2b00      	cmp	r3, #0
 80055e0:	f000 81ed 	beq.w	80059be <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055e8:	f003 0320 	and.w	r3, r3, #32
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d008      	beq.n	8005602 <HAL_UART_IRQHandler+0x14e>
 80055f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055f4:	f003 0320 	and.w	r3, r3, #32
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 fd1a 	bl	8006036 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	695b      	ldr	r3, [r3, #20]
 8005608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800560c:	2b40      	cmp	r3, #64	; 0x40
 800560e:	bf0c      	ite	eq
 8005610:	2301      	moveq	r3, #1
 8005612:	2300      	movne	r3, #0
 8005614:	b2db      	uxtb	r3, r3
 8005616:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561e:	f003 0308 	and.w	r3, r3, #8
 8005622:	2b00      	cmp	r3, #0
 8005624:	d103      	bne.n	800562e <HAL_UART_IRQHandler+0x17a>
 8005626:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800562a:	2b00      	cmp	r3, #0
 800562c:	d04f      	beq.n	80056ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 fc22 	bl	8005e78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	695b      	ldr	r3, [r3, #20]
 800563a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800563e:	2b40      	cmp	r3, #64	; 0x40
 8005640:	d141      	bne.n	80056c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	3314      	adds	r3, #20
 8005648:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005650:	e853 3f00 	ldrex	r3, [r3]
 8005654:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005658:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800565c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005660:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	3314      	adds	r3, #20
 800566a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800566e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005672:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005676:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800567a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800567e:	e841 2300 	strex	r3, r2, [r1]
 8005682:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005686:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1d9      	bne.n	8005642 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005692:	2b00      	cmp	r3, #0
 8005694:	d013      	beq.n	80056be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569a:	4a7d      	ldr	r2, [pc, #500]	; (8005890 <HAL_UART_IRQHandler+0x3dc>)
 800569c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fe f8e0 	bl	8003868 <HAL_DMA_Abort_IT>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d016      	beq.n	80056dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80056b8:	4610      	mov	r0, r2
 80056ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056bc:	e00e      	b.n	80056dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 f9a4 	bl	8005a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056c4:	e00a      	b.n	80056dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f9a0 	bl	8005a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056cc:	e006      	b.n	80056dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f99c 	bl	8005a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80056da:	e170      	b.n	80059be <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056dc:	bf00      	nop
    return;
 80056de:	e16e      	b.n	80059be <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	f040 814a 	bne.w	800597e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80056ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ee:	f003 0310 	and.w	r3, r3, #16
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	f000 8143 	beq.w	800597e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80056f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056fc:	f003 0310 	and.w	r3, r3, #16
 8005700:	2b00      	cmp	r3, #0
 8005702:	f000 813c 	beq.w	800597e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005706:	2300      	movs	r3, #0
 8005708:	60bb      	str	r3, [r7, #8]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	60bb      	str	r3, [r7, #8]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	60bb      	str	r3, [r7, #8]
 800571a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005726:	2b40      	cmp	r3, #64	; 0x40
 8005728:	f040 80b4 	bne.w	8005894 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005738:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 8140 	beq.w	80059c2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005746:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800574a:	429a      	cmp	r2, r3
 800574c:	f080 8139 	bcs.w	80059c2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005756:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575c:	69db      	ldr	r3, [r3, #28]
 800575e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005762:	f000 8088 	beq.w	8005876 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	330c      	adds	r3, #12
 800576c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005770:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005774:	e853 3f00 	ldrex	r3, [r3]
 8005778:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800577c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005784:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	330c      	adds	r3, #12
 800578e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005792:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005796:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800579e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80057a2:	e841 2300 	strex	r3, r2, [r1]
 80057a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80057aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1d9      	bne.n	8005766 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	3314      	adds	r3, #20
 80057b8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057bc:	e853 3f00 	ldrex	r3, [r3]
 80057c0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80057c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80057c4:	f023 0301 	bic.w	r3, r3, #1
 80057c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	3314      	adds	r3, #20
 80057d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80057d6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80057da:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80057de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80057e2:	e841 2300 	strex	r3, r2, [r1]
 80057e6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80057e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1e1      	bne.n	80057b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	3314      	adds	r3, #20
 80057f4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80057f8:	e853 3f00 	ldrex	r3, [r3]
 80057fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80057fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005800:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005804:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	3314      	adds	r3, #20
 800580e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005812:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005814:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005816:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005818:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800581a:	e841 2300 	strex	r3, r2, [r1]
 800581e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005820:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1e3      	bne.n	80057ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2220      	movs	r2, #32
 800582a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	330c      	adds	r3, #12
 800583a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800583e:	e853 3f00 	ldrex	r3, [r3]
 8005842:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005844:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005846:	f023 0310 	bic.w	r3, r3, #16
 800584a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	330c      	adds	r3, #12
 8005854:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005858:	65ba      	str	r2, [r7, #88]	; 0x58
 800585a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800585e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005860:	e841 2300 	strex	r3, r2, [r1]
 8005864:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005866:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1e3      	bne.n	8005834 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005870:	4618      	mov	r0, r3
 8005872:	f7fd ff89 	bl	8003788 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800587e:	b29b      	uxth	r3, r3
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	b29b      	uxth	r3, r3
 8005884:	4619      	mov	r1, r3
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7fc fe3e 	bl	8002508 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800588c:	e099      	b.n	80059c2 <HAL_UART_IRQHandler+0x50e>
 800588e:	bf00      	nop
 8005890:	08005f3f 	.word	0x08005f3f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800589c:	b29b      	uxth	r3, r3
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	f000 808b 	beq.w	80059c6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80058b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 8086 	beq.w	80059c6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	330c      	adds	r3, #12
 80058c0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058c4:	e853 3f00 	ldrex	r3, [r3]
 80058c8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80058ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80058d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	330c      	adds	r3, #12
 80058da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80058de:	647a      	str	r2, [r7, #68]	; 0x44
 80058e0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80058e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058e6:	e841 2300 	strex	r3, r2, [r1]
 80058ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80058ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1e3      	bne.n	80058ba <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	3314      	adds	r3, #20
 80058f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fc:	e853 3f00 	ldrex	r3, [r3]
 8005900:	623b      	str	r3, [r7, #32]
   return(result);
 8005902:	6a3b      	ldr	r3, [r7, #32]
 8005904:	f023 0301 	bic.w	r3, r3, #1
 8005908:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	3314      	adds	r3, #20
 8005912:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005916:	633a      	str	r2, [r7, #48]	; 0x30
 8005918:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800591c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800591e:	e841 2300 	strex	r3, r2, [r1]
 8005922:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1e3      	bne.n	80058f2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2220      	movs	r2, #32
 800592e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	330c      	adds	r3, #12
 800593e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	e853 3f00 	ldrex	r3, [r3]
 8005946:	60fb      	str	r3, [r7, #12]
   return(result);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f023 0310 	bic.w	r3, r3, #16
 800594e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	330c      	adds	r3, #12
 8005958:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800595c:	61fa      	str	r2, [r7, #28]
 800595e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005960:	69b9      	ldr	r1, [r7, #24]
 8005962:	69fa      	ldr	r2, [r7, #28]
 8005964:	e841 2300 	strex	r3, r2, [r1]
 8005968:	617b      	str	r3, [r7, #20]
   return(result);
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1e3      	bne.n	8005938 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005970:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005974:	4619      	mov	r1, r3
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f7fc fdc6 	bl	8002508 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800597c:	e023      	b.n	80059c6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800597e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005986:	2b00      	cmp	r3, #0
 8005988:	d009      	beq.n	800599e <HAL_UART_IRQHandler+0x4ea>
 800598a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800598e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005992:	2b00      	cmp	r3, #0
 8005994:	d003      	beq.n	800599e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 fae5 	bl	8005f66 <UART_Transmit_IT>
    return;
 800599c:	e014      	b.n	80059c8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800599e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00e      	beq.n	80059c8 <HAL_UART_IRQHandler+0x514>
 80059aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d008      	beq.n	80059c8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fb25 	bl	8006006 <UART_EndTransmit_IT>
    return;
 80059bc:	e004      	b.n	80059c8 <HAL_UART_IRQHandler+0x514>
    return;
 80059be:	bf00      	nop
 80059c0:	e002      	b.n	80059c8 <HAL_UART_IRQHandler+0x514>
      return;
 80059c2:	bf00      	nop
 80059c4:	e000      	b.n	80059c8 <HAL_UART_IRQHandler+0x514>
      return;
 80059c6:	bf00      	nop
  }
}
 80059c8:	37e8      	adds	r7, #232	; 0xe8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop

080059d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b09c      	sub	sp, #112	; 0x70
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d172      	bne.n	8005b22 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005a3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a3e:	2200      	movs	r2, #0
 8005a40:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	330c      	adds	r3, #12
 8005a48:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a4c:	e853 3f00 	ldrex	r3, [r3]
 8005a50:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005a52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a58:	66bb      	str	r3, [r7, #104]	; 0x68
 8005a5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	330c      	adds	r3, #12
 8005a60:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005a62:	65ba      	str	r2, [r7, #88]	; 0x58
 8005a64:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a66:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005a68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a6a:	e841 2300 	strex	r3, r2, [r1]
 8005a6e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1e5      	bne.n	8005a42 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	3314      	adds	r3, #20
 8005a7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a80:	e853 3f00 	ldrex	r3, [r3]
 8005a84:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a88:	f023 0301 	bic.w	r3, r3, #1
 8005a8c:	667b      	str	r3, [r7, #100]	; 0x64
 8005a8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	3314      	adds	r3, #20
 8005a94:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005a96:	647a      	str	r2, [r7, #68]	; 0x44
 8005a98:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005a9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1e5      	bne.n	8005a76 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	3314      	adds	r3, #20
 8005ab0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab4:	e853 3f00 	ldrex	r3, [r3]
 8005ab8:	623b      	str	r3, [r7, #32]
   return(result);
 8005aba:	6a3b      	ldr	r3, [r7, #32]
 8005abc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ac0:	663b      	str	r3, [r7, #96]	; 0x60
 8005ac2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	3314      	adds	r3, #20
 8005ac8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005aca:	633a      	str	r2, [r7, #48]	; 0x30
 8005acc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ace:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ad2:	e841 2300 	strex	r3, r2, [r1]
 8005ad6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1e5      	bne.n	8005aaa <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ade:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ae6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d119      	bne.n	8005b22 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	330c      	adds	r3, #12
 8005af4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	e853 3f00 	ldrex	r3, [r3]
 8005afc:	60fb      	str	r3, [r7, #12]
   return(result);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f023 0310 	bic.w	r3, r3, #16
 8005b04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	330c      	adds	r3, #12
 8005b0c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005b0e:	61fa      	str	r2, [r7, #28]
 8005b10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	69b9      	ldr	r1, [r7, #24]
 8005b14:	69fa      	ldr	r2, [r7, #28]
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	617b      	str	r3, [r7, #20]
   return(result);
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e5      	bne.n	8005aee <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d106      	bne.n	8005b38 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b2e:	4619      	mov	r1, r3
 8005b30:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005b32:	f7fc fce9 	bl	8002508 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005b36:	e002      	b.n	8005b3e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005b38:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005b3a:	f7ff ff53 	bl	80059e4 <HAL_UART_RxCpltCallback>
}
 8005b3e:	bf00      	nop
 8005b40:	3770      	adds	r7, #112	; 0x70
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b084      	sub	sp, #16
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d108      	bne.n	8005b6e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b60:	085b      	lsrs	r3, r3, #1
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	4619      	mov	r1, r3
 8005b66:	68f8      	ldr	r0, [r7, #12]
 8005b68:	f7fc fcce 	bl	8002508 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005b6c:	e002      	b.n	8005b74 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f7ff ff42 	bl	80059f8 <HAL_UART_RxHalfCpltCallback>
}
 8005b74:	bf00      	nop
 8005b76:	3710      	adds	r7, #16
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005b84:	2300      	movs	r3, #0
 8005b86:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b98:	2b80      	cmp	r3, #128	; 0x80
 8005b9a:	bf0c      	ite	eq
 8005b9c:	2301      	moveq	r3, #1
 8005b9e:	2300      	movne	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	2b21      	cmp	r3, #33	; 0x21
 8005bae:	d108      	bne.n	8005bc2 <UART_DMAError+0x46>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005bbc:	68b8      	ldr	r0, [r7, #8]
 8005bbe:	f000 f933 	bl	8005e28 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bcc:	2b40      	cmp	r3, #64	; 0x40
 8005bce:	bf0c      	ite	eq
 8005bd0:	2301      	moveq	r3, #1
 8005bd2:	2300      	movne	r3, #0
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b22      	cmp	r3, #34	; 0x22
 8005be2:	d108      	bne.n	8005bf6 <UART_DMAError+0x7a>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d005      	beq.n	8005bf6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	2200      	movs	r2, #0
 8005bee:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005bf0:	68b8      	ldr	r0, [r7, #8]
 8005bf2:	f000 f941 	bl	8005e78 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfa:	f043 0210 	orr.w	r2, r3, #16
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c02:	68b8      	ldr	r0, [r7, #8]
 8005c04:	f7ff ff02 	bl	8005a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c08:	bf00      	nop
 8005c0a:	3710      	adds	r7, #16
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b090      	sub	sp, #64	; 0x40
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	603b      	str	r3, [r7, #0]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c20:	e050      	b.n	8005cc4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c28:	d04c      	beq.n	8005cc4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005c2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d007      	beq.n	8005c40 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c30:	f7fd fb48 	bl	80032c4 <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d241      	bcs.n	8005cc4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	330c      	adds	r3, #12
 8005c46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c4a:	e853 3f00 	ldrex	r3, [r3]
 8005c4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	330c      	adds	r3, #12
 8005c5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c60:	637a      	str	r2, [r7, #52]	; 0x34
 8005c62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c68:	e841 2300 	strex	r3, r2, [r1]
 8005c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1e5      	bne.n	8005c40 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	3314      	adds	r3, #20
 8005c7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	e853 3f00 	ldrex	r3, [r3]
 8005c82:	613b      	str	r3, [r7, #16]
   return(result);
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	f023 0301 	bic.w	r3, r3, #1
 8005c8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	3314      	adds	r3, #20
 8005c92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c94:	623a      	str	r2, [r7, #32]
 8005c96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c98:	69f9      	ldr	r1, [r7, #28]
 8005c9a:	6a3a      	ldr	r2, [r7, #32]
 8005c9c:	e841 2300 	strex	r3, r2, [r1]
 8005ca0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1e5      	bne.n	8005c74 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2220      	movs	r2, #32
 8005cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	e00f      	b.n	8005ce4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	4013      	ands	r3, r2
 8005cce:	68ba      	ldr	r2, [r7, #8]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	bf0c      	ite	eq
 8005cd4:	2301      	moveq	r3, #1
 8005cd6:	2300      	movne	r3, #0
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	461a      	mov	r2, r3
 8005cdc:	79fb      	ldrb	r3, [r7, #7]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d09f      	beq.n	8005c22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3740      	adds	r7, #64	; 0x40
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b098      	sub	sp, #96	; 0x60
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005cfa:	68ba      	ldr	r2, [r7, #8]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	88fa      	ldrh	r2, [r7, #6]
 8005d04:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2222      	movs	r2, #34	; 0x22
 8005d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d18:	4a40      	ldr	r2, [pc, #256]	; (8005e1c <UART_Start_Receive_DMA+0x130>)
 8005d1a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d20:	4a3f      	ldr	r2, [pc, #252]	; (8005e20 <UART_Start_Receive_DMA+0x134>)
 8005d22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d28:	4a3e      	ldr	r2, [pc, #248]	; (8005e24 <UART_Start_Receive_DMA+0x138>)
 8005d2a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d30:	2200      	movs	r2, #0
 8005d32:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005d34:	f107 0308 	add.w	r3, r7, #8
 8005d38:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	3304      	adds	r3, #4
 8005d44:	4619      	mov	r1, r3
 8005d46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	88fb      	ldrh	r3, [r7, #6]
 8005d4c:	f7fd fcc4 	bl	80036d8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005d50:	2300      	movs	r3, #0
 8005d52:	613b      	str	r3, [r7, #16]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	613b      	str	r3, [r7, #16]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	613b      	str	r3, [r7, #16]
 8005d64:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d019      	beq.n	8005daa <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	330c      	adds	r3, #12
 8005d7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d80:	e853 3f00 	ldrex	r3, [r3]
 8005d84:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d8c:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	330c      	adds	r3, #12
 8005d94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d96:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005d98:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005d9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d9e:	e841 2300 	strex	r3, r2, [r1]
 8005da2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005da4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1e5      	bne.n	8005d76 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	3314      	adds	r3, #20
 8005db0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005db4:	e853 3f00 	ldrex	r3, [r3]
 8005db8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dbc:	f043 0301 	orr.w	r3, r3, #1
 8005dc0:	657b      	str	r3, [r7, #84]	; 0x54
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	3314      	adds	r3, #20
 8005dc8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005dca:	63ba      	str	r2, [r7, #56]	; 0x38
 8005dcc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005dd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005dd2:	e841 2300 	strex	r3, r2, [r1]
 8005dd6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d1e5      	bne.n	8005daa <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	3314      	adds	r3, #20
 8005de4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	e853 3f00 	ldrex	r3, [r3]
 8005dec:	617b      	str	r3, [r7, #20]
   return(result);
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005df4:	653b      	str	r3, [r7, #80]	; 0x50
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3314      	adds	r3, #20
 8005dfc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005dfe:	627a      	str	r2, [r7, #36]	; 0x24
 8005e00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e02:	6a39      	ldr	r1, [r7, #32]
 8005e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e06:	e841 2300 	strex	r3, r2, [r1]
 8005e0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1e5      	bne.n	8005dde <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3760      	adds	r7, #96	; 0x60
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	08005a21 	.word	0x08005a21
 8005e20:	08005b47 	.word	0x08005b47
 8005e24:	08005b7d 	.word	0x08005b7d

08005e28 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b089      	sub	sp, #36	; 0x24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	330c      	adds	r3, #12
 8005e36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	e853 3f00 	ldrex	r3, [r3]
 8005e3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005e46:	61fb      	str	r3, [r7, #28]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	330c      	adds	r3, #12
 8005e4e:	69fa      	ldr	r2, [r7, #28]
 8005e50:	61ba      	str	r2, [r7, #24]
 8005e52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e54:	6979      	ldr	r1, [r7, #20]
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	e841 2300 	strex	r3, r2, [r1]
 8005e5c:	613b      	str	r3, [r7, #16]
   return(result);
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1e5      	bne.n	8005e30 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2220      	movs	r2, #32
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005e6c:	bf00      	nop
 8005e6e:	3724      	adds	r7, #36	; 0x24
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b095      	sub	sp, #84	; 0x54
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	330c      	adds	r3, #12
 8005e86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e8a:	e853 3f00 	ldrex	r3, [r3]
 8005e8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	330c      	adds	r3, #12
 8005e9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ea0:	643a      	str	r2, [r7, #64]	; 0x40
 8005ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ea6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ea8:	e841 2300 	strex	r3, r2, [r1]
 8005eac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1e5      	bne.n	8005e80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3314      	adds	r3, #20
 8005eba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ebc:	6a3b      	ldr	r3, [r7, #32]
 8005ebe:	e853 3f00 	ldrex	r3, [r3]
 8005ec2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	f023 0301 	bic.w	r3, r3, #1
 8005eca:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	3314      	adds	r3, #20
 8005ed2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ed4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ed6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005eda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005edc:	e841 2300 	strex	r3, r2, [r1]
 8005ee0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d1e5      	bne.n	8005eb4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d119      	bne.n	8005f24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	330c      	adds	r3, #12
 8005ef6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	e853 3f00 	ldrex	r3, [r3]
 8005efe:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	f023 0310 	bic.w	r3, r3, #16
 8005f06:	647b      	str	r3, [r7, #68]	; 0x44
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	330c      	adds	r3, #12
 8005f0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f10:	61ba      	str	r2, [r7, #24]
 8005f12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f14:	6979      	ldr	r1, [r7, #20]
 8005f16:	69ba      	ldr	r2, [r7, #24]
 8005f18:	e841 2300 	strex	r3, r2, [r1]
 8005f1c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1e5      	bne.n	8005ef0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2220      	movs	r2, #32
 8005f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005f32:	bf00      	nop
 8005f34:	3754      	adds	r7, #84	; 0x54
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr

08005f3e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f3e:	b580      	push	{r7, lr}
 8005f40:	b084      	sub	sp, #16
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f7ff fd57 	bl	8005a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f5e:	bf00      	nop
 8005f60:	3710      	adds	r7, #16
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}

08005f66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f66:	b480      	push	{r7}
 8005f68:	b085      	sub	sp, #20
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b21      	cmp	r3, #33	; 0x21
 8005f78:	d13e      	bne.n	8005ff8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f82:	d114      	bne.n	8005fae <UART_Transmit_IT+0x48>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d110      	bne.n	8005fae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6a1b      	ldr	r3, [r3, #32]
 8005f90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	881b      	ldrh	r3, [r3, #0]
 8005f96:	461a      	mov	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fa0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	1c9a      	adds	r2, r3, #2
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	621a      	str	r2, [r3, #32]
 8005fac:	e008      	b.n	8005fc0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	1c59      	adds	r1, r3, #1
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	6211      	str	r1, [r2, #32]
 8005fb8:	781a      	ldrb	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	4619      	mov	r1, r3
 8005fce:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10f      	bne.n	8005ff4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68da      	ldr	r2, [r3, #12]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fe2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68da      	ldr	r2, [r3, #12]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ff2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	e000      	b.n	8005ffa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ff8:	2302      	movs	r3, #2
  }
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3714      	adds	r7, #20
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr

08006006 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b082      	sub	sp, #8
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68da      	ldr	r2, [r3, #12]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800601c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2220      	movs	r2, #32
 8006022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7ff fcd2 	bl	80059d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006036:	b580      	push	{r7, lr}
 8006038:	b08c      	sub	sp, #48	; 0x30
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b22      	cmp	r3, #34	; 0x22
 8006048:	f040 80ab 	bne.w	80061a2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006054:	d117      	bne.n	8006086 <UART_Receive_IT+0x50>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d113      	bne.n	8006086 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800605e:	2300      	movs	r3, #0
 8006060:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006066:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	b29b      	uxth	r3, r3
 8006070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006074:	b29a      	uxth	r2, r3
 8006076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006078:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607e:	1c9a      	adds	r2, r3, #2
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	629a      	str	r2, [r3, #40]	; 0x28
 8006084:	e026      	b.n	80060d4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800608a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800608c:	2300      	movs	r3, #0
 800608e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006098:	d007      	beq.n	80060aa <UART_Receive_IT+0x74>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d10a      	bne.n	80060b8 <UART_Receive_IT+0x82>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d106      	bne.n	80060b8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b4:	701a      	strb	r2, [r3, #0]
 80060b6:	e008      	b.n	80060ca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060c4:	b2da      	uxtb	r2, r3
 80060c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060d8:	b29b      	uxth	r3, r3
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29b      	uxth	r3, r3
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	4619      	mov	r1, r3
 80060e2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d15a      	bne.n	800619e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68da      	ldr	r2, [r3, #12]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f022 0220 	bic.w	r2, r2, #32
 80060f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68da      	ldr	r2, [r3, #12]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006106:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	695a      	ldr	r2, [r3, #20]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f022 0201 	bic.w	r2, r2, #1
 8006116:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2220      	movs	r2, #32
 800611c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006124:	2b01      	cmp	r3, #1
 8006126:	d135      	bne.n	8006194 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	330c      	adds	r3, #12
 8006134:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	e853 3f00 	ldrex	r3, [r3]
 800613c:	613b      	str	r3, [r7, #16]
   return(result);
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	f023 0310 	bic.w	r3, r3, #16
 8006144:	627b      	str	r3, [r7, #36]	; 0x24
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	330c      	adds	r3, #12
 800614c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800614e:	623a      	str	r2, [r7, #32]
 8006150:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	69f9      	ldr	r1, [r7, #28]
 8006154:	6a3a      	ldr	r2, [r7, #32]
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	61bb      	str	r3, [r7, #24]
   return(result);
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e5      	bne.n	800612e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0310 	and.w	r3, r3, #16
 800616c:	2b10      	cmp	r3, #16
 800616e:	d10a      	bne.n	8006186 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006170:	2300      	movs	r3, #0
 8006172:	60fb      	str	r3, [r7, #12]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	60fb      	str	r3, [r7, #12]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	60fb      	str	r3, [r7, #12]
 8006184:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800618a:	4619      	mov	r1, r3
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f7fc f9bb 	bl	8002508 <HAL_UARTEx_RxEventCallback>
 8006192:	e002      	b.n	800619a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f7ff fc25 	bl	80059e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800619a:	2300      	movs	r3, #0
 800619c:	e002      	b.n	80061a4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800619e:	2300      	movs	r3, #0
 80061a0:	e000      	b.n	80061a4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80061a2:	2302      	movs	r3, #2
  }
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3730      	adds	r7, #48	; 0x30
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061b0:	b0c0      	sub	sp, #256	; 0x100
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80061c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061c8:	68d9      	ldr	r1, [r3, #12]
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	ea40 0301 	orr.w	r3, r0, r1
 80061d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	431a      	orrs	r2, r3
 80061e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061f0:	69db      	ldr	r3, [r3, #28]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80061f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006204:	f021 010c 	bic.w	r1, r1, #12
 8006208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006212:	430b      	orrs	r3, r1
 8006214:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006226:	6999      	ldr	r1, [r3, #24]
 8006228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	ea40 0301 	orr.w	r3, r0, r1
 8006232:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	4b8f      	ldr	r3, [pc, #572]	; (8006478 <UART_SetConfig+0x2cc>)
 800623c:	429a      	cmp	r2, r3
 800623e:	d005      	beq.n	800624c <UART_SetConfig+0xa0>
 8006240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	4b8d      	ldr	r3, [pc, #564]	; (800647c <UART_SetConfig+0x2d0>)
 8006248:	429a      	cmp	r2, r3
 800624a:	d104      	bne.n	8006256 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800624c:	f7fe fb94 	bl	8004978 <HAL_RCC_GetPCLK2Freq>
 8006250:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006254:	e003      	b.n	800625e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006256:	f7fe fb7b 	bl	8004950 <HAL_RCC_GetPCLK1Freq>
 800625a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800625e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006268:	f040 810c 	bne.w	8006484 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800626c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006270:	2200      	movs	r2, #0
 8006272:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006276:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800627a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800627e:	4622      	mov	r2, r4
 8006280:	462b      	mov	r3, r5
 8006282:	1891      	adds	r1, r2, r2
 8006284:	65b9      	str	r1, [r7, #88]	; 0x58
 8006286:	415b      	adcs	r3, r3
 8006288:	65fb      	str	r3, [r7, #92]	; 0x5c
 800628a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800628e:	4621      	mov	r1, r4
 8006290:	eb12 0801 	adds.w	r8, r2, r1
 8006294:	4629      	mov	r1, r5
 8006296:	eb43 0901 	adc.w	r9, r3, r1
 800629a:	f04f 0200 	mov.w	r2, #0
 800629e:	f04f 0300 	mov.w	r3, #0
 80062a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062ae:	4690      	mov	r8, r2
 80062b0:	4699      	mov	r9, r3
 80062b2:	4623      	mov	r3, r4
 80062b4:	eb18 0303 	adds.w	r3, r8, r3
 80062b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80062bc:	462b      	mov	r3, r5
 80062be:	eb49 0303 	adc.w	r3, r9, r3
 80062c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80062c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80062d2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80062d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80062da:	460b      	mov	r3, r1
 80062dc:	18db      	adds	r3, r3, r3
 80062de:	653b      	str	r3, [r7, #80]	; 0x50
 80062e0:	4613      	mov	r3, r2
 80062e2:	eb42 0303 	adc.w	r3, r2, r3
 80062e6:	657b      	str	r3, [r7, #84]	; 0x54
 80062e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80062ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80062f0:	f7fa fc82 	bl	8000bf8 <__aeabi_uldivmod>
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
 80062f8:	4b61      	ldr	r3, [pc, #388]	; (8006480 <UART_SetConfig+0x2d4>)
 80062fa:	fba3 2302 	umull	r2, r3, r3, r2
 80062fe:	095b      	lsrs	r3, r3, #5
 8006300:	011c      	lsls	r4, r3, #4
 8006302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006306:	2200      	movs	r2, #0
 8006308:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800630c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006310:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006314:	4642      	mov	r2, r8
 8006316:	464b      	mov	r3, r9
 8006318:	1891      	adds	r1, r2, r2
 800631a:	64b9      	str	r1, [r7, #72]	; 0x48
 800631c:	415b      	adcs	r3, r3
 800631e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006320:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006324:	4641      	mov	r1, r8
 8006326:	eb12 0a01 	adds.w	sl, r2, r1
 800632a:	4649      	mov	r1, r9
 800632c:	eb43 0b01 	adc.w	fp, r3, r1
 8006330:	f04f 0200 	mov.w	r2, #0
 8006334:	f04f 0300 	mov.w	r3, #0
 8006338:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800633c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006340:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006344:	4692      	mov	sl, r2
 8006346:	469b      	mov	fp, r3
 8006348:	4643      	mov	r3, r8
 800634a:	eb1a 0303 	adds.w	r3, sl, r3
 800634e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006352:	464b      	mov	r3, r9
 8006354:	eb4b 0303 	adc.w	r3, fp, r3
 8006358:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800635c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006368:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800636c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006370:	460b      	mov	r3, r1
 8006372:	18db      	adds	r3, r3, r3
 8006374:	643b      	str	r3, [r7, #64]	; 0x40
 8006376:	4613      	mov	r3, r2
 8006378:	eb42 0303 	adc.w	r3, r2, r3
 800637c:	647b      	str	r3, [r7, #68]	; 0x44
 800637e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006382:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006386:	f7fa fc37 	bl	8000bf8 <__aeabi_uldivmod>
 800638a:	4602      	mov	r2, r0
 800638c:	460b      	mov	r3, r1
 800638e:	4611      	mov	r1, r2
 8006390:	4b3b      	ldr	r3, [pc, #236]	; (8006480 <UART_SetConfig+0x2d4>)
 8006392:	fba3 2301 	umull	r2, r3, r3, r1
 8006396:	095b      	lsrs	r3, r3, #5
 8006398:	2264      	movs	r2, #100	; 0x64
 800639a:	fb02 f303 	mul.w	r3, r2, r3
 800639e:	1acb      	subs	r3, r1, r3
 80063a0:	00db      	lsls	r3, r3, #3
 80063a2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80063a6:	4b36      	ldr	r3, [pc, #216]	; (8006480 <UART_SetConfig+0x2d4>)
 80063a8:	fba3 2302 	umull	r2, r3, r3, r2
 80063ac:	095b      	lsrs	r3, r3, #5
 80063ae:	005b      	lsls	r3, r3, #1
 80063b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80063b4:	441c      	add	r4, r3
 80063b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063ba:	2200      	movs	r2, #0
 80063bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80063c0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80063c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80063c8:	4642      	mov	r2, r8
 80063ca:	464b      	mov	r3, r9
 80063cc:	1891      	adds	r1, r2, r2
 80063ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80063d0:	415b      	adcs	r3, r3
 80063d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80063d8:	4641      	mov	r1, r8
 80063da:	1851      	adds	r1, r2, r1
 80063dc:	6339      	str	r1, [r7, #48]	; 0x30
 80063de:	4649      	mov	r1, r9
 80063e0:	414b      	adcs	r3, r1
 80063e2:	637b      	str	r3, [r7, #52]	; 0x34
 80063e4:	f04f 0200 	mov.w	r2, #0
 80063e8:	f04f 0300 	mov.w	r3, #0
 80063ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80063f0:	4659      	mov	r1, fp
 80063f2:	00cb      	lsls	r3, r1, #3
 80063f4:	4651      	mov	r1, sl
 80063f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063fa:	4651      	mov	r1, sl
 80063fc:	00ca      	lsls	r2, r1, #3
 80063fe:	4610      	mov	r0, r2
 8006400:	4619      	mov	r1, r3
 8006402:	4603      	mov	r3, r0
 8006404:	4642      	mov	r2, r8
 8006406:	189b      	adds	r3, r3, r2
 8006408:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800640c:	464b      	mov	r3, r9
 800640e:	460a      	mov	r2, r1
 8006410:	eb42 0303 	adc.w	r3, r2, r3
 8006414:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006424:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006428:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800642c:	460b      	mov	r3, r1
 800642e:	18db      	adds	r3, r3, r3
 8006430:	62bb      	str	r3, [r7, #40]	; 0x28
 8006432:	4613      	mov	r3, r2
 8006434:	eb42 0303 	adc.w	r3, r2, r3
 8006438:	62fb      	str	r3, [r7, #44]	; 0x2c
 800643a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800643e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006442:	f7fa fbd9 	bl	8000bf8 <__aeabi_uldivmod>
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	4b0d      	ldr	r3, [pc, #52]	; (8006480 <UART_SetConfig+0x2d4>)
 800644c:	fba3 1302 	umull	r1, r3, r3, r2
 8006450:	095b      	lsrs	r3, r3, #5
 8006452:	2164      	movs	r1, #100	; 0x64
 8006454:	fb01 f303 	mul.w	r3, r1, r3
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	3332      	adds	r3, #50	; 0x32
 800645e:	4a08      	ldr	r2, [pc, #32]	; (8006480 <UART_SetConfig+0x2d4>)
 8006460:	fba2 2303 	umull	r2, r3, r2, r3
 8006464:	095b      	lsrs	r3, r3, #5
 8006466:	f003 0207 	and.w	r2, r3, #7
 800646a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4422      	add	r2, r4
 8006472:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006474:	e105      	b.n	8006682 <UART_SetConfig+0x4d6>
 8006476:	bf00      	nop
 8006478:	40011000 	.word	0x40011000
 800647c:	40011400 	.word	0x40011400
 8006480:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006484:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006488:	2200      	movs	r2, #0
 800648a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800648e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006492:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006496:	4642      	mov	r2, r8
 8006498:	464b      	mov	r3, r9
 800649a:	1891      	adds	r1, r2, r2
 800649c:	6239      	str	r1, [r7, #32]
 800649e:	415b      	adcs	r3, r3
 80064a0:	627b      	str	r3, [r7, #36]	; 0x24
 80064a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064a6:	4641      	mov	r1, r8
 80064a8:	1854      	adds	r4, r2, r1
 80064aa:	4649      	mov	r1, r9
 80064ac:	eb43 0501 	adc.w	r5, r3, r1
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	f04f 0300 	mov.w	r3, #0
 80064b8:	00eb      	lsls	r3, r5, #3
 80064ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064be:	00e2      	lsls	r2, r4, #3
 80064c0:	4614      	mov	r4, r2
 80064c2:	461d      	mov	r5, r3
 80064c4:	4643      	mov	r3, r8
 80064c6:	18e3      	adds	r3, r4, r3
 80064c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80064cc:	464b      	mov	r3, r9
 80064ce:	eb45 0303 	adc.w	r3, r5, r3
 80064d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80064d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80064e2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	f04f 0300 	mov.w	r3, #0
 80064ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80064f2:	4629      	mov	r1, r5
 80064f4:	008b      	lsls	r3, r1, #2
 80064f6:	4621      	mov	r1, r4
 80064f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064fc:	4621      	mov	r1, r4
 80064fe:	008a      	lsls	r2, r1, #2
 8006500:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006504:	f7fa fb78 	bl	8000bf8 <__aeabi_uldivmod>
 8006508:	4602      	mov	r2, r0
 800650a:	460b      	mov	r3, r1
 800650c:	4b60      	ldr	r3, [pc, #384]	; (8006690 <UART_SetConfig+0x4e4>)
 800650e:	fba3 2302 	umull	r2, r3, r3, r2
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	011c      	lsls	r4, r3, #4
 8006516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800651a:	2200      	movs	r2, #0
 800651c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006520:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006524:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006528:	4642      	mov	r2, r8
 800652a:	464b      	mov	r3, r9
 800652c:	1891      	adds	r1, r2, r2
 800652e:	61b9      	str	r1, [r7, #24]
 8006530:	415b      	adcs	r3, r3
 8006532:	61fb      	str	r3, [r7, #28]
 8006534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006538:	4641      	mov	r1, r8
 800653a:	1851      	adds	r1, r2, r1
 800653c:	6139      	str	r1, [r7, #16]
 800653e:	4649      	mov	r1, r9
 8006540:	414b      	adcs	r3, r1
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	f04f 0200 	mov.w	r2, #0
 8006548:	f04f 0300 	mov.w	r3, #0
 800654c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006550:	4659      	mov	r1, fp
 8006552:	00cb      	lsls	r3, r1, #3
 8006554:	4651      	mov	r1, sl
 8006556:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800655a:	4651      	mov	r1, sl
 800655c:	00ca      	lsls	r2, r1, #3
 800655e:	4610      	mov	r0, r2
 8006560:	4619      	mov	r1, r3
 8006562:	4603      	mov	r3, r0
 8006564:	4642      	mov	r2, r8
 8006566:	189b      	adds	r3, r3, r2
 8006568:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800656c:	464b      	mov	r3, r9
 800656e:	460a      	mov	r2, r1
 8006570:	eb42 0303 	adc.w	r3, r2, r3
 8006574:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	67bb      	str	r3, [r7, #120]	; 0x78
 8006582:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006584:	f04f 0200 	mov.w	r2, #0
 8006588:	f04f 0300 	mov.w	r3, #0
 800658c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006590:	4649      	mov	r1, r9
 8006592:	008b      	lsls	r3, r1, #2
 8006594:	4641      	mov	r1, r8
 8006596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800659a:	4641      	mov	r1, r8
 800659c:	008a      	lsls	r2, r1, #2
 800659e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80065a2:	f7fa fb29 	bl	8000bf8 <__aeabi_uldivmod>
 80065a6:	4602      	mov	r2, r0
 80065a8:	460b      	mov	r3, r1
 80065aa:	4b39      	ldr	r3, [pc, #228]	; (8006690 <UART_SetConfig+0x4e4>)
 80065ac:	fba3 1302 	umull	r1, r3, r3, r2
 80065b0:	095b      	lsrs	r3, r3, #5
 80065b2:	2164      	movs	r1, #100	; 0x64
 80065b4:	fb01 f303 	mul.w	r3, r1, r3
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	011b      	lsls	r3, r3, #4
 80065bc:	3332      	adds	r3, #50	; 0x32
 80065be:	4a34      	ldr	r2, [pc, #208]	; (8006690 <UART_SetConfig+0x4e4>)
 80065c0:	fba2 2303 	umull	r2, r3, r2, r3
 80065c4:	095b      	lsrs	r3, r3, #5
 80065c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065ca:	441c      	add	r4, r3
 80065cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065d0:	2200      	movs	r2, #0
 80065d2:	673b      	str	r3, [r7, #112]	; 0x70
 80065d4:	677a      	str	r2, [r7, #116]	; 0x74
 80065d6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80065da:	4642      	mov	r2, r8
 80065dc:	464b      	mov	r3, r9
 80065de:	1891      	adds	r1, r2, r2
 80065e0:	60b9      	str	r1, [r7, #8]
 80065e2:	415b      	adcs	r3, r3
 80065e4:	60fb      	str	r3, [r7, #12]
 80065e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80065ea:	4641      	mov	r1, r8
 80065ec:	1851      	adds	r1, r2, r1
 80065ee:	6039      	str	r1, [r7, #0]
 80065f0:	4649      	mov	r1, r9
 80065f2:	414b      	adcs	r3, r1
 80065f4:	607b      	str	r3, [r7, #4]
 80065f6:	f04f 0200 	mov.w	r2, #0
 80065fa:	f04f 0300 	mov.w	r3, #0
 80065fe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006602:	4659      	mov	r1, fp
 8006604:	00cb      	lsls	r3, r1, #3
 8006606:	4651      	mov	r1, sl
 8006608:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800660c:	4651      	mov	r1, sl
 800660e:	00ca      	lsls	r2, r1, #3
 8006610:	4610      	mov	r0, r2
 8006612:	4619      	mov	r1, r3
 8006614:	4603      	mov	r3, r0
 8006616:	4642      	mov	r2, r8
 8006618:	189b      	adds	r3, r3, r2
 800661a:	66bb      	str	r3, [r7, #104]	; 0x68
 800661c:	464b      	mov	r3, r9
 800661e:	460a      	mov	r2, r1
 8006620:	eb42 0303 	adc.w	r3, r2, r3
 8006624:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	663b      	str	r3, [r7, #96]	; 0x60
 8006630:	667a      	str	r2, [r7, #100]	; 0x64
 8006632:	f04f 0200 	mov.w	r2, #0
 8006636:	f04f 0300 	mov.w	r3, #0
 800663a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800663e:	4649      	mov	r1, r9
 8006640:	008b      	lsls	r3, r1, #2
 8006642:	4641      	mov	r1, r8
 8006644:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006648:	4641      	mov	r1, r8
 800664a:	008a      	lsls	r2, r1, #2
 800664c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006650:	f7fa fad2 	bl	8000bf8 <__aeabi_uldivmod>
 8006654:	4602      	mov	r2, r0
 8006656:	460b      	mov	r3, r1
 8006658:	4b0d      	ldr	r3, [pc, #52]	; (8006690 <UART_SetConfig+0x4e4>)
 800665a:	fba3 1302 	umull	r1, r3, r3, r2
 800665e:	095b      	lsrs	r3, r3, #5
 8006660:	2164      	movs	r1, #100	; 0x64
 8006662:	fb01 f303 	mul.w	r3, r1, r3
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	011b      	lsls	r3, r3, #4
 800666a:	3332      	adds	r3, #50	; 0x32
 800666c:	4a08      	ldr	r2, [pc, #32]	; (8006690 <UART_SetConfig+0x4e4>)
 800666e:	fba2 2303 	umull	r2, r3, r2, r3
 8006672:	095b      	lsrs	r3, r3, #5
 8006674:	f003 020f 	and.w	r2, r3, #15
 8006678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4422      	add	r2, r4
 8006680:	609a      	str	r2, [r3, #8]
}
 8006682:	bf00      	nop
 8006684:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006688:	46bd      	mov	sp, r7
 800668a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800668e:	bf00      	nop
 8006690:	51eb851f 	.word	0x51eb851f

08006694 <atof>:
 8006694:	2100      	movs	r1, #0
 8006696:	f001 bb11 	b.w	8007cbc <strtod>

0800669a <atoi>:
 800669a:	220a      	movs	r2, #10
 800669c:	2100      	movs	r1, #0
 800669e:	f001 bb9b 	b.w	8007dd8 <strtol>
	...

080066a4 <__errno>:
 80066a4:	4b01      	ldr	r3, [pc, #4]	; (80066ac <__errno+0x8>)
 80066a6:	6818      	ldr	r0, [r3, #0]
 80066a8:	4770      	bx	lr
 80066aa:	bf00      	nop
 80066ac:	2000000c 	.word	0x2000000c

080066b0 <__libc_init_array>:
 80066b0:	b570      	push	{r4, r5, r6, lr}
 80066b2:	4d0d      	ldr	r5, [pc, #52]	; (80066e8 <__libc_init_array+0x38>)
 80066b4:	4c0d      	ldr	r4, [pc, #52]	; (80066ec <__libc_init_array+0x3c>)
 80066b6:	1b64      	subs	r4, r4, r5
 80066b8:	10a4      	asrs	r4, r4, #2
 80066ba:	2600      	movs	r6, #0
 80066bc:	42a6      	cmp	r6, r4
 80066be:	d109      	bne.n	80066d4 <__libc_init_array+0x24>
 80066c0:	4d0b      	ldr	r5, [pc, #44]	; (80066f0 <__libc_init_array+0x40>)
 80066c2:	4c0c      	ldr	r4, [pc, #48]	; (80066f4 <__libc_init_array+0x44>)
 80066c4:	f004 faa8 	bl	800ac18 <_init>
 80066c8:	1b64      	subs	r4, r4, r5
 80066ca:	10a4      	asrs	r4, r4, #2
 80066cc:	2600      	movs	r6, #0
 80066ce:	42a6      	cmp	r6, r4
 80066d0:	d105      	bne.n	80066de <__libc_init_array+0x2e>
 80066d2:	bd70      	pop	{r4, r5, r6, pc}
 80066d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80066d8:	4798      	blx	r3
 80066da:	3601      	adds	r6, #1
 80066dc:	e7ee      	b.n	80066bc <__libc_init_array+0xc>
 80066de:	f855 3b04 	ldr.w	r3, [r5], #4
 80066e2:	4798      	blx	r3
 80066e4:	3601      	adds	r6, #1
 80066e6:	e7f2      	b.n	80066ce <__libc_init_array+0x1e>
 80066e8:	0800b81c 	.word	0x0800b81c
 80066ec:	0800b81c 	.word	0x0800b81c
 80066f0:	0800b81c 	.word	0x0800b81c
 80066f4:	0800b820 	.word	0x0800b820

080066f8 <memcpy>:
 80066f8:	440a      	add	r2, r1
 80066fa:	4291      	cmp	r1, r2
 80066fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006700:	d100      	bne.n	8006704 <memcpy+0xc>
 8006702:	4770      	bx	lr
 8006704:	b510      	push	{r4, lr}
 8006706:	f811 4b01 	ldrb.w	r4, [r1], #1
 800670a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800670e:	4291      	cmp	r1, r2
 8006710:	d1f9      	bne.n	8006706 <memcpy+0xe>
 8006712:	bd10      	pop	{r4, pc}

08006714 <memset>:
 8006714:	4402      	add	r2, r0
 8006716:	4603      	mov	r3, r0
 8006718:	4293      	cmp	r3, r2
 800671a:	d100      	bne.n	800671e <memset+0xa>
 800671c:	4770      	bx	lr
 800671e:	f803 1b01 	strb.w	r1, [r3], #1
 8006722:	e7f9      	b.n	8006718 <memset+0x4>

08006724 <__cvt>:
 8006724:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006728:	ec55 4b10 	vmov	r4, r5, d0
 800672c:	2d00      	cmp	r5, #0
 800672e:	460e      	mov	r6, r1
 8006730:	4619      	mov	r1, r3
 8006732:	462b      	mov	r3, r5
 8006734:	bfbb      	ittet	lt
 8006736:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800673a:	461d      	movlt	r5, r3
 800673c:	2300      	movge	r3, #0
 800673e:	232d      	movlt	r3, #45	; 0x2d
 8006740:	700b      	strb	r3, [r1, #0]
 8006742:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006744:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006748:	4691      	mov	r9, r2
 800674a:	f023 0820 	bic.w	r8, r3, #32
 800674e:	bfbc      	itt	lt
 8006750:	4622      	movlt	r2, r4
 8006752:	4614      	movlt	r4, r2
 8006754:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006758:	d005      	beq.n	8006766 <__cvt+0x42>
 800675a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800675e:	d100      	bne.n	8006762 <__cvt+0x3e>
 8006760:	3601      	adds	r6, #1
 8006762:	2102      	movs	r1, #2
 8006764:	e000      	b.n	8006768 <__cvt+0x44>
 8006766:	2103      	movs	r1, #3
 8006768:	ab03      	add	r3, sp, #12
 800676a:	9301      	str	r3, [sp, #4]
 800676c:	ab02      	add	r3, sp, #8
 800676e:	9300      	str	r3, [sp, #0]
 8006770:	ec45 4b10 	vmov	d0, r4, r5
 8006774:	4653      	mov	r3, sl
 8006776:	4632      	mov	r2, r6
 8006778:	f001 fbc6 	bl	8007f08 <_dtoa_r>
 800677c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006780:	4607      	mov	r7, r0
 8006782:	d102      	bne.n	800678a <__cvt+0x66>
 8006784:	f019 0f01 	tst.w	r9, #1
 8006788:	d022      	beq.n	80067d0 <__cvt+0xac>
 800678a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800678e:	eb07 0906 	add.w	r9, r7, r6
 8006792:	d110      	bne.n	80067b6 <__cvt+0x92>
 8006794:	783b      	ldrb	r3, [r7, #0]
 8006796:	2b30      	cmp	r3, #48	; 0x30
 8006798:	d10a      	bne.n	80067b0 <__cvt+0x8c>
 800679a:	2200      	movs	r2, #0
 800679c:	2300      	movs	r3, #0
 800679e:	4620      	mov	r0, r4
 80067a0:	4629      	mov	r1, r5
 80067a2:	f7fa f999 	bl	8000ad8 <__aeabi_dcmpeq>
 80067a6:	b918      	cbnz	r0, 80067b0 <__cvt+0x8c>
 80067a8:	f1c6 0601 	rsb	r6, r6, #1
 80067ac:	f8ca 6000 	str.w	r6, [sl]
 80067b0:	f8da 3000 	ldr.w	r3, [sl]
 80067b4:	4499      	add	r9, r3
 80067b6:	2200      	movs	r2, #0
 80067b8:	2300      	movs	r3, #0
 80067ba:	4620      	mov	r0, r4
 80067bc:	4629      	mov	r1, r5
 80067be:	f7fa f98b 	bl	8000ad8 <__aeabi_dcmpeq>
 80067c2:	b108      	cbz	r0, 80067c8 <__cvt+0xa4>
 80067c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80067c8:	2230      	movs	r2, #48	; 0x30
 80067ca:	9b03      	ldr	r3, [sp, #12]
 80067cc:	454b      	cmp	r3, r9
 80067ce:	d307      	bcc.n	80067e0 <__cvt+0xbc>
 80067d0:	9b03      	ldr	r3, [sp, #12]
 80067d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80067d4:	1bdb      	subs	r3, r3, r7
 80067d6:	4638      	mov	r0, r7
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	b004      	add	sp, #16
 80067dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067e0:	1c59      	adds	r1, r3, #1
 80067e2:	9103      	str	r1, [sp, #12]
 80067e4:	701a      	strb	r2, [r3, #0]
 80067e6:	e7f0      	b.n	80067ca <__cvt+0xa6>

080067e8 <__exponent>:
 80067e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067ea:	4603      	mov	r3, r0
 80067ec:	2900      	cmp	r1, #0
 80067ee:	bfb8      	it	lt
 80067f0:	4249      	neglt	r1, r1
 80067f2:	f803 2b02 	strb.w	r2, [r3], #2
 80067f6:	bfb4      	ite	lt
 80067f8:	222d      	movlt	r2, #45	; 0x2d
 80067fa:	222b      	movge	r2, #43	; 0x2b
 80067fc:	2909      	cmp	r1, #9
 80067fe:	7042      	strb	r2, [r0, #1]
 8006800:	dd2a      	ble.n	8006858 <__exponent+0x70>
 8006802:	f10d 0407 	add.w	r4, sp, #7
 8006806:	46a4      	mov	ip, r4
 8006808:	270a      	movs	r7, #10
 800680a:	46a6      	mov	lr, r4
 800680c:	460a      	mov	r2, r1
 800680e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006812:	fb07 1516 	mls	r5, r7, r6, r1
 8006816:	3530      	adds	r5, #48	; 0x30
 8006818:	2a63      	cmp	r2, #99	; 0x63
 800681a:	f104 34ff 	add.w	r4, r4, #4294967295
 800681e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006822:	4631      	mov	r1, r6
 8006824:	dcf1      	bgt.n	800680a <__exponent+0x22>
 8006826:	3130      	adds	r1, #48	; 0x30
 8006828:	f1ae 0502 	sub.w	r5, lr, #2
 800682c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006830:	1c44      	adds	r4, r0, #1
 8006832:	4629      	mov	r1, r5
 8006834:	4561      	cmp	r1, ip
 8006836:	d30a      	bcc.n	800684e <__exponent+0x66>
 8006838:	f10d 0209 	add.w	r2, sp, #9
 800683c:	eba2 020e 	sub.w	r2, r2, lr
 8006840:	4565      	cmp	r5, ip
 8006842:	bf88      	it	hi
 8006844:	2200      	movhi	r2, #0
 8006846:	4413      	add	r3, r2
 8006848:	1a18      	subs	r0, r3, r0
 800684a:	b003      	add	sp, #12
 800684c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800684e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006852:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006856:	e7ed      	b.n	8006834 <__exponent+0x4c>
 8006858:	2330      	movs	r3, #48	; 0x30
 800685a:	3130      	adds	r1, #48	; 0x30
 800685c:	7083      	strb	r3, [r0, #2]
 800685e:	70c1      	strb	r1, [r0, #3]
 8006860:	1d03      	adds	r3, r0, #4
 8006862:	e7f1      	b.n	8006848 <__exponent+0x60>

08006864 <_printf_float>:
 8006864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006868:	ed2d 8b02 	vpush	{d8}
 800686c:	b08d      	sub	sp, #52	; 0x34
 800686e:	460c      	mov	r4, r1
 8006870:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006874:	4616      	mov	r6, r2
 8006876:	461f      	mov	r7, r3
 8006878:	4605      	mov	r5, r0
 800687a:	f002 fca3 	bl	80091c4 <_localeconv_r>
 800687e:	f8d0 a000 	ldr.w	sl, [r0]
 8006882:	4650      	mov	r0, sl
 8006884:	f7f9 fcac 	bl	80001e0 <strlen>
 8006888:	2300      	movs	r3, #0
 800688a:	930a      	str	r3, [sp, #40]	; 0x28
 800688c:	6823      	ldr	r3, [r4, #0]
 800688e:	9305      	str	r3, [sp, #20]
 8006890:	f8d8 3000 	ldr.w	r3, [r8]
 8006894:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006898:	3307      	adds	r3, #7
 800689a:	f023 0307 	bic.w	r3, r3, #7
 800689e:	f103 0208 	add.w	r2, r3, #8
 80068a2:	f8c8 2000 	str.w	r2, [r8]
 80068a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068aa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80068ae:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80068b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80068b6:	9307      	str	r3, [sp, #28]
 80068b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80068bc:	ee08 0a10 	vmov	s16, r0
 80068c0:	4b9f      	ldr	r3, [pc, #636]	; (8006b40 <_printf_float+0x2dc>)
 80068c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068c6:	f04f 32ff 	mov.w	r2, #4294967295
 80068ca:	f7fa f937 	bl	8000b3c <__aeabi_dcmpun>
 80068ce:	bb88      	cbnz	r0, 8006934 <_printf_float+0xd0>
 80068d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068d4:	4b9a      	ldr	r3, [pc, #616]	; (8006b40 <_printf_float+0x2dc>)
 80068d6:	f04f 32ff 	mov.w	r2, #4294967295
 80068da:	f7fa f911 	bl	8000b00 <__aeabi_dcmple>
 80068de:	bb48      	cbnz	r0, 8006934 <_printf_float+0xd0>
 80068e0:	2200      	movs	r2, #0
 80068e2:	2300      	movs	r3, #0
 80068e4:	4640      	mov	r0, r8
 80068e6:	4649      	mov	r1, r9
 80068e8:	f7fa f900 	bl	8000aec <__aeabi_dcmplt>
 80068ec:	b110      	cbz	r0, 80068f4 <_printf_float+0x90>
 80068ee:	232d      	movs	r3, #45	; 0x2d
 80068f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068f4:	4b93      	ldr	r3, [pc, #588]	; (8006b44 <_printf_float+0x2e0>)
 80068f6:	4894      	ldr	r0, [pc, #592]	; (8006b48 <_printf_float+0x2e4>)
 80068f8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80068fc:	bf94      	ite	ls
 80068fe:	4698      	movls	r8, r3
 8006900:	4680      	movhi	r8, r0
 8006902:	2303      	movs	r3, #3
 8006904:	6123      	str	r3, [r4, #16]
 8006906:	9b05      	ldr	r3, [sp, #20]
 8006908:	f023 0204 	bic.w	r2, r3, #4
 800690c:	6022      	str	r2, [r4, #0]
 800690e:	f04f 0900 	mov.w	r9, #0
 8006912:	9700      	str	r7, [sp, #0]
 8006914:	4633      	mov	r3, r6
 8006916:	aa0b      	add	r2, sp, #44	; 0x2c
 8006918:	4621      	mov	r1, r4
 800691a:	4628      	mov	r0, r5
 800691c:	f000 f9d8 	bl	8006cd0 <_printf_common>
 8006920:	3001      	adds	r0, #1
 8006922:	f040 8090 	bne.w	8006a46 <_printf_float+0x1e2>
 8006926:	f04f 30ff 	mov.w	r0, #4294967295
 800692a:	b00d      	add	sp, #52	; 0x34
 800692c:	ecbd 8b02 	vpop	{d8}
 8006930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006934:	4642      	mov	r2, r8
 8006936:	464b      	mov	r3, r9
 8006938:	4640      	mov	r0, r8
 800693a:	4649      	mov	r1, r9
 800693c:	f7fa f8fe 	bl	8000b3c <__aeabi_dcmpun>
 8006940:	b140      	cbz	r0, 8006954 <_printf_float+0xf0>
 8006942:	464b      	mov	r3, r9
 8006944:	2b00      	cmp	r3, #0
 8006946:	bfbc      	itt	lt
 8006948:	232d      	movlt	r3, #45	; 0x2d
 800694a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800694e:	487f      	ldr	r0, [pc, #508]	; (8006b4c <_printf_float+0x2e8>)
 8006950:	4b7f      	ldr	r3, [pc, #508]	; (8006b50 <_printf_float+0x2ec>)
 8006952:	e7d1      	b.n	80068f8 <_printf_float+0x94>
 8006954:	6863      	ldr	r3, [r4, #4]
 8006956:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800695a:	9206      	str	r2, [sp, #24]
 800695c:	1c5a      	adds	r2, r3, #1
 800695e:	d13f      	bne.n	80069e0 <_printf_float+0x17c>
 8006960:	2306      	movs	r3, #6
 8006962:	6063      	str	r3, [r4, #4]
 8006964:	9b05      	ldr	r3, [sp, #20]
 8006966:	6861      	ldr	r1, [r4, #4]
 8006968:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800696c:	2300      	movs	r3, #0
 800696e:	9303      	str	r3, [sp, #12]
 8006970:	ab0a      	add	r3, sp, #40	; 0x28
 8006972:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006976:	ab09      	add	r3, sp, #36	; 0x24
 8006978:	ec49 8b10 	vmov	d0, r8, r9
 800697c:	9300      	str	r3, [sp, #0]
 800697e:	6022      	str	r2, [r4, #0]
 8006980:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006984:	4628      	mov	r0, r5
 8006986:	f7ff fecd 	bl	8006724 <__cvt>
 800698a:	9b06      	ldr	r3, [sp, #24]
 800698c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800698e:	2b47      	cmp	r3, #71	; 0x47
 8006990:	4680      	mov	r8, r0
 8006992:	d108      	bne.n	80069a6 <_printf_float+0x142>
 8006994:	1cc8      	adds	r0, r1, #3
 8006996:	db02      	blt.n	800699e <_printf_float+0x13a>
 8006998:	6863      	ldr	r3, [r4, #4]
 800699a:	4299      	cmp	r1, r3
 800699c:	dd41      	ble.n	8006a22 <_printf_float+0x1be>
 800699e:	f1ab 0b02 	sub.w	fp, fp, #2
 80069a2:	fa5f fb8b 	uxtb.w	fp, fp
 80069a6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069aa:	d820      	bhi.n	80069ee <_printf_float+0x18a>
 80069ac:	3901      	subs	r1, #1
 80069ae:	465a      	mov	r2, fp
 80069b0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80069b4:	9109      	str	r1, [sp, #36]	; 0x24
 80069b6:	f7ff ff17 	bl	80067e8 <__exponent>
 80069ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069bc:	1813      	adds	r3, r2, r0
 80069be:	2a01      	cmp	r2, #1
 80069c0:	4681      	mov	r9, r0
 80069c2:	6123      	str	r3, [r4, #16]
 80069c4:	dc02      	bgt.n	80069cc <_printf_float+0x168>
 80069c6:	6822      	ldr	r2, [r4, #0]
 80069c8:	07d2      	lsls	r2, r2, #31
 80069ca:	d501      	bpl.n	80069d0 <_printf_float+0x16c>
 80069cc:	3301      	adds	r3, #1
 80069ce:	6123      	str	r3, [r4, #16]
 80069d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d09c      	beq.n	8006912 <_printf_float+0xae>
 80069d8:	232d      	movs	r3, #45	; 0x2d
 80069da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069de:	e798      	b.n	8006912 <_printf_float+0xae>
 80069e0:	9a06      	ldr	r2, [sp, #24]
 80069e2:	2a47      	cmp	r2, #71	; 0x47
 80069e4:	d1be      	bne.n	8006964 <_printf_float+0x100>
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1bc      	bne.n	8006964 <_printf_float+0x100>
 80069ea:	2301      	movs	r3, #1
 80069ec:	e7b9      	b.n	8006962 <_printf_float+0xfe>
 80069ee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80069f2:	d118      	bne.n	8006a26 <_printf_float+0x1c2>
 80069f4:	2900      	cmp	r1, #0
 80069f6:	6863      	ldr	r3, [r4, #4]
 80069f8:	dd0b      	ble.n	8006a12 <_printf_float+0x1ae>
 80069fa:	6121      	str	r1, [r4, #16]
 80069fc:	b913      	cbnz	r3, 8006a04 <_printf_float+0x1a0>
 80069fe:	6822      	ldr	r2, [r4, #0]
 8006a00:	07d0      	lsls	r0, r2, #31
 8006a02:	d502      	bpl.n	8006a0a <_printf_float+0x1a6>
 8006a04:	3301      	adds	r3, #1
 8006a06:	440b      	add	r3, r1
 8006a08:	6123      	str	r3, [r4, #16]
 8006a0a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006a0c:	f04f 0900 	mov.w	r9, #0
 8006a10:	e7de      	b.n	80069d0 <_printf_float+0x16c>
 8006a12:	b913      	cbnz	r3, 8006a1a <_printf_float+0x1b6>
 8006a14:	6822      	ldr	r2, [r4, #0]
 8006a16:	07d2      	lsls	r2, r2, #31
 8006a18:	d501      	bpl.n	8006a1e <_printf_float+0x1ba>
 8006a1a:	3302      	adds	r3, #2
 8006a1c:	e7f4      	b.n	8006a08 <_printf_float+0x1a4>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e7f2      	b.n	8006a08 <_printf_float+0x1a4>
 8006a22:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a28:	4299      	cmp	r1, r3
 8006a2a:	db05      	blt.n	8006a38 <_printf_float+0x1d4>
 8006a2c:	6823      	ldr	r3, [r4, #0]
 8006a2e:	6121      	str	r1, [r4, #16]
 8006a30:	07d8      	lsls	r0, r3, #31
 8006a32:	d5ea      	bpl.n	8006a0a <_printf_float+0x1a6>
 8006a34:	1c4b      	adds	r3, r1, #1
 8006a36:	e7e7      	b.n	8006a08 <_printf_float+0x1a4>
 8006a38:	2900      	cmp	r1, #0
 8006a3a:	bfd4      	ite	le
 8006a3c:	f1c1 0202 	rsble	r2, r1, #2
 8006a40:	2201      	movgt	r2, #1
 8006a42:	4413      	add	r3, r2
 8006a44:	e7e0      	b.n	8006a08 <_printf_float+0x1a4>
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	055a      	lsls	r2, r3, #21
 8006a4a:	d407      	bmi.n	8006a5c <_printf_float+0x1f8>
 8006a4c:	6923      	ldr	r3, [r4, #16]
 8006a4e:	4642      	mov	r2, r8
 8006a50:	4631      	mov	r1, r6
 8006a52:	4628      	mov	r0, r5
 8006a54:	47b8      	blx	r7
 8006a56:	3001      	adds	r0, #1
 8006a58:	d12c      	bne.n	8006ab4 <_printf_float+0x250>
 8006a5a:	e764      	b.n	8006926 <_printf_float+0xc2>
 8006a5c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006a60:	f240 80e0 	bls.w	8006c24 <_printf_float+0x3c0>
 8006a64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a68:	2200      	movs	r2, #0
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	f7fa f834 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a70:	2800      	cmp	r0, #0
 8006a72:	d034      	beq.n	8006ade <_printf_float+0x27a>
 8006a74:	4a37      	ldr	r2, [pc, #220]	; (8006b54 <_printf_float+0x2f0>)
 8006a76:	2301      	movs	r3, #1
 8006a78:	4631      	mov	r1, r6
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	47b8      	blx	r7
 8006a7e:	3001      	adds	r0, #1
 8006a80:	f43f af51 	beq.w	8006926 <_printf_float+0xc2>
 8006a84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	db02      	blt.n	8006a92 <_printf_float+0x22e>
 8006a8c:	6823      	ldr	r3, [r4, #0]
 8006a8e:	07d8      	lsls	r0, r3, #31
 8006a90:	d510      	bpl.n	8006ab4 <_printf_float+0x250>
 8006a92:	ee18 3a10 	vmov	r3, s16
 8006a96:	4652      	mov	r2, sl
 8006a98:	4631      	mov	r1, r6
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	47b8      	blx	r7
 8006a9e:	3001      	adds	r0, #1
 8006aa0:	f43f af41 	beq.w	8006926 <_printf_float+0xc2>
 8006aa4:	f04f 0800 	mov.w	r8, #0
 8006aa8:	f104 091a 	add.w	r9, r4, #26
 8006aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	4543      	cmp	r3, r8
 8006ab2:	dc09      	bgt.n	8006ac8 <_printf_float+0x264>
 8006ab4:	6823      	ldr	r3, [r4, #0]
 8006ab6:	079b      	lsls	r3, r3, #30
 8006ab8:	f100 8105 	bmi.w	8006cc6 <_printf_float+0x462>
 8006abc:	68e0      	ldr	r0, [r4, #12]
 8006abe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ac0:	4298      	cmp	r0, r3
 8006ac2:	bfb8      	it	lt
 8006ac4:	4618      	movlt	r0, r3
 8006ac6:	e730      	b.n	800692a <_printf_float+0xc6>
 8006ac8:	2301      	movs	r3, #1
 8006aca:	464a      	mov	r2, r9
 8006acc:	4631      	mov	r1, r6
 8006ace:	4628      	mov	r0, r5
 8006ad0:	47b8      	blx	r7
 8006ad2:	3001      	adds	r0, #1
 8006ad4:	f43f af27 	beq.w	8006926 <_printf_float+0xc2>
 8006ad8:	f108 0801 	add.w	r8, r8, #1
 8006adc:	e7e6      	b.n	8006aac <_printf_float+0x248>
 8006ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	dc39      	bgt.n	8006b58 <_printf_float+0x2f4>
 8006ae4:	4a1b      	ldr	r2, [pc, #108]	; (8006b54 <_printf_float+0x2f0>)
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	4631      	mov	r1, r6
 8006aea:	4628      	mov	r0, r5
 8006aec:	47b8      	blx	r7
 8006aee:	3001      	adds	r0, #1
 8006af0:	f43f af19 	beq.w	8006926 <_printf_float+0xc2>
 8006af4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006af8:	4313      	orrs	r3, r2
 8006afa:	d102      	bne.n	8006b02 <_printf_float+0x29e>
 8006afc:	6823      	ldr	r3, [r4, #0]
 8006afe:	07d9      	lsls	r1, r3, #31
 8006b00:	d5d8      	bpl.n	8006ab4 <_printf_float+0x250>
 8006b02:	ee18 3a10 	vmov	r3, s16
 8006b06:	4652      	mov	r2, sl
 8006b08:	4631      	mov	r1, r6
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	47b8      	blx	r7
 8006b0e:	3001      	adds	r0, #1
 8006b10:	f43f af09 	beq.w	8006926 <_printf_float+0xc2>
 8006b14:	f04f 0900 	mov.w	r9, #0
 8006b18:	f104 0a1a 	add.w	sl, r4, #26
 8006b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b1e:	425b      	negs	r3, r3
 8006b20:	454b      	cmp	r3, r9
 8006b22:	dc01      	bgt.n	8006b28 <_printf_float+0x2c4>
 8006b24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b26:	e792      	b.n	8006a4e <_printf_float+0x1ea>
 8006b28:	2301      	movs	r3, #1
 8006b2a:	4652      	mov	r2, sl
 8006b2c:	4631      	mov	r1, r6
 8006b2e:	4628      	mov	r0, r5
 8006b30:	47b8      	blx	r7
 8006b32:	3001      	adds	r0, #1
 8006b34:	f43f aef7 	beq.w	8006926 <_printf_float+0xc2>
 8006b38:	f109 0901 	add.w	r9, r9, #1
 8006b3c:	e7ee      	b.n	8006b1c <_printf_float+0x2b8>
 8006b3e:	bf00      	nop
 8006b40:	7fefffff 	.word	0x7fefffff
 8006b44:	0800b37c 	.word	0x0800b37c
 8006b48:	0800b380 	.word	0x0800b380
 8006b4c:	0800b388 	.word	0x0800b388
 8006b50:	0800b384 	.word	0x0800b384
 8006b54:	0800b38c 	.word	0x0800b38c
 8006b58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b5a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	bfa8      	it	ge
 8006b60:	461a      	movge	r2, r3
 8006b62:	2a00      	cmp	r2, #0
 8006b64:	4691      	mov	r9, r2
 8006b66:	dc37      	bgt.n	8006bd8 <_printf_float+0x374>
 8006b68:	f04f 0b00 	mov.w	fp, #0
 8006b6c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b70:	f104 021a 	add.w	r2, r4, #26
 8006b74:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006b76:	9305      	str	r3, [sp, #20]
 8006b78:	eba3 0309 	sub.w	r3, r3, r9
 8006b7c:	455b      	cmp	r3, fp
 8006b7e:	dc33      	bgt.n	8006be8 <_printf_float+0x384>
 8006b80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b84:	429a      	cmp	r2, r3
 8006b86:	db3b      	blt.n	8006c00 <_printf_float+0x39c>
 8006b88:	6823      	ldr	r3, [r4, #0]
 8006b8a:	07da      	lsls	r2, r3, #31
 8006b8c:	d438      	bmi.n	8006c00 <_printf_float+0x39c>
 8006b8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b90:	9a05      	ldr	r2, [sp, #20]
 8006b92:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b94:	1a9a      	subs	r2, r3, r2
 8006b96:	eba3 0901 	sub.w	r9, r3, r1
 8006b9a:	4591      	cmp	r9, r2
 8006b9c:	bfa8      	it	ge
 8006b9e:	4691      	movge	r9, r2
 8006ba0:	f1b9 0f00 	cmp.w	r9, #0
 8006ba4:	dc35      	bgt.n	8006c12 <_printf_float+0x3ae>
 8006ba6:	f04f 0800 	mov.w	r8, #0
 8006baa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bae:	f104 0a1a 	add.w	sl, r4, #26
 8006bb2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bb6:	1a9b      	subs	r3, r3, r2
 8006bb8:	eba3 0309 	sub.w	r3, r3, r9
 8006bbc:	4543      	cmp	r3, r8
 8006bbe:	f77f af79 	ble.w	8006ab4 <_printf_float+0x250>
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	4652      	mov	r2, sl
 8006bc6:	4631      	mov	r1, r6
 8006bc8:	4628      	mov	r0, r5
 8006bca:	47b8      	blx	r7
 8006bcc:	3001      	adds	r0, #1
 8006bce:	f43f aeaa 	beq.w	8006926 <_printf_float+0xc2>
 8006bd2:	f108 0801 	add.w	r8, r8, #1
 8006bd6:	e7ec      	b.n	8006bb2 <_printf_float+0x34e>
 8006bd8:	4613      	mov	r3, r2
 8006bda:	4631      	mov	r1, r6
 8006bdc:	4642      	mov	r2, r8
 8006bde:	4628      	mov	r0, r5
 8006be0:	47b8      	blx	r7
 8006be2:	3001      	adds	r0, #1
 8006be4:	d1c0      	bne.n	8006b68 <_printf_float+0x304>
 8006be6:	e69e      	b.n	8006926 <_printf_float+0xc2>
 8006be8:	2301      	movs	r3, #1
 8006bea:	4631      	mov	r1, r6
 8006bec:	4628      	mov	r0, r5
 8006bee:	9205      	str	r2, [sp, #20]
 8006bf0:	47b8      	blx	r7
 8006bf2:	3001      	adds	r0, #1
 8006bf4:	f43f ae97 	beq.w	8006926 <_printf_float+0xc2>
 8006bf8:	9a05      	ldr	r2, [sp, #20]
 8006bfa:	f10b 0b01 	add.w	fp, fp, #1
 8006bfe:	e7b9      	b.n	8006b74 <_printf_float+0x310>
 8006c00:	ee18 3a10 	vmov	r3, s16
 8006c04:	4652      	mov	r2, sl
 8006c06:	4631      	mov	r1, r6
 8006c08:	4628      	mov	r0, r5
 8006c0a:	47b8      	blx	r7
 8006c0c:	3001      	adds	r0, #1
 8006c0e:	d1be      	bne.n	8006b8e <_printf_float+0x32a>
 8006c10:	e689      	b.n	8006926 <_printf_float+0xc2>
 8006c12:	9a05      	ldr	r2, [sp, #20]
 8006c14:	464b      	mov	r3, r9
 8006c16:	4442      	add	r2, r8
 8006c18:	4631      	mov	r1, r6
 8006c1a:	4628      	mov	r0, r5
 8006c1c:	47b8      	blx	r7
 8006c1e:	3001      	adds	r0, #1
 8006c20:	d1c1      	bne.n	8006ba6 <_printf_float+0x342>
 8006c22:	e680      	b.n	8006926 <_printf_float+0xc2>
 8006c24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c26:	2a01      	cmp	r2, #1
 8006c28:	dc01      	bgt.n	8006c2e <_printf_float+0x3ca>
 8006c2a:	07db      	lsls	r3, r3, #31
 8006c2c:	d538      	bpl.n	8006ca0 <_printf_float+0x43c>
 8006c2e:	2301      	movs	r3, #1
 8006c30:	4642      	mov	r2, r8
 8006c32:	4631      	mov	r1, r6
 8006c34:	4628      	mov	r0, r5
 8006c36:	47b8      	blx	r7
 8006c38:	3001      	adds	r0, #1
 8006c3a:	f43f ae74 	beq.w	8006926 <_printf_float+0xc2>
 8006c3e:	ee18 3a10 	vmov	r3, s16
 8006c42:	4652      	mov	r2, sl
 8006c44:	4631      	mov	r1, r6
 8006c46:	4628      	mov	r0, r5
 8006c48:	47b8      	blx	r7
 8006c4a:	3001      	adds	r0, #1
 8006c4c:	f43f ae6b 	beq.w	8006926 <_printf_float+0xc2>
 8006c50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c54:	2200      	movs	r2, #0
 8006c56:	2300      	movs	r3, #0
 8006c58:	f7f9 ff3e 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c5c:	b9d8      	cbnz	r0, 8006c96 <_printf_float+0x432>
 8006c5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c60:	f108 0201 	add.w	r2, r8, #1
 8006c64:	3b01      	subs	r3, #1
 8006c66:	4631      	mov	r1, r6
 8006c68:	4628      	mov	r0, r5
 8006c6a:	47b8      	blx	r7
 8006c6c:	3001      	adds	r0, #1
 8006c6e:	d10e      	bne.n	8006c8e <_printf_float+0x42a>
 8006c70:	e659      	b.n	8006926 <_printf_float+0xc2>
 8006c72:	2301      	movs	r3, #1
 8006c74:	4652      	mov	r2, sl
 8006c76:	4631      	mov	r1, r6
 8006c78:	4628      	mov	r0, r5
 8006c7a:	47b8      	blx	r7
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	f43f ae52 	beq.w	8006926 <_printf_float+0xc2>
 8006c82:	f108 0801 	add.w	r8, r8, #1
 8006c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c88:	3b01      	subs	r3, #1
 8006c8a:	4543      	cmp	r3, r8
 8006c8c:	dcf1      	bgt.n	8006c72 <_printf_float+0x40e>
 8006c8e:	464b      	mov	r3, r9
 8006c90:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006c94:	e6dc      	b.n	8006a50 <_printf_float+0x1ec>
 8006c96:	f04f 0800 	mov.w	r8, #0
 8006c9a:	f104 0a1a 	add.w	sl, r4, #26
 8006c9e:	e7f2      	b.n	8006c86 <_printf_float+0x422>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	4642      	mov	r2, r8
 8006ca4:	e7df      	b.n	8006c66 <_printf_float+0x402>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	464a      	mov	r2, r9
 8006caa:	4631      	mov	r1, r6
 8006cac:	4628      	mov	r0, r5
 8006cae:	47b8      	blx	r7
 8006cb0:	3001      	adds	r0, #1
 8006cb2:	f43f ae38 	beq.w	8006926 <_printf_float+0xc2>
 8006cb6:	f108 0801 	add.w	r8, r8, #1
 8006cba:	68e3      	ldr	r3, [r4, #12]
 8006cbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006cbe:	1a5b      	subs	r3, r3, r1
 8006cc0:	4543      	cmp	r3, r8
 8006cc2:	dcf0      	bgt.n	8006ca6 <_printf_float+0x442>
 8006cc4:	e6fa      	b.n	8006abc <_printf_float+0x258>
 8006cc6:	f04f 0800 	mov.w	r8, #0
 8006cca:	f104 0919 	add.w	r9, r4, #25
 8006cce:	e7f4      	b.n	8006cba <_printf_float+0x456>

08006cd0 <_printf_common>:
 8006cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cd4:	4616      	mov	r6, r2
 8006cd6:	4699      	mov	r9, r3
 8006cd8:	688a      	ldr	r2, [r1, #8]
 8006cda:	690b      	ldr	r3, [r1, #16]
 8006cdc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	bfb8      	it	lt
 8006ce4:	4613      	movlt	r3, r2
 8006ce6:	6033      	str	r3, [r6, #0]
 8006ce8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006cec:	4607      	mov	r7, r0
 8006cee:	460c      	mov	r4, r1
 8006cf0:	b10a      	cbz	r2, 8006cf6 <_printf_common+0x26>
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	6033      	str	r3, [r6, #0]
 8006cf6:	6823      	ldr	r3, [r4, #0]
 8006cf8:	0699      	lsls	r1, r3, #26
 8006cfa:	bf42      	ittt	mi
 8006cfc:	6833      	ldrmi	r3, [r6, #0]
 8006cfe:	3302      	addmi	r3, #2
 8006d00:	6033      	strmi	r3, [r6, #0]
 8006d02:	6825      	ldr	r5, [r4, #0]
 8006d04:	f015 0506 	ands.w	r5, r5, #6
 8006d08:	d106      	bne.n	8006d18 <_printf_common+0x48>
 8006d0a:	f104 0a19 	add.w	sl, r4, #25
 8006d0e:	68e3      	ldr	r3, [r4, #12]
 8006d10:	6832      	ldr	r2, [r6, #0]
 8006d12:	1a9b      	subs	r3, r3, r2
 8006d14:	42ab      	cmp	r3, r5
 8006d16:	dc26      	bgt.n	8006d66 <_printf_common+0x96>
 8006d18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d1c:	1e13      	subs	r3, r2, #0
 8006d1e:	6822      	ldr	r2, [r4, #0]
 8006d20:	bf18      	it	ne
 8006d22:	2301      	movne	r3, #1
 8006d24:	0692      	lsls	r2, r2, #26
 8006d26:	d42b      	bmi.n	8006d80 <_printf_common+0xb0>
 8006d28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d2c:	4649      	mov	r1, r9
 8006d2e:	4638      	mov	r0, r7
 8006d30:	47c0      	blx	r8
 8006d32:	3001      	adds	r0, #1
 8006d34:	d01e      	beq.n	8006d74 <_printf_common+0xa4>
 8006d36:	6823      	ldr	r3, [r4, #0]
 8006d38:	68e5      	ldr	r5, [r4, #12]
 8006d3a:	6832      	ldr	r2, [r6, #0]
 8006d3c:	f003 0306 	and.w	r3, r3, #6
 8006d40:	2b04      	cmp	r3, #4
 8006d42:	bf08      	it	eq
 8006d44:	1aad      	subeq	r5, r5, r2
 8006d46:	68a3      	ldr	r3, [r4, #8]
 8006d48:	6922      	ldr	r2, [r4, #16]
 8006d4a:	bf0c      	ite	eq
 8006d4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d50:	2500      	movne	r5, #0
 8006d52:	4293      	cmp	r3, r2
 8006d54:	bfc4      	itt	gt
 8006d56:	1a9b      	subgt	r3, r3, r2
 8006d58:	18ed      	addgt	r5, r5, r3
 8006d5a:	2600      	movs	r6, #0
 8006d5c:	341a      	adds	r4, #26
 8006d5e:	42b5      	cmp	r5, r6
 8006d60:	d11a      	bne.n	8006d98 <_printf_common+0xc8>
 8006d62:	2000      	movs	r0, #0
 8006d64:	e008      	b.n	8006d78 <_printf_common+0xa8>
 8006d66:	2301      	movs	r3, #1
 8006d68:	4652      	mov	r2, sl
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	4638      	mov	r0, r7
 8006d6e:	47c0      	blx	r8
 8006d70:	3001      	adds	r0, #1
 8006d72:	d103      	bne.n	8006d7c <_printf_common+0xac>
 8006d74:	f04f 30ff 	mov.w	r0, #4294967295
 8006d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d7c:	3501      	adds	r5, #1
 8006d7e:	e7c6      	b.n	8006d0e <_printf_common+0x3e>
 8006d80:	18e1      	adds	r1, r4, r3
 8006d82:	1c5a      	adds	r2, r3, #1
 8006d84:	2030      	movs	r0, #48	; 0x30
 8006d86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d8a:	4422      	add	r2, r4
 8006d8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d94:	3302      	adds	r3, #2
 8006d96:	e7c7      	b.n	8006d28 <_printf_common+0x58>
 8006d98:	2301      	movs	r3, #1
 8006d9a:	4622      	mov	r2, r4
 8006d9c:	4649      	mov	r1, r9
 8006d9e:	4638      	mov	r0, r7
 8006da0:	47c0      	blx	r8
 8006da2:	3001      	adds	r0, #1
 8006da4:	d0e6      	beq.n	8006d74 <_printf_common+0xa4>
 8006da6:	3601      	adds	r6, #1
 8006da8:	e7d9      	b.n	8006d5e <_printf_common+0x8e>
	...

08006dac <_printf_i>:
 8006dac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006db0:	7e0f      	ldrb	r7, [r1, #24]
 8006db2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006db4:	2f78      	cmp	r7, #120	; 0x78
 8006db6:	4691      	mov	r9, r2
 8006db8:	4680      	mov	r8, r0
 8006dba:	460c      	mov	r4, r1
 8006dbc:	469a      	mov	sl, r3
 8006dbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006dc2:	d807      	bhi.n	8006dd4 <_printf_i+0x28>
 8006dc4:	2f62      	cmp	r7, #98	; 0x62
 8006dc6:	d80a      	bhi.n	8006dde <_printf_i+0x32>
 8006dc8:	2f00      	cmp	r7, #0
 8006dca:	f000 80d8 	beq.w	8006f7e <_printf_i+0x1d2>
 8006dce:	2f58      	cmp	r7, #88	; 0x58
 8006dd0:	f000 80a3 	beq.w	8006f1a <_printf_i+0x16e>
 8006dd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006dd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ddc:	e03a      	b.n	8006e54 <_printf_i+0xa8>
 8006dde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006de2:	2b15      	cmp	r3, #21
 8006de4:	d8f6      	bhi.n	8006dd4 <_printf_i+0x28>
 8006de6:	a101      	add	r1, pc, #4	; (adr r1, 8006dec <_printf_i+0x40>)
 8006de8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006dec:	08006e45 	.word	0x08006e45
 8006df0:	08006e59 	.word	0x08006e59
 8006df4:	08006dd5 	.word	0x08006dd5
 8006df8:	08006dd5 	.word	0x08006dd5
 8006dfc:	08006dd5 	.word	0x08006dd5
 8006e00:	08006dd5 	.word	0x08006dd5
 8006e04:	08006e59 	.word	0x08006e59
 8006e08:	08006dd5 	.word	0x08006dd5
 8006e0c:	08006dd5 	.word	0x08006dd5
 8006e10:	08006dd5 	.word	0x08006dd5
 8006e14:	08006dd5 	.word	0x08006dd5
 8006e18:	08006f65 	.word	0x08006f65
 8006e1c:	08006e89 	.word	0x08006e89
 8006e20:	08006f47 	.word	0x08006f47
 8006e24:	08006dd5 	.word	0x08006dd5
 8006e28:	08006dd5 	.word	0x08006dd5
 8006e2c:	08006f87 	.word	0x08006f87
 8006e30:	08006dd5 	.word	0x08006dd5
 8006e34:	08006e89 	.word	0x08006e89
 8006e38:	08006dd5 	.word	0x08006dd5
 8006e3c:	08006dd5 	.word	0x08006dd5
 8006e40:	08006f4f 	.word	0x08006f4f
 8006e44:	682b      	ldr	r3, [r5, #0]
 8006e46:	1d1a      	adds	r2, r3, #4
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	602a      	str	r2, [r5, #0]
 8006e4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e54:	2301      	movs	r3, #1
 8006e56:	e0a3      	b.n	8006fa0 <_printf_i+0x1f4>
 8006e58:	6820      	ldr	r0, [r4, #0]
 8006e5a:	6829      	ldr	r1, [r5, #0]
 8006e5c:	0606      	lsls	r6, r0, #24
 8006e5e:	f101 0304 	add.w	r3, r1, #4
 8006e62:	d50a      	bpl.n	8006e7a <_printf_i+0xce>
 8006e64:	680e      	ldr	r6, [r1, #0]
 8006e66:	602b      	str	r3, [r5, #0]
 8006e68:	2e00      	cmp	r6, #0
 8006e6a:	da03      	bge.n	8006e74 <_printf_i+0xc8>
 8006e6c:	232d      	movs	r3, #45	; 0x2d
 8006e6e:	4276      	negs	r6, r6
 8006e70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e74:	485e      	ldr	r0, [pc, #376]	; (8006ff0 <_printf_i+0x244>)
 8006e76:	230a      	movs	r3, #10
 8006e78:	e019      	b.n	8006eae <_printf_i+0x102>
 8006e7a:	680e      	ldr	r6, [r1, #0]
 8006e7c:	602b      	str	r3, [r5, #0]
 8006e7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006e82:	bf18      	it	ne
 8006e84:	b236      	sxthne	r6, r6
 8006e86:	e7ef      	b.n	8006e68 <_printf_i+0xbc>
 8006e88:	682b      	ldr	r3, [r5, #0]
 8006e8a:	6820      	ldr	r0, [r4, #0]
 8006e8c:	1d19      	adds	r1, r3, #4
 8006e8e:	6029      	str	r1, [r5, #0]
 8006e90:	0601      	lsls	r1, r0, #24
 8006e92:	d501      	bpl.n	8006e98 <_printf_i+0xec>
 8006e94:	681e      	ldr	r6, [r3, #0]
 8006e96:	e002      	b.n	8006e9e <_printf_i+0xf2>
 8006e98:	0646      	lsls	r6, r0, #25
 8006e9a:	d5fb      	bpl.n	8006e94 <_printf_i+0xe8>
 8006e9c:	881e      	ldrh	r6, [r3, #0]
 8006e9e:	4854      	ldr	r0, [pc, #336]	; (8006ff0 <_printf_i+0x244>)
 8006ea0:	2f6f      	cmp	r7, #111	; 0x6f
 8006ea2:	bf0c      	ite	eq
 8006ea4:	2308      	moveq	r3, #8
 8006ea6:	230a      	movne	r3, #10
 8006ea8:	2100      	movs	r1, #0
 8006eaa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006eae:	6865      	ldr	r5, [r4, #4]
 8006eb0:	60a5      	str	r5, [r4, #8]
 8006eb2:	2d00      	cmp	r5, #0
 8006eb4:	bfa2      	ittt	ge
 8006eb6:	6821      	ldrge	r1, [r4, #0]
 8006eb8:	f021 0104 	bicge.w	r1, r1, #4
 8006ebc:	6021      	strge	r1, [r4, #0]
 8006ebe:	b90e      	cbnz	r6, 8006ec4 <_printf_i+0x118>
 8006ec0:	2d00      	cmp	r5, #0
 8006ec2:	d04d      	beq.n	8006f60 <_printf_i+0x1b4>
 8006ec4:	4615      	mov	r5, r2
 8006ec6:	fbb6 f1f3 	udiv	r1, r6, r3
 8006eca:	fb03 6711 	mls	r7, r3, r1, r6
 8006ece:	5dc7      	ldrb	r7, [r0, r7]
 8006ed0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ed4:	4637      	mov	r7, r6
 8006ed6:	42bb      	cmp	r3, r7
 8006ed8:	460e      	mov	r6, r1
 8006eda:	d9f4      	bls.n	8006ec6 <_printf_i+0x11a>
 8006edc:	2b08      	cmp	r3, #8
 8006ede:	d10b      	bne.n	8006ef8 <_printf_i+0x14c>
 8006ee0:	6823      	ldr	r3, [r4, #0]
 8006ee2:	07de      	lsls	r6, r3, #31
 8006ee4:	d508      	bpl.n	8006ef8 <_printf_i+0x14c>
 8006ee6:	6923      	ldr	r3, [r4, #16]
 8006ee8:	6861      	ldr	r1, [r4, #4]
 8006eea:	4299      	cmp	r1, r3
 8006eec:	bfde      	ittt	le
 8006eee:	2330      	movle	r3, #48	; 0x30
 8006ef0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ef4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006ef8:	1b52      	subs	r2, r2, r5
 8006efa:	6122      	str	r2, [r4, #16]
 8006efc:	f8cd a000 	str.w	sl, [sp]
 8006f00:	464b      	mov	r3, r9
 8006f02:	aa03      	add	r2, sp, #12
 8006f04:	4621      	mov	r1, r4
 8006f06:	4640      	mov	r0, r8
 8006f08:	f7ff fee2 	bl	8006cd0 <_printf_common>
 8006f0c:	3001      	adds	r0, #1
 8006f0e:	d14c      	bne.n	8006faa <_printf_i+0x1fe>
 8006f10:	f04f 30ff 	mov.w	r0, #4294967295
 8006f14:	b004      	add	sp, #16
 8006f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f1a:	4835      	ldr	r0, [pc, #212]	; (8006ff0 <_printf_i+0x244>)
 8006f1c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006f20:	6829      	ldr	r1, [r5, #0]
 8006f22:	6823      	ldr	r3, [r4, #0]
 8006f24:	f851 6b04 	ldr.w	r6, [r1], #4
 8006f28:	6029      	str	r1, [r5, #0]
 8006f2a:	061d      	lsls	r5, r3, #24
 8006f2c:	d514      	bpl.n	8006f58 <_printf_i+0x1ac>
 8006f2e:	07df      	lsls	r7, r3, #31
 8006f30:	bf44      	itt	mi
 8006f32:	f043 0320 	orrmi.w	r3, r3, #32
 8006f36:	6023      	strmi	r3, [r4, #0]
 8006f38:	b91e      	cbnz	r6, 8006f42 <_printf_i+0x196>
 8006f3a:	6823      	ldr	r3, [r4, #0]
 8006f3c:	f023 0320 	bic.w	r3, r3, #32
 8006f40:	6023      	str	r3, [r4, #0]
 8006f42:	2310      	movs	r3, #16
 8006f44:	e7b0      	b.n	8006ea8 <_printf_i+0xfc>
 8006f46:	6823      	ldr	r3, [r4, #0]
 8006f48:	f043 0320 	orr.w	r3, r3, #32
 8006f4c:	6023      	str	r3, [r4, #0]
 8006f4e:	2378      	movs	r3, #120	; 0x78
 8006f50:	4828      	ldr	r0, [pc, #160]	; (8006ff4 <_printf_i+0x248>)
 8006f52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006f56:	e7e3      	b.n	8006f20 <_printf_i+0x174>
 8006f58:	0659      	lsls	r1, r3, #25
 8006f5a:	bf48      	it	mi
 8006f5c:	b2b6      	uxthmi	r6, r6
 8006f5e:	e7e6      	b.n	8006f2e <_printf_i+0x182>
 8006f60:	4615      	mov	r5, r2
 8006f62:	e7bb      	b.n	8006edc <_printf_i+0x130>
 8006f64:	682b      	ldr	r3, [r5, #0]
 8006f66:	6826      	ldr	r6, [r4, #0]
 8006f68:	6961      	ldr	r1, [r4, #20]
 8006f6a:	1d18      	adds	r0, r3, #4
 8006f6c:	6028      	str	r0, [r5, #0]
 8006f6e:	0635      	lsls	r5, r6, #24
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	d501      	bpl.n	8006f78 <_printf_i+0x1cc>
 8006f74:	6019      	str	r1, [r3, #0]
 8006f76:	e002      	b.n	8006f7e <_printf_i+0x1d2>
 8006f78:	0670      	lsls	r0, r6, #25
 8006f7a:	d5fb      	bpl.n	8006f74 <_printf_i+0x1c8>
 8006f7c:	8019      	strh	r1, [r3, #0]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	6123      	str	r3, [r4, #16]
 8006f82:	4615      	mov	r5, r2
 8006f84:	e7ba      	b.n	8006efc <_printf_i+0x150>
 8006f86:	682b      	ldr	r3, [r5, #0]
 8006f88:	1d1a      	adds	r2, r3, #4
 8006f8a:	602a      	str	r2, [r5, #0]
 8006f8c:	681d      	ldr	r5, [r3, #0]
 8006f8e:	6862      	ldr	r2, [r4, #4]
 8006f90:	2100      	movs	r1, #0
 8006f92:	4628      	mov	r0, r5
 8006f94:	f7f9 f92c 	bl	80001f0 <memchr>
 8006f98:	b108      	cbz	r0, 8006f9e <_printf_i+0x1f2>
 8006f9a:	1b40      	subs	r0, r0, r5
 8006f9c:	6060      	str	r0, [r4, #4]
 8006f9e:	6863      	ldr	r3, [r4, #4]
 8006fa0:	6123      	str	r3, [r4, #16]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fa8:	e7a8      	b.n	8006efc <_printf_i+0x150>
 8006faa:	6923      	ldr	r3, [r4, #16]
 8006fac:	462a      	mov	r2, r5
 8006fae:	4649      	mov	r1, r9
 8006fb0:	4640      	mov	r0, r8
 8006fb2:	47d0      	blx	sl
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	d0ab      	beq.n	8006f10 <_printf_i+0x164>
 8006fb8:	6823      	ldr	r3, [r4, #0]
 8006fba:	079b      	lsls	r3, r3, #30
 8006fbc:	d413      	bmi.n	8006fe6 <_printf_i+0x23a>
 8006fbe:	68e0      	ldr	r0, [r4, #12]
 8006fc0:	9b03      	ldr	r3, [sp, #12]
 8006fc2:	4298      	cmp	r0, r3
 8006fc4:	bfb8      	it	lt
 8006fc6:	4618      	movlt	r0, r3
 8006fc8:	e7a4      	b.n	8006f14 <_printf_i+0x168>
 8006fca:	2301      	movs	r3, #1
 8006fcc:	4632      	mov	r2, r6
 8006fce:	4649      	mov	r1, r9
 8006fd0:	4640      	mov	r0, r8
 8006fd2:	47d0      	blx	sl
 8006fd4:	3001      	adds	r0, #1
 8006fd6:	d09b      	beq.n	8006f10 <_printf_i+0x164>
 8006fd8:	3501      	adds	r5, #1
 8006fda:	68e3      	ldr	r3, [r4, #12]
 8006fdc:	9903      	ldr	r1, [sp, #12]
 8006fde:	1a5b      	subs	r3, r3, r1
 8006fe0:	42ab      	cmp	r3, r5
 8006fe2:	dcf2      	bgt.n	8006fca <_printf_i+0x21e>
 8006fe4:	e7eb      	b.n	8006fbe <_printf_i+0x212>
 8006fe6:	2500      	movs	r5, #0
 8006fe8:	f104 0619 	add.w	r6, r4, #25
 8006fec:	e7f5      	b.n	8006fda <_printf_i+0x22e>
 8006fee:	bf00      	nop
 8006ff0:	0800b38e 	.word	0x0800b38e
 8006ff4:	0800b39f 	.word	0x0800b39f

08006ff8 <siprintf>:
 8006ff8:	b40e      	push	{r1, r2, r3}
 8006ffa:	b500      	push	{lr}
 8006ffc:	b09c      	sub	sp, #112	; 0x70
 8006ffe:	ab1d      	add	r3, sp, #116	; 0x74
 8007000:	9002      	str	r0, [sp, #8]
 8007002:	9006      	str	r0, [sp, #24]
 8007004:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007008:	4809      	ldr	r0, [pc, #36]	; (8007030 <siprintf+0x38>)
 800700a:	9107      	str	r1, [sp, #28]
 800700c:	9104      	str	r1, [sp, #16]
 800700e:	4909      	ldr	r1, [pc, #36]	; (8007034 <siprintf+0x3c>)
 8007010:	f853 2b04 	ldr.w	r2, [r3], #4
 8007014:	9105      	str	r1, [sp, #20]
 8007016:	6800      	ldr	r0, [r0, #0]
 8007018:	9301      	str	r3, [sp, #4]
 800701a:	a902      	add	r1, sp, #8
 800701c:	f002 ff04 	bl	8009e28 <_svfiprintf_r>
 8007020:	9b02      	ldr	r3, [sp, #8]
 8007022:	2200      	movs	r2, #0
 8007024:	701a      	strb	r2, [r3, #0]
 8007026:	b01c      	add	sp, #112	; 0x70
 8007028:	f85d eb04 	ldr.w	lr, [sp], #4
 800702c:	b003      	add	sp, #12
 800702e:	4770      	bx	lr
 8007030:	2000000c 	.word	0x2000000c
 8007034:	ffff0208 	.word	0xffff0208

08007038 <strchr>:
 8007038:	b2c9      	uxtb	r1, r1
 800703a:	4603      	mov	r3, r0
 800703c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007040:	b11a      	cbz	r2, 800704a <strchr+0x12>
 8007042:	428a      	cmp	r2, r1
 8007044:	d1f9      	bne.n	800703a <strchr+0x2>
 8007046:	4618      	mov	r0, r3
 8007048:	4770      	bx	lr
 800704a:	2900      	cmp	r1, #0
 800704c:	bf18      	it	ne
 800704e:	2300      	movne	r3, #0
 8007050:	e7f9      	b.n	8007046 <strchr+0xe>

08007052 <strncpy>:
 8007052:	b510      	push	{r4, lr}
 8007054:	3901      	subs	r1, #1
 8007056:	4603      	mov	r3, r0
 8007058:	b132      	cbz	r2, 8007068 <strncpy+0x16>
 800705a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800705e:	f803 4b01 	strb.w	r4, [r3], #1
 8007062:	3a01      	subs	r2, #1
 8007064:	2c00      	cmp	r4, #0
 8007066:	d1f7      	bne.n	8007058 <strncpy+0x6>
 8007068:	441a      	add	r2, r3
 800706a:	2100      	movs	r1, #0
 800706c:	4293      	cmp	r3, r2
 800706e:	d100      	bne.n	8007072 <strncpy+0x20>
 8007070:	bd10      	pop	{r4, pc}
 8007072:	f803 1b01 	strb.w	r1, [r3], #1
 8007076:	e7f9      	b.n	800706c <strncpy+0x1a>

08007078 <sulp>:
 8007078:	b570      	push	{r4, r5, r6, lr}
 800707a:	4604      	mov	r4, r0
 800707c:	460d      	mov	r5, r1
 800707e:	ec45 4b10 	vmov	d0, r4, r5
 8007082:	4616      	mov	r6, r2
 8007084:	f002 fc2e 	bl	80098e4 <__ulp>
 8007088:	ec51 0b10 	vmov	r0, r1, d0
 800708c:	b17e      	cbz	r6, 80070ae <sulp+0x36>
 800708e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007092:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007096:	2b00      	cmp	r3, #0
 8007098:	dd09      	ble.n	80070ae <sulp+0x36>
 800709a:	051b      	lsls	r3, r3, #20
 800709c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80070a0:	2400      	movs	r4, #0
 80070a2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80070a6:	4622      	mov	r2, r4
 80070a8:	462b      	mov	r3, r5
 80070aa:	f7f9 faad 	bl	8000608 <__aeabi_dmul>
 80070ae:	bd70      	pop	{r4, r5, r6, pc}

080070b0 <_strtod_l>:
 80070b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b4:	ed2d 8b02 	vpush	{d8}
 80070b8:	b09d      	sub	sp, #116	; 0x74
 80070ba:	461f      	mov	r7, r3
 80070bc:	2300      	movs	r3, #0
 80070be:	9318      	str	r3, [sp, #96]	; 0x60
 80070c0:	4ba2      	ldr	r3, [pc, #648]	; (800734c <_strtod_l+0x29c>)
 80070c2:	9213      	str	r2, [sp, #76]	; 0x4c
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	9305      	str	r3, [sp, #20]
 80070c8:	4604      	mov	r4, r0
 80070ca:	4618      	mov	r0, r3
 80070cc:	4688      	mov	r8, r1
 80070ce:	f7f9 f887 	bl	80001e0 <strlen>
 80070d2:	f04f 0a00 	mov.w	sl, #0
 80070d6:	4605      	mov	r5, r0
 80070d8:	f04f 0b00 	mov.w	fp, #0
 80070dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80070e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80070e2:	781a      	ldrb	r2, [r3, #0]
 80070e4:	2a2b      	cmp	r2, #43	; 0x2b
 80070e6:	d04e      	beq.n	8007186 <_strtod_l+0xd6>
 80070e8:	d83b      	bhi.n	8007162 <_strtod_l+0xb2>
 80070ea:	2a0d      	cmp	r2, #13
 80070ec:	d834      	bhi.n	8007158 <_strtod_l+0xa8>
 80070ee:	2a08      	cmp	r2, #8
 80070f0:	d834      	bhi.n	800715c <_strtod_l+0xac>
 80070f2:	2a00      	cmp	r2, #0
 80070f4:	d03e      	beq.n	8007174 <_strtod_l+0xc4>
 80070f6:	2300      	movs	r3, #0
 80070f8:	930a      	str	r3, [sp, #40]	; 0x28
 80070fa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80070fc:	7833      	ldrb	r3, [r6, #0]
 80070fe:	2b30      	cmp	r3, #48	; 0x30
 8007100:	f040 80b0 	bne.w	8007264 <_strtod_l+0x1b4>
 8007104:	7873      	ldrb	r3, [r6, #1]
 8007106:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800710a:	2b58      	cmp	r3, #88	; 0x58
 800710c:	d168      	bne.n	80071e0 <_strtod_l+0x130>
 800710e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007110:	9301      	str	r3, [sp, #4]
 8007112:	ab18      	add	r3, sp, #96	; 0x60
 8007114:	9702      	str	r7, [sp, #8]
 8007116:	9300      	str	r3, [sp, #0]
 8007118:	4a8d      	ldr	r2, [pc, #564]	; (8007350 <_strtod_l+0x2a0>)
 800711a:	ab19      	add	r3, sp, #100	; 0x64
 800711c:	a917      	add	r1, sp, #92	; 0x5c
 800711e:	4620      	mov	r0, r4
 8007120:	f001 fd48 	bl	8008bb4 <__gethex>
 8007124:	f010 0707 	ands.w	r7, r0, #7
 8007128:	4605      	mov	r5, r0
 800712a:	d005      	beq.n	8007138 <_strtod_l+0x88>
 800712c:	2f06      	cmp	r7, #6
 800712e:	d12c      	bne.n	800718a <_strtod_l+0xda>
 8007130:	3601      	adds	r6, #1
 8007132:	2300      	movs	r3, #0
 8007134:	9617      	str	r6, [sp, #92]	; 0x5c
 8007136:	930a      	str	r3, [sp, #40]	; 0x28
 8007138:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800713a:	2b00      	cmp	r3, #0
 800713c:	f040 8590 	bne.w	8007c60 <_strtod_l+0xbb0>
 8007140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007142:	b1eb      	cbz	r3, 8007180 <_strtod_l+0xd0>
 8007144:	4652      	mov	r2, sl
 8007146:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800714a:	ec43 2b10 	vmov	d0, r2, r3
 800714e:	b01d      	add	sp, #116	; 0x74
 8007150:	ecbd 8b02 	vpop	{d8}
 8007154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007158:	2a20      	cmp	r2, #32
 800715a:	d1cc      	bne.n	80070f6 <_strtod_l+0x46>
 800715c:	3301      	adds	r3, #1
 800715e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007160:	e7be      	b.n	80070e0 <_strtod_l+0x30>
 8007162:	2a2d      	cmp	r2, #45	; 0x2d
 8007164:	d1c7      	bne.n	80070f6 <_strtod_l+0x46>
 8007166:	2201      	movs	r2, #1
 8007168:	920a      	str	r2, [sp, #40]	; 0x28
 800716a:	1c5a      	adds	r2, r3, #1
 800716c:	9217      	str	r2, [sp, #92]	; 0x5c
 800716e:	785b      	ldrb	r3, [r3, #1]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d1c2      	bne.n	80070fa <_strtod_l+0x4a>
 8007174:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007176:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800717a:	2b00      	cmp	r3, #0
 800717c:	f040 856e 	bne.w	8007c5c <_strtod_l+0xbac>
 8007180:	4652      	mov	r2, sl
 8007182:	465b      	mov	r3, fp
 8007184:	e7e1      	b.n	800714a <_strtod_l+0x9a>
 8007186:	2200      	movs	r2, #0
 8007188:	e7ee      	b.n	8007168 <_strtod_l+0xb8>
 800718a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800718c:	b13a      	cbz	r2, 800719e <_strtod_l+0xee>
 800718e:	2135      	movs	r1, #53	; 0x35
 8007190:	a81a      	add	r0, sp, #104	; 0x68
 8007192:	f002 fcb2 	bl	8009afa <__copybits>
 8007196:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007198:	4620      	mov	r0, r4
 800719a:	f002 f871 	bl	8009280 <_Bfree>
 800719e:	3f01      	subs	r7, #1
 80071a0:	2f04      	cmp	r7, #4
 80071a2:	d806      	bhi.n	80071b2 <_strtod_l+0x102>
 80071a4:	e8df f007 	tbb	[pc, r7]
 80071a8:	1714030a 	.word	0x1714030a
 80071ac:	0a          	.byte	0x0a
 80071ad:	00          	.byte	0x00
 80071ae:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80071b2:	0728      	lsls	r0, r5, #28
 80071b4:	d5c0      	bpl.n	8007138 <_strtod_l+0x88>
 80071b6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80071ba:	e7bd      	b.n	8007138 <_strtod_l+0x88>
 80071bc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80071c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80071c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80071c6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80071ca:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80071ce:	e7f0      	b.n	80071b2 <_strtod_l+0x102>
 80071d0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007354 <_strtod_l+0x2a4>
 80071d4:	e7ed      	b.n	80071b2 <_strtod_l+0x102>
 80071d6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80071da:	f04f 3aff 	mov.w	sl, #4294967295
 80071de:	e7e8      	b.n	80071b2 <_strtod_l+0x102>
 80071e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071e2:	1c5a      	adds	r2, r3, #1
 80071e4:	9217      	str	r2, [sp, #92]	; 0x5c
 80071e6:	785b      	ldrb	r3, [r3, #1]
 80071e8:	2b30      	cmp	r3, #48	; 0x30
 80071ea:	d0f9      	beq.n	80071e0 <_strtod_l+0x130>
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d0a3      	beq.n	8007138 <_strtod_l+0x88>
 80071f0:	2301      	movs	r3, #1
 80071f2:	f04f 0900 	mov.w	r9, #0
 80071f6:	9304      	str	r3, [sp, #16]
 80071f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071fa:	9308      	str	r3, [sp, #32]
 80071fc:	f8cd 901c 	str.w	r9, [sp, #28]
 8007200:	464f      	mov	r7, r9
 8007202:	220a      	movs	r2, #10
 8007204:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007206:	7806      	ldrb	r6, [r0, #0]
 8007208:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800720c:	b2d9      	uxtb	r1, r3
 800720e:	2909      	cmp	r1, #9
 8007210:	d92a      	bls.n	8007268 <_strtod_l+0x1b8>
 8007212:	9905      	ldr	r1, [sp, #20]
 8007214:	462a      	mov	r2, r5
 8007216:	f002 ff1f 	bl	800a058 <strncmp>
 800721a:	b398      	cbz	r0, 8007284 <_strtod_l+0x1d4>
 800721c:	2000      	movs	r0, #0
 800721e:	4632      	mov	r2, r6
 8007220:	463d      	mov	r5, r7
 8007222:	9005      	str	r0, [sp, #20]
 8007224:	4603      	mov	r3, r0
 8007226:	2a65      	cmp	r2, #101	; 0x65
 8007228:	d001      	beq.n	800722e <_strtod_l+0x17e>
 800722a:	2a45      	cmp	r2, #69	; 0x45
 800722c:	d118      	bne.n	8007260 <_strtod_l+0x1b0>
 800722e:	b91d      	cbnz	r5, 8007238 <_strtod_l+0x188>
 8007230:	9a04      	ldr	r2, [sp, #16]
 8007232:	4302      	orrs	r2, r0
 8007234:	d09e      	beq.n	8007174 <_strtod_l+0xc4>
 8007236:	2500      	movs	r5, #0
 8007238:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800723c:	f108 0201 	add.w	r2, r8, #1
 8007240:	9217      	str	r2, [sp, #92]	; 0x5c
 8007242:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007246:	2a2b      	cmp	r2, #43	; 0x2b
 8007248:	d075      	beq.n	8007336 <_strtod_l+0x286>
 800724a:	2a2d      	cmp	r2, #45	; 0x2d
 800724c:	d07b      	beq.n	8007346 <_strtod_l+0x296>
 800724e:	f04f 0c00 	mov.w	ip, #0
 8007252:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007256:	2909      	cmp	r1, #9
 8007258:	f240 8082 	bls.w	8007360 <_strtod_l+0x2b0>
 800725c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007260:	2600      	movs	r6, #0
 8007262:	e09d      	b.n	80073a0 <_strtod_l+0x2f0>
 8007264:	2300      	movs	r3, #0
 8007266:	e7c4      	b.n	80071f2 <_strtod_l+0x142>
 8007268:	2f08      	cmp	r7, #8
 800726a:	bfd8      	it	le
 800726c:	9907      	ldrle	r1, [sp, #28]
 800726e:	f100 0001 	add.w	r0, r0, #1
 8007272:	bfda      	itte	le
 8007274:	fb02 3301 	mlale	r3, r2, r1, r3
 8007278:	9307      	strle	r3, [sp, #28]
 800727a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800727e:	3701      	adds	r7, #1
 8007280:	9017      	str	r0, [sp, #92]	; 0x5c
 8007282:	e7bf      	b.n	8007204 <_strtod_l+0x154>
 8007284:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007286:	195a      	adds	r2, r3, r5
 8007288:	9217      	str	r2, [sp, #92]	; 0x5c
 800728a:	5d5a      	ldrb	r2, [r3, r5]
 800728c:	2f00      	cmp	r7, #0
 800728e:	d037      	beq.n	8007300 <_strtod_l+0x250>
 8007290:	9005      	str	r0, [sp, #20]
 8007292:	463d      	mov	r5, r7
 8007294:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007298:	2b09      	cmp	r3, #9
 800729a:	d912      	bls.n	80072c2 <_strtod_l+0x212>
 800729c:	2301      	movs	r3, #1
 800729e:	e7c2      	b.n	8007226 <_strtod_l+0x176>
 80072a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072a2:	1c5a      	adds	r2, r3, #1
 80072a4:	9217      	str	r2, [sp, #92]	; 0x5c
 80072a6:	785a      	ldrb	r2, [r3, #1]
 80072a8:	3001      	adds	r0, #1
 80072aa:	2a30      	cmp	r2, #48	; 0x30
 80072ac:	d0f8      	beq.n	80072a0 <_strtod_l+0x1f0>
 80072ae:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80072b2:	2b08      	cmp	r3, #8
 80072b4:	f200 84d9 	bhi.w	8007c6a <_strtod_l+0xbba>
 80072b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072ba:	9005      	str	r0, [sp, #20]
 80072bc:	2000      	movs	r0, #0
 80072be:	9308      	str	r3, [sp, #32]
 80072c0:	4605      	mov	r5, r0
 80072c2:	3a30      	subs	r2, #48	; 0x30
 80072c4:	f100 0301 	add.w	r3, r0, #1
 80072c8:	d014      	beq.n	80072f4 <_strtod_l+0x244>
 80072ca:	9905      	ldr	r1, [sp, #20]
 80072cc:	4419      	add	r1, r3
 80072ce:	9105      	str	r1, [sp, #20]
 80072d0:	462b      	mov	r3, r5
 80072d2:	eb00 0e05 	add.w	lr, r0, r5
 80072d6:	210a      	movs	r1, #10
 80072d8:	4573      	cmp	r3, lr
 80072da:	d113      	bne.n	8007304 <_strtod_l+0x254>
 80072dc:	182b      	adds	r3, r5, r0
 80072de:	2b08      	cmp	r3, #8
 80072e0:	f105 0501 	add.w	r5, r5, #1
 80072e4:	4405      	add	r5, r0
 80072e6:	dc1c      	bgt.n	8007322 <_strtod_l+0x272>
 80072e8:	9907      	ldr	r1, [sp, #28]
 80072ea:	230a      	movs	r3, #10
 80072ec:	fb03 2301 	mla	r3, r3, r1, r2
 80072f0:	9307      	str	r3, [sp, #28]
 80072f2:	2300      	movs	r3, #0
 80072f4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80072f6:	1c51      	adds	r1, r2, #1
 80072f8:	9117      	str	r1, [sp, #92]	; 0x5c
 80072fa:	7852      	ldrb	r2, [r2, #1]
 80072fc:	4618      	mov	r0, r3
 80072fe:	e7c9      	b.n	8007294 <_strtod_l+0x1e4>
 8007300:	4638      	mov	r0, r7
 8007302:	e7d2      	b.n	80072aa <_strtod_l+0x1fa>
 8007304:	2b08      	cmp	r3, #8
 8007306:	dc04      	bgt.n	8007312 <_strtod_l+0x262>
 8007308:	9e07      	ldr	r6, [sp, #28]
 800730a:	434e      	muls	r6, r1
 800730c:	9607      	str	r6, [sp, #28]
 800730e:	3301      	adds	r3, #1
 8007310:	e7e2      	b.n	80072d8 <_strtod_l+0x228>
 8007312:	f103 0c01 	add.w	ip, r3, #1
 8007316:	f1bc 0f10 	cmp.w	ip, #16
 800731a:	bfd8      	it	le
 800731c:	fb01 f909 	mulle.w	r9, r1, r9
 8007320:	e7f5      	b.n	800730e <_strtod_l+0x25e>
 8007322:	2d10      	cmp	r5, #16
 8007324:	bfdc      	itt	le
 8007326:	230a      	movle	r3, #10
 8007328:	fb03 2909 	mlale	r9, r3, r9, r2
 800732c:	e7e1      	b.n	80072f2 <_strtod_l+0x242>
 800732e:	2300      	movs	r3, #0
 8007330:	9305      	str	r3, [sp, #20]
 8007332:	2301      	movs	r3, #1
 8007334:	e77c      	b.n	8007230 <_strtod_l+0x180>
 8007336:	f04f 0c00 	mov.w	ip, #0
 800733a:	f108 0202 	add.w	r2, r8, #2
 800733e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007340:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007344:	e785      	b.n	8007252 <_strtod_l+0x1a2>
 8007346:	f04f 0c01 	mov.w	ip, #1
 800734a:	e7f6      	b.n	800733a <_strtod_l+0x28a>
 800734c:	0800b5f8 	.word	0x0800b5f8
 8007350:	0800b3b0 	.word	0x0800b3b0
 8007354:	7ff00000 	.word	0x7ff00000
 8007358:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800735a:	1c51      	adds	r1, r2, #1
 800735c:	9117      	str	r1, [sp, #92]	; 0x5c
 800735e:	7852      	ldrb	r2, [r2, #1]
 8007360:	2a30      	cmp	r2, #48	; 0x30
 8007362:	d0f9      	beq.n	8007358 <_strtod_l+0x2a8>
 8007364:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007368:	2908      	cmp	r1, #8
 800736a:	f63f af79 	bhi.w	8007260 <_strtod_l+0x1b0>
 800736e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007372:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007374:	9206      	str	r2, [sp, #24]
 8007376:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007378:	1c51      	adds	r1, r2, #1
 800737a:	9117      	str	r1, [sp, #92]	; 0x5c
 800737c:	7852      	ldrb	r2, [r2, #1]
 800737e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007382:	2e09      	cmp	r6, #9
 8007384:	d937      	bls.n	80073f6 <_strtod_l+0x346>
 8007386:	9e06      	ldr	r6, [sp, #24]
 8007388:	1b89      	subs	r1, r1, r6
 800738a:	2908      	cmp	r1, #8
 800738c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007390:	dc02      	bgt.n	8007398 <_strtod_l+0x2e8>
 8007392:	4576      	cmp	r6, lr
 8007394:	bfa8      	it	ge
 8007396:	4676      	movge	r6, lr
 8007398:	f1bc 0f00 	cmp.w	ip, #0
 800739c:	d000      	beq.n	80073a0 <_strtod_l+0x2f0>
 800739e:	4276      	negs	r6, r6
 80073a0:	2d00      	cmp	r5, #0
 80073a2:	d14d      	bne.n	8007440 <_strtod_l+0x390>
 80073a4:	9904      	ldr	r1, [sp, #16]
 80073a6:	4301      	orrs	r1, r0
 80073a8:	f47f aec6 	bne.w	8007138 <_strtod_l+0x88>
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f47f aee1 	bne.w	8007174 <_strtod_l+0xc4>
 80073b2:	2a69      	cmp	r2, #105	; 0x69
 80073b4:	d027      	beq.n	8007406 <_strtod_l+0x356>
 80073b6:	dc24      	bgt.n	8007402 <_strtod_l+0x352>
 80073b8:	2a49      	cmp	r2, #73	; 0x49
 80073ba:	d024      	beq.n	8007406 <_strtod_l+0x356>
 80073bc:	2a4e      	cmp	r2, #78	; 0x4e
 80073be:	f47f aed9 	bne.w	8007174 <_strtod_l+0xc4>
 80073c2:	499f      	ldr	r1, [pc, #636]	; (8007640 <_strtod_l+0x590>)
 80073c4:	a817      	add	r0, sp, #92	; 0x5c
 80073c6:	f001 fe4d 	bl	8009064 <__match>
 80073ca:	2800      	cmp	r0, #0
 80073cc:	f43f aed2 	beq.w	8007174 <_strtod_l+0xc4>
 80073d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073d2:	781b      	ldrb	r3, [r3, #0]
 80073d4:	2b28      	cmp	r3, #40	; 0x28
 80073d6:	d12d      	bne.n	8007434 <_strtod_l+0x384>
 80073d8:	499a      	ldr	r1, [pc, #616]	; (8007644 <_strtod_l+0x594>)
 80073da:	aa1a      	add	r2, sp, #104	; 0x68
 80073dc:	a817      	add	r0, sp, #92	; 0x5c
 80073de:	f001 fe55 	bl	800908c <__hexnan>
 80073e2:	2805      	cmp	r0, #5
 80073e4:	d126      	bne.n	8007434 <_strtod_l+0x384>
 80073e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073e8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80073ec:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80073f0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80073f4:	e6a0      	b.n	8007138 <_strtod_l+0x88>
 80073f6:	210a      	movs	r1, #10
 80073f8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80073fc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007400:	e7b9      	b.n	8007376 <_strtod_l+0x2c6>
 8007402:	2a6e      	cmp	r2, #110	; 0x6e
 8007404:	e7db      	b.n	80073be <_strtod_l+0x30e>
 8007406:	4990      	ldr	r1, [pc, #576]	; (8007648 <_strtod_l+0x598>)
 8007408:	a817      	add	r0, sp, #92	; 0x5c
 800740a:	f001 fe2b 	bl	8009064 <__match>
 800740e:	2800      	cmp	r0, #0
 8007410:	f43f aeb0 	beq.w	8007174 <_strtod_l+0xc4>
 8007414:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007416:	498d      	ldr	r1, [pc, #564]	; (800764c <_strtod_l+0x59c>)
 8007418:	3b01      	subs	r3, #1
 800741a:	a817      	add	r0, sp, #92	; 0x5c
 800741c:	9317      	str	r3, [sp, #92]	; 0x5c
 800741e:	f001 fe21 	bl	8009064 <__match>
 8007422:	b910      	cbnz	r0, 800742a <_strtod_l+0x37a>
 8007424:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007426:	3301      	adds	r3, #1
 8007428:	9317      	str	r3, [sp, #92]	; 0x5c
 800742a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800765c <_strtod_l+0x5ac>
 800742e:	f04f 0a00 	mov.w	sl, #0
 8007432:	e681      	b.n	8007138 <_strtod_l+0x88>
 8007434:	4886      	ldr	r0, [pc, #536]	; (8007650 <_strtod_l+0x5a0>)
 8007436:	f002 fdf7 	bl	800a028 <nan>
 800743a:	ec5b ab10 	vmov	sl, fp, d0
 800743e:	e67b      	b.n	8007138 <_strtod_l+0x88>
 8007440:	9b05      	ldr	r3, [sp, #20]
 8007442:	9807      	ldr	r0, [sp, #28]
 8007444:	1af3      	subs	r3, r6, r3
 8007446:	2f00      	cmp	r7, #0
 8007448:	bf08      	it	eq
 800744a:	462f      	moveq	r7, r5
 800744c:	2d10      	cmp	r5, #16
 800744e:	9306      	str	r3, [sp, #24]
 8007450:	46a8      	mov	r8, r5
 8007452:	bfa8      	it	ge
 8007454:	f04f 0810 	movge.w	r8, #16
 8007458:	f7f9 f85c 	bl	8000514 <__aeabi_ui2d>
 800745c:	2d09      	cmp	r5, #9
 800745e:	4682      	mov	sl, r0
 8007460:	468b      	mov	fp, r1
 8007462:	dd13      	ble.n	800748c <_strtod_l+0x3dc>
 8007464:	4b7b      	ldr	r3, [pc, #492]	; (8007654 <_strtod_l+0x5a4>)
 8007466:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800746a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800746e:	f7f9 f8cb 	bl	8000608 <__aeabi_dmul>
 8007472:	4682      	mov	sl, r0
 8007474:	4648      	mov	r0, r9
 8007476:	468b      	mov	fp, r1
 8007478:	f7f9 f84c 	bl	8000514 <__aeabi_ui2d>
 800747c:	4602      	mov	r2, r0
 800747e:	460b      	mov	r3, r1
 8007480:	4650      	mov	r0, sl
 8007482:	4659      	mov	r1, fp
 8007484:	f7f8 ff0a 	bl	800029c <__adddf3>
 8007488:	4682      	mov	sl, r0
 800748a:	468b      	mov	fp, r1
 800748c:	2d0f      	cmp	r5, #15
 800748e:	dc38      	bgt.n	8007502 <_strtod_l+0x452>
 8007490:	9b06      	ldr	r3, [sp, #24]
 8007492:	2b00      	cmp	r3, #0
 8007494:	f43f ae50 	beq.w	8007138 <_strtod_l+0x88>
 8007498:	dd24      	ble.n	80074e4 <_strtod_l+0x434>
 800749a:	2b16      	cmp	r3, #22
 800749c:	dc0b      	bgt.n	80074b6 <_strtod_l+0x406>
 800749e:	496d      	ldr	r1, [pc, #436]	; (8007654 <_strtod_l+0x5a4>)
 80074a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80074a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074a8:	4652      	mov	r2, sl
 80074aa:	465b      	mov	r3, fp
 80074ac:	f7f9 f8ac 	bl	8000608 <__aeabi_dmul>
 80074b0:	4682      	mov	sl, r0
 80074b2:	468b      	mov	fp, r1
 80074b4:	e640      	b.n	8007138 <_strtod_l+0x88>
 80074b6:	9a06      	ldr	r2, [sp, #24]
 80074b8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80074bc:	4293      	cmp	r3, r2
 80074be:	db20      	blt.n	8007502 <_strtod_l+0x452>
 80074c0:	4c64      	ldr	r4, [pc, #400]	; (8007654 <_strtod_l+0x5a4>)
 80074c2:	f1c5 050f 	rsb	r5, r5, #15
 80074c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80074ca:	4652      	mov	r2, sl
 80074cc:	465b      	mov	r3, fp
 80074ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074d2:	f7f9 f899 	bl	8000608 <__aeabi_dmul>
 80074d6:	9b06      	ldr	r3, [sp, #24]
 80074d8:	1b5d      	subs	r5, r3, r5
 80074da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80074de:	e9d4 2300 	ldrd	r2, r3, [r4]
 80074e2:	e7e3      	b.n	80074ac <_strtod_l+0x3fc>
 80074e4:	9b06      	ldr	r3, [sp, #24]
 80074e6:	3316      	adds	r3, #22
 80074e8:	db0b      	blt.n	8007502 <_strtod_l+0x452>
 80074ea:	9b05      	ldr	r3, [sp, #20]
 80074ec:	1b9e      	subs	r6, r3, r6
 80074ee:	4b59      	ldr	r3, [pc, #356]	; (8007654 <_strtod_l+0x5a4>)
 80074f0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80074f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80074f8:	4650      	mov	r0, sl
 80074fa:	4659      	mov	r1, fp
 80074fc:	f7f9 f9ae 	bl	800085c <__aeabi_ddiv>
 8007500:	e7d6      	b.n	80074b0 <_strtod_l+0x400>
 8007502:	9b06      	ldr	r3, [sp, #24]
 8007504:	eba5 0808 	sub.w	r8, r5, r8
 8007508:	4498      	add	r8, r3
 800750a:	f1b8 0f00 	cmp.w	r8, #0
 800750e:	dd74      	ble.n	80075fa <_strtod_l+0x54a>
 8007510:	f018 030f 	ands.w	r3, r8, #15
 8007514:	d00a      	beq.n	800752c <_strtod_l+0x47c>
 8007516:	494f      	ldr	r1, [pc, #316]	; (8007654 <_strtod_l+0x5a4>)
 8007518:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800751c:	4652      	mov	r2, sl
 800751e:	465b      	mov	r3, fp
 8007520:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007524:	f7f9 f870 	bl	8000608 <__aeabi_dmul>
 8007528:	4682      	mov	sl, r0
 800752a:	468b      	mov	fp, r1
 800752c:	f038 080f 	bics.w	r8, r8, #15
 8007530:	d04f      	beq.n	80075d2 <_strtod_l+0x522>
 8007532:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007536:	dd22      	ble.n	800757e <_strtod_l+0x4ce>
 8007538:	2500      	movs	r5, #0
 800753a:	462e      	mov	r6, r5
 800753c:	9507      	str	r5, [sp, #28]
 800753e:	9505      	str	r5, [sp, #20]
 8007540:	2322      	movs	r3, #34	; 0x22
 8007542:	f8df b118 	ldr.w	fp, [pc, #280]	; 800765c <_strtod_l+0x5ac>
 8007546:	6023      	str	r3, [r4, #0]
 8007548:	f04f 0a00 	mov.w	sl, #0
 800754c:	9b07      	ldr	r3, [sp, #28]
 800754e:	2b00      	cmp	r3, #0
 8007550:	f43f adf2 	beq.w	8007138 <_strtod_l+0x88>
 8007554:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007556:	4620      	mov	r0, r4
 8007558:	f001 fe92 	bl	8009280 <_Bfree>
 800755c:	9905      	ldr	r1, [sp, #20]
 800755e:	4620      	mov	r0, r4
 8007560:	f001 fe8e 	bl	8009280 <_Bfree>
 8007564:	4631      	mov	r1, r6
 8007566:	4620      	mov	r0, r4
 8007568:	f001 fe8a 	bl	8009280 <_Bfree>
 800756c:	9907      	ldr	r1, [sp, #28]
 800756e:	4620      	mov	r0, r4
 8007570:	f001 fe86 	bl	8009280 <_Bfree>
 8007574:	4629      	mov	r1, r5
 8007576:	4620      	mov	r0, r4
 8007578:	f001 fe82 	bl	8009280 <_Bfree>
 800757c:	e5dc      	b.n	8007138 <_strtod_l+0x88>
 800757e:	4b36      	ldr	r3, [pc, #216]	; (8007658 <_strtod_l+0x5a8>)
 8007580:	9304      	str	r3, [sp, #16]
 8007582:	2300      	movs	r3, #0
 8007584:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007588:	4650      	mov	r0, sl
 800758a:	4659      	mov	r1, fp
 800758c:	4699      	mov	r9, r3
 800758e:	f1b8 0f01 	cmp.w	r8, #1
 8007592:	dc21      	bgt.n	80075d8 <_strtod_l+0x528>
 8007594:	b10b      	cbz	r3, 800759a <_strtod_l+0x4ea>
 8007596:	4682      	mov	sl, r0
 8007598:	468b      	mov	fp, r1
 800759a:	4b2f      	ldr	r3, [pc, #188]	; (8007658 <_strtod_l+0x5a8>)
 800759c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80075a0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80075a4:	4652      	mov	r2, sl
 80075a6:	465b      	mov	r3, fp
 80075a8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80075ac:	f7f9 f82c 	bl	8000608 <__aeabi_dmul>
 80075b0:	4b2a      	ldr	r3, [pc, #168]	; (800765c <_strtod_l+0x5ac>)
 80075b2:	460a      	mov	r2, r1
 80075b4:	400b      	ands	r3, r1
 80075b6:	492a      	ldr	r1, [pc, #168]	; (8007660 <_strtod_l+0x5b0>)
 80075b8:	428b      	cmp	r3, r1
 80075ba:	4682      	mov	sl, r0
 80075bc:	d8bc      	bhi.n	8007538 <_strtod_l+0x488>
 80075be:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80075c2:	428b      	cmp	r3, r1
 80075c4:	bf86      	itte	hi
 80075c6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007664 <_strtod_l+0x5b4>
 80075ca:	f04f 3aff 	movhi.w	sl, #4294967295
 80075ce:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80075d2:	2300      	movs	r3, #0
 80075d4:	9304      	str	r3, [sp, #16]
 80075d6:	e084      	b.n	80076e2 <_strtod_l+0x632>
 80075d8:	f018 0f01 	tst.w	r8, #1
 80075dc:	d005      	beq.n	80075ea <_strtod_l+0x53a>
 80075de:	9b04      	ldr	r3, [sp, #16]
 80075e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e4:	f7f9 f810 	bl	8000608 <__aeabi_dmul>
 80075e8:	2301      	movs	r3, #1
 80075ea:	9a04      	ldr	r2, [sp, #16]
 80075ec:	3208      	adds	r2, #8
 80075ee:	f109 0901 	add.w	r9, r9, #1
 80075f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80075f6:	9204      	str	r2, [sp, #16]
 80075f8:	e7c9      	b.n	800758e <_strtod_l+0x4de>
 80075fa:	d0ea      	beq.n	80075d2 <_strtod_l+0x522>
 80075fc:	f1c8 0800 	rsb	r8, r8, #0
 8007600:	f018 020f 	ands.w	r2, r8, #15
 8007604:	d00a      	beq.n	800761c <_strtod_l+0x56c>
 8007606:	4b13      	ldr	r3, [pc, #76]	; (8007654 <_strtod_l+0x5a4>)
 8007608:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800760c:	4650      	mov	r0, sl
 800760e:	4659      	mov	r1, fp
 8007610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007614:	f7f9 f922 	bl	800085c <__aeabi_ddiv>
 8007618:	4682      	mov	sl, r0
 800761a:	468b      	mov	fp, r1
 800761c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007620:	d0d7      	beq.n	80075d2 <_strtod_l+0x522>
 8007622:	f1b8 0f1f 	cmp.w	r8, #31
 8007626:	dd1f      	ble.n	8007668 <_strtod_l+0x5b8>
 8007628:	2500      	movs	r5, #0
 800762a:	462e      	mov	r6, r5
 800762c:	9507      	str	r5, [sp, #28]
 800762e:	9505      	str	r5, [sp, #20]
 8007630:	2322      	movs	r3, #34	; 0x22
 8007632:	f04f 0a00 	mov.w	sl, #0
 8007636:	f04f 0b00 	mov.w	fp, #0
 800763a:	6023      	str	r3, [r4, #0]
 800763c:	e786      	b.n	800754c <_strtod_l+0x49c>
 800763e:	bf00      	nop
 8007640:	0800b389 	.word	0x0800b389
 8007644:	0800b3c4 	.word	0x0800b3c4
 8007648:	0800b381 	.word	0x0800b381
 800764c:	0800b504 	.word	0x0800b504
 8007650:	0800b7b0 	.word	0x0800b7b0
 8007654:	0800b690 	.word	0x0800b690
 8007658:	0800b668 	.word	0x0800b668
 800765c:	7ff00000 	.word	0x7ff00000
 8007660:	7ca00000 	.word	0x7ca00000
 8007664:	7fefffff 	.word	0x7fefffff
 8007668:	f018 0310 	ands.w	r3, r8, #16
 800766c:	bf18      	it	ne
 800766e:	236a      	movne	r3, #106	; 0x6a
 8007670:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007a20 <_strtod_l+0x970>
 8007674:	9304      	str	r3, [sp, #16]
 8007676:	4650      	mov	r0, sl
 8007678:	4659      	mov	r1, fp
 800767a:	2300      	movs	r3, #0
 800767c:	f018 0f01 	tst.w	r8, #1
 8007680:	d004      	beq.n	800768c <_strtod_l+0x5dc>
 8007682:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007686:	f7f8 ffbf 	bl	8000608 <__aeabi_dmul>
 800768a:	2301      	movs	r3, #1
 800768c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007690:	f109 0908 	add.w	r9, r9, #8
 8007694:	d1f2      	bne.n	800767c <_strtod_l+0x5cc>
 8007696:	b10b      	cbz	r3, 800769c <_strtod_l+0x5ec>
 8007698:	4682      	mov	sl, r0
 800769a:	468b      	mov	fp, r1
 800769c:	9b04      	ldr	r3, [sp, #16]
 800769e:	b1c3      	cbz	r3, 80076d2 <_strtod_l+0x622>
 80076a0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80076a4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	4659      	mov	r1, fp
 80076ac:	dd11      	ble.n	80076d2 <_strtod_l+0x622>
 80076ae:	2b1f      	cmp	r3, #31
 80076b0:	f340 8124 	ble.w	80078fc <_strtod_l+0x84c>
 80076b4:	2b34      	cmp	r3, #52	; 0x34
 80076b6:	bfde      	ittt	le
 80076b8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80076bc:	f04f 33ff 	movle.w	r3, #4294967295
 80076c0:	fa03 f202 	lslle.w	r2, r3, r2
 80076c4:	f04f 0a00 	mov.w	sl, #0
 80076c8:	bfcc      	ite	gt
 80076ca:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80076ce:	ea02 0b01 	andle.w	fp, r2, r1
 80076d2:	2200      	movs	r2, #0
 80076d4:	2300      	movs	r3, #0
 80076d6:	4650      	mov	r0, sl
 80076d8:	4659      	mov	r1, fp
 80076da:	f7f9 f9fd 	bl	8000ad8 <__aeabi_dcmpeq>
 80076de:	2800      	cmp	r0, #0
 80076e0:	d1a2      	bne.n	8007628 <_strtod_l+0x578>
 80076e2:	9b07      	ldr	r3, [sp, #28]
 80076e4:	9300      	str	r3, [sp, #0]
 80076e6:	9908      	ldr	r1, [sp, #32]
 80076e8:	462b      	mov	r3, r5
 80076ea:	463a      	mov	r2, r7
 80076ec:	4620      	mov	r0, r4
 80076ee:	f001 fe2f 	bl	8009350 <__s2b>
 80076f2:	9007      	str	r0, [sp, #28]
 80076f4:	2800      	cmp	r0, #0
 80076f6:	f43f af1f 	beq.w	8007538 <_strtod_l+0x488>
 80076fa:	9b05      	ldr	r3, [sp, #20]
 80076fc:	1b9e      	subs	r6, r3, r6
 80076fe:	9b06      	ldr	r3, [sp, #24]
 8007700:	2b00      	cmp	r3, #0
 8007702:	bfb4      	ite	lt
 8007704:	4633      	movlt	r3, r6
 8007706:	2300      	movge	r3, #0
 8007708:	930c      	str	r3, [sp, #48]	; 0x30
 800770a:	9b06      	ldr	r3, [sp, #24]
 800770c:	2500      	movs	r5, #0
 800770e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007712:	9312      	str	r3, [sp, #72]	; 0x48
 8007714:	462e      	mov	r6, r5
 8007716:	9b07      	ldr	r3, [sp, #28]
 8007718:	4620      	mov	r0, r4
 800771a:	6859      	ldr	r1, [r3, #4]
 800771c:	f001 fd70 	bl	8009200 <_Balloc>
 8007720:	9005      	str	r0, [sp, #20]
 8007722:	2800      	cmp	r0, #0
 8007724:	f43f af0c 	beq.w	8007540 <_strtod_l+0x490>
 8007728:	9b07      	ldr	r3, [sp, #28]
 800772a:	691a      	ldr	r2, [r3, #16]
 800772c:	3202      	adds	r2, #2
 800772e:	f103 010c 	add.w	r1, r3, #12
 8007732:	0092      	lsls	r2, r2, #2
 8007734:	300c      	adds	r0, #12
 8007736:	f7fe ffdf 	bl	80066f8 <memcpy>
 800773a:	ec4b ab10 	vmov	d0, sl, fp
 800773e:	aa1a      	add	r2, sp, #104	; 0x68
 8007740:	a919      	add	r1, sp, #100	; 0x64
 8007742:	4620      	mov	r0, r4
 8007744:	f002 f94a 	bl	80099dc <__d2b>
 8007748:	ec4b ab18 	vmov	d8, sl, fp
 800774c:	9018      	str	r0, [sp, #96]	; 0x60
 800774e:	2800      	cmp	r0, #0
 8007750:	f43f aef6 	beq.w	8007540 <_strtod_l+0x490>
 8007754:	2101      	movs	r1, #1
 8007756:	4620      	mov	r0, r4
 8007758:	f001 fe94 	bl	8009484 <__i2b>
 800775c:	4606      	mov	r6, r0
 800775e:	2800      	cmp	r0, #0
 8007760:	f43f aeee 	beq.w	8007540 <_strtod_l+0x490>
 8007764:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007766:	9904      	ldr	r1, [sp, #16]
 8007768:	2b00      	cmp	r3, #0
 800776a:	bfab      	itete	ge
 800776c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800776e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007770:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007772:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007776:	bfac      	ite	ge
 8007778:	eb03 0902 	addge.w	r9, r3, r2
 800777c:	1ad7      	sublt	r7, r2, r3
 800777e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007780:	eba3 0801 	sub.w	r8, r3, r1
 8007784:	4490      	add	r8, r2
 8007786:	4ba1      	ldr	r3, [pc, #644]	; (8007a0c <_strtod_l+0x95c>)
 8007788:	f108 38ff 	add.w	r8, r8, #4294967295
 800778c:	4598      	cmp	r8, r3
 800778e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007792:	f280 80c7 	bge.w	8007924 <_strtod_l+0x874>
 8007796:	eba3 0308 	sub.w	r3, r3, r8
 800779a:	2b1f      	cmp	r3, #31
 800779c:	eba2 0203 	sub.w	r2, r2, r3
 80077a0:	f04f 0101 	mov.w	r1, #1
 80077a4:	f300 80b1 	bgt.w	800790a <_strtod_l+0x85a>
 80077a8:	fa01 f303 	lsl.w	r3, r1, r3
 80077ac:	930d      	str	r3, [sp, #52]	; 0x34
 80077ae:	2300      	movs	r3, #0
 80077b0:	9308      	str	r3, [sp, #32]
 80077b2:	eb09 0802 	add.w	r8, r9, r2
 80077b6:	9b04      	ldr	r3, [sp, #16]
 80077b8:	45c1      	cmp	r9, r8
 80077ba:	4417      	add	r7, r2
 80077bc:	441f      	add	r7, r3
 80077be:	464b      	mov	r3, r9
 80077c0:	bfa8      	it	ge
 80077c2:	4643      	movge	r3, r8
 80077c4:	42bb      	cmp	r3, r7
 80077c6:	bfa8      	it	ge
 80077c8:	463b      	movge	r3, r7
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	bfc2      	ittt	gt
 80077ce:	eba8 0803 	subgt.w	r8, r8, r3
 80077d2:	1aff      	subgt	r7, r7, r3
 80077d4:	eba9 0903 	subgt.w	r9, r9, r3
 80077d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077da:	2b00      	cmp	r3, #0
 80077dc:	dd17      	ble.n	800780e <_strtod_l+0x75e>
 80077de:	4631      	mov	r1, r6
 80077e0:	461a      	mov	r2, r3
 80077e2:	4620      	mov	r0, r4
 80077e4:	f001 ff0e 	bl	8009604 <__pow5mult>
 80077e8:	4606      	mov	r6, r0
 80077ea:	2800      	cmp	r0, #0
 80077ec:	f43f aea8 	beq.w	8007540 <_strtod_l+0x490>
 80077f0:	4601      	mov	r1, r0
 80077f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80077f4:	4620      	mov	r0, r4
 80077f6:	f001 fe5b 	bl	80094b0 <__multiply>
 80077fa:	900b      	str	r0, [sp, #44]	; 0x2c
 80077fc:	2800      	cmp	r0, #0
 80077fe:	f43f ae9f 	beq.w	8007540 <_strtod_l+0x490>
 8007802:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007804:	4620      	mov	r0, r4
 8007806:	f001 fd3b 	bl	8009280 <_Bfree>
 800780a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800780c:	9318      	str	r3, [sp, #96]	; 0x60
 800780e:	f1b8 0f00 	cmp.w	r8, #0
 8007812:	f300 808c 	bgt.w	800792e <_strtod_l+0x87e>
 8007816:	9b06      	ldr	r3, [sp, #24]
 8007818:	2b00      	cmp	r3, #0
 800781a:	dd08      	ble.n	800782e <_strtod_l+0x77e>
 800781c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800781e:	9905      	ldr	r1, [sp, #20]
 8007820:	4620      	mov	r0, r4
 8007822:	f001 feef 	bl	8009604 <__pow5mult>
 8007826:	9005      	str	r0, [sp, #20]
 8007828:	2800      	cmp	r0, #0
 800782a:	f43f ae89 	beq.w	8007540 <_strtod_l+0x490>
 800782e:	2f00      	cmp	r7, #0
 8007830:	dd08      	ble.n	8007844 <_strtod_l+0x794>
 8007832:	9905      	ldr	r1, [sp, #20]
 8007834:	463a      	mov	r2, r7
 8007836:	4620      	mov	r0, r4
 8007838:	f001 ff3e 	bl	80096b8 <__lshift>
 800783c:	9005      	str	r0, [sp, #20]
 800783e:	2800      	cmp	r0, #0
 8007840:	f43f ae7e 	beq.w	8007540 <_strtod_l+0x490>
 8007844:	f1b9 0f00 	cmp.w	r9, #0
 8007848:	dd08      	ble.n	800785c <_strtod_l+0x7ac>
 800784a:	4631      	mov	r1, r6
 800784c:	464a      	mov	r2, r9
 800784e:	4620      	mov	r0, r4
 8007850:	f001 ff32 	bl	80096b8 <__lshift>
 8007854:	4606      	mov	r6, r0
 8007856:	2800      	cmp	r0, #0
 8007858:	f43f ae72 	beq.w	8007540 <_strtod_l+0x490>
 800785c:	9a05      	ldr	r2, [sp, #20]
 800785e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007860:	4620      	mov	r0, r4
 8007862:	f001 ffb5 	bl	80097d0 <__mdiff>
 8007866:	4605      	mov	r5, r0
 8007868:	2800      	cmp	r0, #0
 800786a:	f43f ae69 	beq.w	8007540 <_strtod_l+0x490>
 800786e:	68c3      	ldr	r3, [r0, #12]
 8007870:	930b      	str	r3, [sp, #44]	; 0x2c
 8007872:	2300      	movs	r3, #0
 8007874:	60c3      	str	r3, [r0, #12]
 8007876:	4631      	mov	r1, r6
 8007878:	f001 ff8e 	bl	8009798 <__mcmp>
 800787c:	2800      	cmp	r0, #0
 800787e:	da60      	bge.n	8007942 <_strtod_l+0x892>
 8007880:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007882:	ea53 030a 	orrs.w	r3, r3, sl
 8007886:	f040 8082 	bne.w	800798e <_strtod_l+0x8de>
 800788a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800788e:	2b00      	cmp	r3, #0
 8007890:	d17d      	bne.n	800798e <_strtod_l+0x8de>
 8007892:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007896:	0d1b      	lsrs	r3, r3, #20
 8007898:	051b      	lsls	r3, r3, #20
 800789a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800789e:	d976      	bls.n	800798e <_strtod_l+0x8de>
 80078a0:	696b      	ldr	r3, [r5, #20]
 80078a2:	b913      	cbnz	r3, 80078aa <_strtod_l+0x7fa>
 80078a4:	692b      	ldr	r3, [r5, #16]
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	dd71      	ble.n	800798e <_strtod_l+0x8de>
 80078aa:	4629      	mov	r1, r5
 80078ac:	2201      	movs	r2, #1
 80078ae:	4620      	mov	r0, r4
 80078b0:	f001 ff02 	bl	80096b8 <__lshift>
 80078b4:	4631      	mov	r1, r6
 80078b6:	4605      	mov	r5, r0
 80078b8:	f001 ff6e 	bl	8009798 <__mcmp>
 80078bc:	2800      	cmp	r0, #0
 80078be:	dd66      	ble.n	800798e <_strtod_l+0x8de>
 80078c0:	9904      	ldr	r1, [sp, #16]
 80078c2:	4a53      	ldr	r2, [pc, #332]	; (8007a10 <_strtod_l+0x960>)
 80078c4:	465b      	mov	r3, fp
 80078c6:	2900      	cmp	r1, #0
 80078c8:	f000 8081 	beq.w	80079ce <_strtod_l+0x91e>
 80078cc:	ea02 010b 	and.w	r1, r2, fp
 80078d0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80078d4:	dc7b      	bgt.n	80079ce <_strtod_l+0x91e>
 80078d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80078da:	f77f aea9 	ble.w	8007630 <_strtod_l+0x580>
 80078de:	4b4d      	ldr	r3, [pc, #308]	; (8007a14 <_strtod_l+0x964>)
 80078e0:	4650      	mov	r0, sl
 80078e2:	4659      	mov	r1, fp
 80078e4:	2200      	movs	r2, #0
 80078e6:	f7f8 fe8f 	bl	8000608 <__aeabi_dmul>
 80078ea:	460b      	mov	r3, r1
 80078ec:	4303      	orrs	r3, r0
 80078ee:	bf08      	it	eq
 80078f0:	2322      	moveq	r3, #34	; 0x22
 80078f2:	4682      	mov	sl, r0
 80078f4:	468b      	mov	fp, r1
 80078f6:	bf08      	it	eq
 80078f8:	6023      	streq	r3, [r4, #0]
 80078fa:	e62b      	b.n	8007554 <_strtod_l+0x4a4>
 80078fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007900:	fa02 f303 	lsl.w	r3, r2, r3
 8007904:	ea03 0a0a 	and.w	sl, r3, sl
 8007908:	e6e3      	b.n	80076d2 <_strtod_l+0x622>
 800790a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800790e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007912:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007916:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800791a:	fa01 f308 	lsl.w	r3, r1, r8
 800791e:	9308      	str	r3, [sp, #32]
 8007920:	910d      	str	r1, [sp, #52]	; 0x34
 8007922:	e746      	b.n	80077b2 <_strtod_l+0x702>
 8007924:	2300      	movs	r3, #0
 8007926:	9308      	str	r3, [sp, #32]
 8007928:	2301      	movs	r3, #1
 800792a:	930d      	str	r3, [sp, #52]	; 0x34
 800792c:	e741      	b.n	80077b2 <_strtod_l+0x702>
 800792e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007930:	4642      	mov	r2, r8
 8007932:	4620      	mov	r0, r4
 8007934:	f001 fec0 	bl	80096b8 <__lshift>
 8007938:	9018      	str	r0, [sp, #96]	; 0x60
 800793a:	2800      	cmp	r0, #0
 800793c:	f47f af6b 	bne.w	8007816 <_strtod_l+0x766>
 8007940:	e5fe      	b.n	8007540 <_strtod_l+0x490>
 8007942:	465f      	mov	r7, fp
 8007944:	d16e      	bne.n	8007a24 <_strtod_l+0x974>
 8007946:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007948:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800794c:	b342      	cbz	r2, 80079a0 <_strtod_l+0x8f0>
 800794e:	4a32      	ldr	r2, [pc, #200]	; (8007a18 <_strtod_l+0x968>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d128      	bne.n	80079a6 <_strtod_l+0x8f6>
 8007954:	9b04      	ldr	r3, [sp, #16]
 8007956:	4651      	mov	r1, sl
 8007958:	b1eb      	cbz	r3, 8007996 <_strtod_l+0x8e6>
 800795a:	4b2d      	ldr	r3, [pc, #180]	; (8007a10 <_strtod_l+0x960>)
 800795c:	403b      	ands	r3, r7
 800795e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007962:	f04f 32ff 	mov.w	r2, #4294967295
 8007966:	d819      	bhi.n	800799c <_strtod_l+0x8ec>
 8007968:	0d1b      	lsrs	r3, r3, #20
 800796a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800796e:	fa02 f303 	lsl.w	r3, r2, r3
 8007972:	4299      	cmp	r1, r3
 8007974:	d117      	bne.n	80079a6 <_strtod_l+0x8f6>
 8007976:	4b29      	ldr	r3, [pc, #164]	; (8007a1c <_strtod_l+0x96c>)
 8007978:	429f      	cmp	r7, r3
 800797a:	d102      	bne.n	8007982 <_strtod_l+0x8d2>
 800797c:	3101      	adds	r1, #1
 800797e:	f43f addf 	beq.w	8007540 <_strtod_l+0x490>
 8007982:	4b23      	ldr	r3, [pc, #140]	; (8007a10 <_strtod_l+0x960>)
 8007984:	403b      	ands	r3, r7
 8007986:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800798a:	f04f 0a00 	mov.w	sl, #0
 800798e:	9b04      	ldr	r3, [sp, #16]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1a4      	bne.n	80078de <_strtod_l+0x82e>
 8007994:	e5de      	b.n	8007554 <_strtod_l+0x4a4>
 8007996:	f04f 33ff 	mov.w	r3, #4294967295
 800799a:	e7ea      	b.n	8007972 <_strtod_l+0x8c2>
 800799c:	4613      	mov	r3, r2
 800799e:	e7e8      	b.n	8007972 <_strtod_l+0x8c2>
 80079a0:	ea53 030a 	orrs.w	r3, r3, sl
 80079a4:	d08c      	beq.n	80078c0 <_strtod_l+0x810>
 80079a6:	9b08      	ldr	r3, [sp, #32]
 80079a8:	b1db      	cbz	r3, 80079e2 <_strtod_l+0x932>
 80079aa:	423b      	tst	r3, r7
 80079ac:	d0ef      	beq.n	800798e <_strtod_l+0x8de>
 80079ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079b0:	9a04      	ldr	r2, [sp, #16]
 80079b2:	4650      	mov	r0, sl
 80079b4:	4659      	mov	r1, fp
 80079b6:	b1c3      	cbz	r3, 80079ea <_strtod_l+0x93a>
 80079b8:	f7ff fb5e 	bl	8007078 <sulp>
 80079bc:	4602      	mov	r2, r0
 80079be:	460b      	mov	r3, r1
 80079c0:	ec51 0b18 	vmov	r0, r1, d8
 80079c4:	f7f8 fc6a 	bl	800029c <__adddf3>
 80079c8:	4682      	mov	sl, r0
 80079ca:	468b      	mov	fp, r1
 80079cc:	e7df      	b.n	800798e <_strtod_l+0x8de>
 80079ce:	4013      	ands	r3, r2
 80079d0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80079d4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80079d8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80079dc:	f04f 3aff 	mov.w	sl, #4294967295
 80079e0:	e7d5      	b.n	800798e <_strtod_l+0x8de>
 80079e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079e4:	ea13 0f0a 	tst.w	r3, sl
 80079e8:	e7e0      	b.n	80079ac <_strtod_l+0x8fc>
 80079ea:	f7ff fb45 	bl	8007078 <sulp>
 80079ee:	4602      	mov	r2, r0
 80079f0:	460b      	mov	r3, r1
 80079f2:	ec51 0b18 	vmov	r0, r1, d8
 80079f6:	f7f8 fc4f 	bl	8000298 <__aeabi_dsub>
 80079fa:	2200      	movs	r2, #0
 80079fc:	2300      	movs	r3, #0
 80079fe:	4682      	mov	sl, r0
 8007a00:	468b      	mov	fp, r1
 8007a02:	f7f9 f869 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a06:	2800      	cmp	r0, #0
 8007a08:	d0c1      	beq.n	800798e <_strtod_l+0x8de>
 8007a0a:	e611      	b.n	8007630 <_strtod_l+0x580>
 8007a0c:	fffffc02 	.word	0xfffffc02
 8007a10:	7ff00000 	.word	0x7ff00000
 8007a14:	39500000 	.word	0x39500000
 8007a18:	000fffff 	.word	0x000fffff
 8007a1c:	7fefffff 	.word	0x7fefffff
 8007a20:	0800b3d8 	.word	0x0800b3d8
 8007a24:	4631      	mov	r1, r6
 8007a26:	4628      	mov	r0, r5
 8007a28:	f002 f834 	bl	8009a94 <__ratio>
 8007a2c:	ec59 8b10 	vmov	r8, r9, d0
 8007a30:	ee10 0a10 	vmov	r0, s0
 8007a34:	2200      	movs	r2, #0
 8007a36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007a3a:	4649      	mov	r1, r9
 8007a3c:	f7f9 f860 	bl	8000b00 <__aeabi_dcmple>
 8007a40:	2800      	cmp	r0, #0
 8007a42:	d07a      	beq.n	8007b3a <_strtod_l+0xa8a>
 8007a44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d04a      	beq.n	8007ae0 <_strtod_l+0xa30>
 8007a4a:	4b95      	ldr	r3, [pc, #596]	; (8007ca0 <_strtod_l+0xbf0>)
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a52:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007ca0 <_strtod_l+0xbf0>
 8007a56:	f04f 0800 	mov.w	r8, #0
 8007a5a:	4b92      	ldr	r3, [pc, #584]	; (8007ca4 <_strtod_l+0xbf4>)
 8007a5c:	403b      	ands	r3, r7
 8007a5e:	930d      	str	r3, [sp, #52]	; 0x34
 8007a60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a62:	4b91      	ldr	r3, [pc, #580]	; (8007ca8 <_strtod_l+0xbf8>)
 8007a64:	429a      	cmp	r2, r3
 8007a66:	f040 80b0 	bne.w	8007bca <_strtod_l+0xb1a>
 8007a6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a6e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007a72:	ec4b ab10 	vmov	d0, sl, fp
 8007a76:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007a7a:	f001 ff33 	bl	80098e4 <__ulp>
 8007a7e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a82:	ec53 2b10 	vmov	r2, r3, d0
 8007a86:	f7f8 fdbf 	bl	8000608 <__aeabi_dmul>
 8007a8a:	4652      	mov	r2, sl
 8007a8c:	465b      	mov	r3, fp
 8007a8e:	f7f8 fc05 	bl	800029c <__adddf3>
 8007a92:	460b      	mov	r3, r1
 8007a94:	4983      	ldr	r1, [pc, #524]	; (8007ca4 <_strtod_l+0xbf4>)
 8007a96:	4a85      	ldr	r2, [pc, #532]	; (8007cac <_strtod_l+0xbfc>)
 8007a98:	4019      	ands	r1, r3
 8007a9a:	4291      	cmp	r1, r2
 8007a9c:	4682      	mov	sl, r0
 8007a9e:	d960      	bls.n	8007b62 <_strtod_l+0xab2>
 8007aa0:	ee18 3a90 	vmov	r3, s17
 8007aa4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d104      	bne.n	8007ab6 <_strtod_l+0xa06>
 8007aac:	ee18 3a10 	vmov	r3, s16
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	f43f ad45 	beq.w	8007540 <_strtod_l+0x490>
 8007ab6:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007cb8 <_strtod_l+0xc08>
 8007aba:	f04f 3aff 	mov.w	sl, #4294967295
 8007abe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f001 fbdd 	bl	8009280 <_Bfree>
 8007ac6:	9905      	ldr	r1, [sp, #20]
 8007ac8:	4620      	mov	r0, r4
 8007aca:	f001 fbd9 	bl	8009280 <_Bfree>
 8007ace:	4631      	mov	r1, r6
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f001 fbd5 	bl	8009280 <_Bfree>
 8007ad6:	4629      	mov	r1, r5
 8007ad8:	4620      	mov	r0, r4
 8007ada:	f001 fbd1 	bl	8009280 <_Bfree>
 8007ade:	e61a      	b.n	8007716 <_strtod_l+0x666>
 8007ae0:	f1ba 0f00 	cmp.w	sl, #0
 8007ae4:	d11b      	bne.n	8007b1e <_strtod_l+0xa6e>
 8007ae6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007aea:	b9f3      	cbnz	r3, 8007b2a <_strtod_l+0xa7a>
 8007aec:	4b6c      	ldr	r3, [pc, #432]	; (8007ca0 <_strtod_l+0xbf0>)
 8007aee:	2200      	movs	r2, #0
 8007af0:	4640      	mov	r0, r8
 8007af2:	4649      	mov	r1, r9
 8007af4:	f7f8 fffa 	bl	8000aec <__aeabi_dcmplt>
 8007af8:	b9d0      	cbnz	r0, 8007b30 <_strtod_l+0xa80>
 8007afa:	4640      	mov	r0, r8
 8007afc:	4649      	mov	r1, r9
 8007afe:	4b6c      	ldr	r3, [pc, #432]	; (8007cb0 <_strtod_l+0xc00>)
 8007b00:	2200      	movs	r2, #0
 8007b02:	f7f8 fd81 	bl	8000608 <__aeabi_dmul>
 8007b06:	4680      	mov	r8, r0
 8007b08:	4689      	mov	r9, r1
 8007b0a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007b0e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007b12:	9315      	str	r3, [sp, #84]	; 0x54
 8007b14:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007b18:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b1c:	e79d      	b.n	8007a5a <_strtod_l+0x9aa>
 8007b1e:	f1ba 0f01 	cmp.w	sl, #1
 8007b22:	d102      	bne.n	8007b2a <_strtod_l+0xa7a>
 8007b24:	2f00      	cmp	r7, #0
 8007b26:	f43f ad83 	beq.w	8007630 <_strtod_l+0x580>
 8007b2a:	4b62      	ldr	r3, [pc, #392]	; (8007cb4 <_strtod_l+0xc04>)
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	e78e      	b.n	8007a4e <_strtod_l+0x99e>
 8007b30:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007cb0 <_strtod_l+0xc00>
 8007b34:	f04f 0800 	mov.w	r8, #0
 8007b38:	e7e7      	b.n	8007b0a <_strtod_l+0xa5a>
 8007b3a:	4b5d      	ldr	r3, [pc, #372]	; (8007cb0 <_strtod_l+0xc00>)
 8007b3c:	4640      	mov	r0, r8
 8007b3e:	4649      	mov	r1, r9
 8007b40:	2200      	movs	r2, #0
 8007b42:	f7f8 fd61 	bl	8000608 <__aeabi_dmul>
 8007b46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b48:	4680      	mov	r8, r0
 8007b4a:	4689      	mov	r9, r1
 8007b4c:	b933      	cbnz	r3, 8007b5c <_strtod_l+0xaac>
 8007b4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b52:	900e      	str	r0, [sp, #56]	; 0x38
 8007b54:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007b5a:	e7dd      	b.n	8007b18 <_strtod_l+0xa68>
 8007b5c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007b60:	e7f9      	b.n	8007b56 <_strtod_l+0xaa6>
 8007b62:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007b66:	9b04      	ldr	r3, [sp, #16]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1a8      	bne.n	8007abe <_strtod_l+0xa0e>
 8007b6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b72:	0d1b      	lsrs	r3, r3, #20
 8007b74:	051b      	lsls	r3, r3, #20
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d1a1      	bne.n	8007abe <_strtod_l+0xa0e>
 8007b7a:	4640      	mov	r0, r8
 8007b7c:	4649      	mov	r1, r9
 8007b7e:	f7f9 f853 	bl	8000c28 <__aeabi_d2lz>
 8007b82:	f7f8 fd13 	bl	80005ac <__aeabi_l2d>
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	4640      	mov	r0, r8
 8007b8c:	4649      	mov	r1, r9
 8007b8e:	f7f8 fb83 	bl	8000298 <__aeabi_dsub>
 8007b92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b98:	ea43 030a 	orr.w	r3, r3, sl
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	4680      	mov	r8, r0
 8007ba0:	4689      	mov	r9, r1
 8007ba2:	d055      	beq.n	8007c50 <_strtod_l+0xba0>
 8007ba4:	a336      	add	r3, pc, #216	; (adr r3, 8007c80 <_strtod_l+0xbd0>)
 8007ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007baa:	f7f8 ff9f 	bl	8000aec <__aeabi_dcmplt>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	f47f acd0 	bne.w	8007554 <_strtod_l+0x4a4>
 8007bb4:	a334      	add	r3, pc, #208	; (adr r3, 8007c88 <_strtod_l+0xbd8>)
 8007bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bba:	4640      	mov	r0, r8
 8007bbc:	4649      	mov	r1, r9
 8007bbe:	f7f8 ffb3 	bl	8000b28 <__aeabi_dcmpgt>
 8007bc2:	2800      	cmp	r0, #0
 8007bc4:	f43f af7b 	beq.w	8007abe <_strtod_l+0xa0e>
 8007bc8:	e4c4      	b.n	8007554 <_strtod_l+0x4a4>
 8007bca:	9b04      	ldr	r3, [sp, #16]
 8007bcc:	b333      	cbz	r3, 8007c1c <_strtod_l+0xb6c>
 8007bce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bd0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007bd4:	d822      	bhi.n	8007c1c <_strtod_l+0xb6c>
 8007bd6:	a32e      	add	r3, pc, #184	; (adr r3, 8007c90 <_strtod_l+0xbe0>)
 8007bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bdc:	4640      	mov	r0, r8
 8007bde:	4649      	mov	r1, r9
 8007be0:	f7f8 ff8e 	bl	8000b00 <__aeabi_dcmple>
 8007be4:	b1a0      	cbz	r0, 8007c10 <_strtod_l+0xb60>
 8007be6:	4649      	mov	r1, r9
 8007be8:	4640      	mov	r0, r8
 8007bea:	f7f8 ffe5 	bl	8000bb8 <__aeabi_d2uiz>
 8007bee:	2801      	cmp	r0, #1
 8007bf0:	bf38      	it	cc
 8007bf2:	2001      	movcc	r0, #1
 8007bf4:	f7f8 fc8e 	bl	8000514 <__aeabi_ui2d>
 8007bf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bfa:	4680      	mov	r8, r0
 8007bfc:	4689      	mov	r9, r1
 8007bfe:	bb23      	cbnz	r3, 8007c4a <_strtod_l+0xb9a>
 8007c00:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c04:	9010      	str	r0, [sp, #64]	; 0x40
 8007c06:	9311      	str	r3, [sp, #68]	; 0x44
 8007c08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007c0c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c12:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c14:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007c18:	1a9b      	subs	r3, r3, r2
 8007c1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007c1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c20:	eeb0 0a48 	vmov.f32	s0, s16
 8007c24:	eef0 0a68 	vmov.f32	s1, s17
 8007c28:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c2c:	f001 fe5a 	bl	80098e4 <__ulp>
 8007c30:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c34:	ec53 2b10 	vmov	r2, r3, d0
 8007c38:	f7f8 fce6 	bl	8000608 <__aeabi_dmul>
 8007c3c:	ec53 2b18 	vmov	r2, r3, d8
 8007c40:	f7f8 fb2c 	bl	800029c <__adddf3>
 8007c44:	4682      	mov	sl, r0
 8007c46:	468b      	mov	fp, r1
 8007c48:	e78d      	b.n	8007b66 <_strtod_l+0xab6>
 8007c4a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007c4e:	e7db      	b.n	8007c08 <_strtod_l+0xb58>
 8007c50:	a311      	add	r3, pc, #68	; (adr r3, 8007c98 <_strtod_l+0xbe8>)
 8007c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c56:	f7f8 ff49 	bl	8000aec <__aeabi_dcmplt>
 8007c5a:	e7b2      	b.n	8007bc2 <_strtod_l+0xb12>
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	930a      	str	r3, [sp, #40]	; 0x28
 8007c60:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007c62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c64:	6013      	str	r3, [r2, #0]
 8007c66:	f7ff ba6b 	b.w	8007140 <_strtod_l+0x90>
 8007c6a:	2a65      	cmp	r2, #101	; 0x65
 8007c6c:	f43f ab5f 	beq.w	800732e <_strtod_l+0x27e>
 8007c70:	2a45      	cmp	r2, #69	; 0x45
 8007c72:	f43f ab5c 	beq.w	800732e <_strtod_l+0x27e>
 8007c76:	2301      	movs	r3, #1
 8007c78:	f7ff bb94 	b.w	80073a4 <_strtod_l+0x2f4>
 8007c7c:	f3af 8000 	nop.w
 8007c80:	94a03595 	.word	0x94a03595
 8007c84:	3fdfffff 	.word	0x3fdfffff
 8007c88:	35afe535 	.word	0x35afe535
 8007c8c:	3fe00000 	.word	0x3fe00000
 8007c90:	ffc00000 	.word	0xffc00000
 8007c94:	41dfffff 	.word	0x41dfffff
 8007c98:	94a03595 	.word	0x94a03595
 8007c9c:	3fcfffff 	.word	0x3fcfffff
 8007ca0:	3ff00000 	.word	0x3ff00000
 8007ca4:	7ff00000 	.word	0x7ff00000
 8007ca8:	7fe00000 	.word	0x7fe00000
 8007cac:	7c9fffff 	.word	0x7c9fffff
 8007cb0:	3fe00000 	.word	0x3fe00000
 8007cb4:	bff00000 	.word	0xbff00000
 8007cb8:	7fefffff 	.word	0x7fefffff

08007cbc <strtod>:
 8007cbc:	460a      	mov	r2, r1
 8007cbe:	4601      	mov	r1, r0
 8007cc0:	4802      	ldr	r0, [pc, #8]	; (8007ccc <strtod+0x10>)
 8007cc2:	4b03      	ldr	r3, [pc, #12]	; (8007cd0 <strtod+0x14>)
 8007cc4:	6800      	ldr	r0, [r0, #0]
 8007cc6:	f7ff b9f3 	b.w	80070b0 <_strtod_l>
 8007cca:	bf00      	nop
 8007ccc:	2000000c 	.word	0x2000000c
 8007cd0:	20000074 	.word	0x20000074

08007cd4 <_strtol_l.constprop.0>:
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cda:	d001      	beq.n	8007ce0 <_strtol_l.constprop.0+0xc>
 8007cdc:	2b24      	cmp	r3, #36	; 0x24
 8007cde:	d906      	bls.n	8007cee <_strtol_l.constprop.0+0x1a>
 8007ce0:	f7fe fce0 	bl	80066a4 <__errno>
 8007ce4:	2316      	movs	r3, #22
 8007ce6:	6003      	str	r3, [r0, #0]
 8007ce8:	2000      	movs	r0, #0
 8007cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cee:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007dd4 <_strtol_l.constprop.0+0x100>
 8007cf2:	460d      	mov	r5, r1
 8007cf4:	462e      	mov	r6, r5
 8007cf6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007cfa:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007cfe:	f017 0708 	ands.w	r7, r7, #8
 8007d02:	d1f7      	bne.n	8007cf4 <_strtol_l.constprop.0+0x20>
 8007d04:	2c2d      	cmp	r4, #45	; 0x2d
 8007d06:	d132      	bne.n	8007d6e <_strtol_l.constprop.0+0x9a>
 8007d08:	782c      	ldrb	r4, [r5, #0]
 8007d0a:	2701      	movs	r7, #1
 8007d0c:	1cb5      	adds	r5, r6, #2
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d05b      	beq.n	8007dca <_strtol_l.constprop.0+0xf6>
 8007d12:	2b10      	cmp	r3, #16
 8007d14:	d109      	bne.n	8007d2a <_strtol_l.constprop.0+0x56>
 8007d16:	2c30      	cmp	r4, #48	; 0x30
 8007d18:	d107      	bne.n	8007d2a <_strtol_l.constprop.0+0x56>
 8007d1a:	782c      	ldrb	r4, [r5, #0]
 8007d1c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007d20:	2c58      	cmp	r4, #88	; 0x58
 8007d22:	d14d      	bne.n	8007dc0 <_strtol_l.constprop.0+0xec>
 8007d24:	786c      	ldrb	r4, [r5, #1]
 8007d26:	2310      	movs	r3, #16
 8007d28:	3502      	adds	r5, #2
 8007d2a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007d2e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d32:	f04f 0c00 	mov.w	ip, #0
 8007d36:	fbb8 f9f3 	udiv	r9, r8, r3
 8007d3a:	4666      	mov	r6, ip
 8007d3c:	fb03 8a19 	mls	sl, r3, r9, r8
 8007d40:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007d44:	f1be 0f09 	cmp.w	lr, #9
 8007d48:	d816      	bhi.n	8007d78 <_strtol_l.constprop.0+0xa4>
 8007d4a:	4674      	mov	r4, lr
 8007d4c:	42a3      	cmp	r3, r4
 8007d4e:	dd24      	ble.n	8007d9a <_strtol_l.constprop.0+0xc6>
 8007d50:	f1bc 0f00 	cmp.w	ip, #0
 8007d54:	db1e      	blt.n	8007d94 <_strtol_l.constprop.0+0xc0>
 8007d56:	45b1      	cmp	r9, r6
 8007d58:	d31c      	bcc.n	8007d94 <_strtol_l.constprop.0+0xc0>
 8007d5a:	d101      	bne.n	8007d60 <_strtol_l.constprop.0+0x8c>
 8007d5c:	45a2      	cmp	sl, r4
 8007d5e:	db19      	blt.n	8007d94 <_strtol_l.constprop.0+0xc0>
 8007d60:	fb06 4603 	mla	r6, r6, r3, r4
 8007d64:	f04f 0c01 	mov.w	ip, #1
 8007d68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d6c:	e7e8      	b.n	8007d40 <_strtol_l.constprop.0+0x6c>
 8007d6e:	2c2b      	cmp	r4, #43	; 0x2b
 8007d70:	bf04      	itt	eq
 8007d72:	782c      	ldrbeq	r4, [r5, #0]
 8007d74:	1cb5      	addeq	r5, r6, #2
 8007d76:	e7ca      	b.n	8007d0e <_strtol_l.constprop.0+0x3a>
 8007d78:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007d7c:	f1be 0f19 	cmp.w	lr, #25
 8007d80:	d801      	bhi.n	8007d86 <_strtol_l.constprop.0+0xb2>
 8007d82:	3c37      	subs	r4, #55	; 0x37
 8007d84:	e7e2      	b.n	8007d4c <_strtol_l.constprop.0+0x78>
 8007d86:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007d8a:	f1be 0f19 	cmp.w	lr, #25
 8007d8e:	d804      	bhi.n	8007d9a <_strtol_l.constprop.0+0xc6>
 8007d90:	3c57      	subs	r4, #87	; 0x57
 8007d92:	e7db      	b.n	8007d4c <_strtol_l.constprop.0+0x78>
 8007d94:	f04f 3cff 	mov.w	ip, #4294967295
 8007d98:	e7e6      	b.n	8007d68 <_strtol_l.constprop.0+0x94>
 8007d9a:	f1bc 0f00 	cmp.w	ip, #0
 8007d9e:	da05      	bge.n	8007dac <_strtol_l.constprop.0+0xd8>
 8007da0:	2322      	movs	r3, #34	; 0x22
 8007da2:	6003      	str	r3, [r0, #0]
 8007da4:	4646      	mov	r6, r8
 8007da6:	b942      	cbnz	r2, 8007dba <_strtol_l.constprop.0+0xe6>
 8007da8:	4630      	mov	r0, r6
 8007daa:	e79e      	b.n	8007cea <_strtol_l.constprop.0+0x16>
 8007dac:	b107      	cbz	r7, 8007db0 <_strtol_l.constprop.0+0xdc>
 8007dae:	4276      	negs	r6, r6
 8007db0:	2a00      	cmp	r2, #0
 8007db2:	d0f9      	beq.n	8007da8 <_strtol_l.constprop.0+0xd4>
 8007db4:	f1bc 0f00 	cmp.w	ip, #0
 8007db8:	d000      	beq.n	8007dbc <_strtol_l.constprop.0+0xe8>
 8007dba:	1e69      	subs	r1, r5, #1
 8007dbc:	6011      	str	r1, [r2, #0]
 8007dbe:	e7f3      	b.n	8007da8 <_strtol_l.constprop.0+0xd4>
 8007dc0:	2430      	movs	r4, #48	; 0x30
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d1b1      	bne.n	8007d2a <_strtol_l.constprop.0+0x56>
 8007dc6:	2308      	movs	r3, #8
 8007dc8:	e7af      	b.n	8007d2a <_strtol_l.constprop.0+0x56>
 8007dca:	2c30      	cmp	r4, #48	; 0x30
 8007dcc:	d0a5      	beq.n	8007d1a <_strtol_l.constprop.0+0x46>
 8007dce:	230a      	movs	r3, #10
 8007dd0:	e7ab      	b.n	8007d2a <_strtol_l.constprop.0+0x56>
 8007dd2:	bf00      	nop
 8007dd4:	0800b401 	.word	0x0800b401

08007dd8 <strtol>:
 8007dd8:	4613      	mov	r3, r2
 8007dda:	460a      	mov	r2, r1
 8007ddc:	4601      	mov	r1, r0
 8007dde:	4802      	ldr	r0, [pc, #8]	; (8007de8 <strtol+0x10>)
 8007de0:	6800      	ldr	r0, [r0, #0]
 8007de2:	f7ff bf77 	b.w	8007cd4 <_strtol_l.constprop.0>
 8007de6:	bf00      	nop
 8007de8:	2000000c 	.word	0x2000000c

08007dec <quorem>:
 8007dec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df0:	6903      	ldr	r3, [r0, #16]
 8007df2:	690c      	ldr	r4, [r1, #16]
 8007df4:	42a3      	cmp	r3, r4
 8007df6:	4607      	mov	r7, r0
 8007df8:	f2c0 8081 	blt.w	8007efe <quorem+0x112>
 8007dfc:	3c01      	subs	r4, #1
 8007dfe:	f101 0814 	add.w	r8, r1, #20
 8007e02:	f100 0514 	add.w	r5, r0, #20
 8007e06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e0a:	9301      	str	r3, [sp, #4]
 8007e0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e14:	3301      	adds	r3, #1
 8007e16:	429a      	cmp	r2, r3
 8007e18:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e20:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e24:	d331      	bcc.n	8007e8a <quorem+0x9e>
 8007e26:	f04f 0e00 	mov.w	lr, #0
 8007e2a:	4640      	mov	r0, r8
 8007e2c:	46ac      	mov	ip, r5
 8007e2e:	46f2      	mov	sl, lr
 8007e30:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e34:	b293      	uxth	r3, r2
 8007e36:	fb06 e303 	mla	r3, r6, r3, lr
 8007e3a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	ebaa 0303 	sub.w	r3, sl, r3
 8007e44:	f8dc a000 	ldr.w	sl, [ip]
 8007e48:	0c12      	lsrs	r2, r2, #16
 8007e4a:	fa13 f38a 	uxtah	r3, r3, sl
 8007e4e:	fb06 e202 	mla	r2, r6, r2, lr
 8007e52:	9300      	str	r3, [sp, #0]
 8007e54:	9b00      	ldr	r3, [sp, #0]
 8007e56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007e5a:	b292      	uxth	r2, r2
 8007e5c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007e60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e64:	f8bd 3000 	ldrh.w	r3, [sp]
 8007e68:	4581      	cmp	r9, r0
 8007e6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e6e:	f84c 3b04 	str.w	r3, [ip], #4
 8007e72:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007e76:	d2db      	bcs.n	8007e30 <quorem+0x44>
 8007e78:	f855 300b 	ldr.w	r3, [r5, fp]
 8007e7c:	b92b      	cbnz	r3, 8007e8a <quorem+0x9e>
 8007e7e:	9b01      	ldr	r3, [sp, #4]
 8007e80:	3b04      	subs	r3, #4
 8007e82:	429d      	cmp	r5, r3
 8007e84:	461a      	mov	r2, r3
 8007e86:	d32e      	bcc.n	8007ee6 <quorem+0xfa>
 8007e88:	613c      	str	r4, [r7, #16]
 8007e8a:	4638      	mov	r0, r7
 8007e8c:	f001 fc84 	bl	8009798 <__mcmp>
 8007e90:	2800      	cmp	r0, #0
 8007e92:	db24      	blt.n	8007ede <quorem+0xf2>
 8007e94:	3601      	adds	r6, #1
 8007e96:	4628      	mov	r0, r5
 8007e98:	f04f 0c00 	mov.w	ip, #0
 8007e9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ea0:	f8d0 e000 	ldr.w	lr, [r0]
 8007ea4:	b293      	uxth	r3, r2
 8007ea6:	ebac 0303 	sub.w	r3, ip, r3
 8007eaa:	0c12      	lsrs	r2, r2, #16
 8007eac:	fa13 f38e 	uxtah	r3, r3, lr
 8007eb0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007eb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ebe:	45c1      	cmp	r9, r8
 8007ec0:	f840 3b04 	str.w	r3, [r0], #4
 8007ec4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007ec8:	d2e8      	bcs.n	8007e9c <quorem+0xb0>
 8007eca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ece:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ed2:	b922      	cbnz	r2, 8007ede <quorem+0xf2>
 8007ed4:	3b04      	subs	r3, #4
 8007ed6:	429d      	cmp	r5, r3
 8007ed8:	461a      	mov	r2, r3
 8007eda:	d30a      	bcc.n	8007ef2 <quorem+0x106>
 8007edc:	613c      	str	r4, [r7, #16]
 8007ede:	4630      	mov	r0, r6
 8007ee0:	b003      	add	sp, #12
 8007ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee6:	6812      	ldr	r2, [r2, #0]
 8007ee8:	3b04      	subs	r3, #4
 8007eea:	2a00      	cmp	r2, #0
 8007eec:	d1cc      	bne.n	8007e88 <quorem+0x9c>
 8007eee:	3c01      	subs	r4, #1
 8007ef0:	e7c7      	b.n	8007e82 <quorem+0x96>
 8007ef2:	6812      	ldr	r2, [r2, #0]
 8007ef4:	3b04      	subs	r3, #4
 8007ef6:	2a00      	cmp	r2, #0
 8007ef8:	d1f0      	bne.n	8007edc <quorem+0xf0>
 8007efa:	3c01      	subs	r4, #1
 8007efc:	e7eb      	b.n	8007ed6 <quorem+0xea>
 8007efe:	2000      	movs	r0, #0
 8007f00:	e7ee      	b.n	8007ee0 <quorem+0xf4>
 8007f02:	0000      	movs	r0, r0
 8007f04:	0000      	movs	r0, r0
	...

08007f08 <_dtoa_r>:
 8007f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f0c:	ed2d 8b04 	vpush	{d8-d9}
 8007f10:	ec57 6b10 	vmov	r6, r7, d0
 8007f14:	b093      	sub	sp, #76	; 0x4c
 8007f16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f1c:	9106      	str	r1, [sp, #24]
 8007f1e:	ee10 aa10 	vmov	sl, s0
 8007f22:	4604      	mov	r4, r0
 8007f24:	9209      	str	r2, [sp, #36]	; 0x24
 8007f26:	930c      	str	r3, [sp, #48]	; 0x30
 8007f28:	46bb      	mov	fp, r7
 8007f2a:	b975      	cbnz	r5, 8007f4a <_dtoa_r+0x42>
 8007f2c:	2010      	movs	r0, #16
 8007f2e:	f001 f94d 	bl	80091cc <malloc>
 8007f32:	4602      	mov	r2, r0
 8007f34:	6260      	str	r0, [r4, #36]	; 0x24
 8007f36:	b920      	cbnz	r0, 8007f42 <_dtoa_r+0x3a>
 8007f38:	4ba7      	ldr	r3, [pc, #668]	; (80081d8 <_dtoa_r+0x2d0>)
 8007f3a:	21ea      	movs	r1, #234	; 0xea
 8007f3c:	48a7      	ldr	r0, [pc, #668]	; (80081dc <_dtoa_r+0x2d4>)
 8007f3e:	f002 f8ad 	bl	800a09c <__assert_func>
 8007f42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f46:	6005      	str	r5, [r0, #0]
 8007f48:	60c5      	str	r5, [r0, #12]
 8007f4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f4c:	6819      	ldr	r1, [r3, #0]
 8007f4e:	b151      	cbz	r1, 8007f66 <_dtoa_r+0x5e>
 8007f50:	685a      	ldr	r2, [r3, #4]
 8007f52:	604a      	str	r2, [r1, #4]
 8007f54:	2301      	movs	r3, #1
 8007f56:	4093      	lsls	r3, r2
 8007f58:	608b      	str	r3, [r1, #8]
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f001 f990 	bl	8009280 <_Bfree>
 8007f60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f62:	2200      	movs	r2, #0
 8007f64:	601a      	str	r2, [r3, #0]
 8007f66:	1e3b      	subs	r3, r7, #0
 8007f68:	bfaa      	itet	ge
 8007f6a:	2300      	movge	r3, #0
 8007f6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007f70:	f8c8 3000 	strge.w	r3, [r8]
 8007f74:	4b9a      	ldr	r3, [pc, #616]	; (80081e0 <_dtoa_r+0x2d8>)
 8007f76:	bfbc      	itt	lt
 8007f78:	2201      	movlt	r2, #1
 8007f7a:	f8c8 2000 	strlt.w	r2, [r8]
 8007f7e:	ea33 030b 	bics.w	r3, r3, fp
 8007f82:	d11b      	bne.n	8007fbc <_dtoa_r+0xb4>
 8007f84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007f86:	f242 730f 	movw	r3, #9999	; 0x270f
 8007f8a:	6013      	str	r3, [r2, #0]
 8007f8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f90:	4333      	orrs	r3, r6
 8007f92:	f000 8592 	beq.w	8008aba <_dtoa_r+0xbb2>
 8007f96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f98:	b963      	cbnz	r3, 8007fb4 <_dtoa_r+0xac>
 8007f9a:	4b92      	ldr	r3, [pc, #584]	; (80081e4 <_dtoa_r+0x2dc>)
 8007f9c:	e022      	b.n	8007fe4 <_dtoa_r+0xdc>
 8007f9e:	4b92      	ldr	r3, [pc, #584]	; (80081e8 <_dtoa_r+0x2e0>)
 8007fa0:	9301      	str	r3, [sp, #4]
 8007fa2:	3308      	adds	r3, #8
 8007fa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007fa6:	6013      	str	r3, [r2, #0]
 8007fa8:	9801      	ldr	r0, [sp, #4]
 8007faa:	b013      	add	sp, #76	; 0x4c
 8007fac:	ecbd 8b04 	vpop	{d8-d9}
 8007fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fb4:	4b8b      	ldr	r3, [pc, #556]	; (80081e4 <_dtoa_r+0x2dc>)
 8007fb6:	9301      	str	r3, [sp, #4]
 8007fb8:	3303      	adds	r3, #3
 8007fba:	e7f3      	b.n	8007fa4 <_dtoa_r+0x9c>
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	4650      	mov	r0, sl
 8007fc2:	4659      	mov	r1, fp
 8007fc4:	f7f8 fd88 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fc8:	ec4b ab19 	vmov	d9, sl, fp
 8007fcc:	4680      	mov	r8, r0
 8007fce:	b158      	cbz	r0, 8007fe8 <_dtoa_r+0xe0>
 8007fd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	6013      	str	r3, [r2, #0]
 8007fd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	f000 856b 	beq.w	8008ab4 <_dtoa_r+0xbac>
 8007fde:	4883      	ldr	r0, [pc, #524]	; (80081ec <_dtoa_r+0x2e4>)
 8007fe0:	6018      	str	r0, [r3, #0]
 8007fe2:	1e43      	subs	r3, r0, #1
 8007fe4:	9301      	str	r3, [sp, #4]
 8007fe6:	e7df      	b.n	8007fa8 <_dtoa_r+0xa0>
 8007fe8:	ec4b ab10 	vmov	d0, sl, fp
 8007fec:	aa10      	add	r2, sp, #64	; 0x40
 8007fee:	a911      	add	r1, sp, #68	; 0x44
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f001 fcf3 	bl	80099dc <__d2b>
 8007ff6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007ffa:	ee08 0a10 	vmov	s16, r0
 8007ffe:	2d00      	cmp	r5, #0
 8008000:	f000 8084 	beq.w	800810c <_dtoa_r+0x204>
 8008004:	ee19 3a90 	vmov	r3, s19
 8008008:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800800c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008010:	4656      	mov	r6, sl
 8008012:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008016:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800801a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800801e:	4b74      	ldr	r3, [pc, #464]	; (80081f0 <_dtoa_r+0x2e8>)
 8008020:	2200      	movs	r2, #0
 8008022:	4630      	mov	r0, r6
 8008024:	4639      	mov	r1, r7
 8008026:	f7f8 f937 	bl	8000298 <__aeabi_dsub>
 800802a:	a365      	add	r3, pc, #404	; (adr r3, 80081c0 <_dtoa_r+0x2b8>)
 800802c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008030:	f7f8 faea 	bl	8000608 <__aeabi_dmul>
 8008034:	a364      	add	r3, pc, #400	; (adr r3, 80081c8 <_dtoa_r+0x2c0>)
 8008036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803a:	f7f8 f92f 	bl	800029c <__adddf3>
 800803e:	4606      	mov	r6, r0
 8008040:	4628      	mov	r0, r5
 8008042:	460f      	mov	r7, r1
 8008044:	f7f8 fa76 	bl	8000534 <__aeabi_i2d>
 8008048:	a361      	add	r3, pc, #388	; (adr r3, 80081d0 <_dtoa_r+0x2c8>)
 800804a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804e:	f7f8 fadb 	bl	8000608 <__aeabi_dmul>
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	4630      	mov	r0, r6
 8008058:	4639      	mov	r1, r7
 800805a:	f7f8 f91f 	bl	800029c <__adddf3>
 800805e:	4606      	mov	r6, r0
 8008060:	460f      	mov	r7, r1
 8008062:	f7f8 fd81 	bl	8000b68 <__aeabi_d2iz>
 8008066:	2200      	movs	r2, #0
 8008068:	9000      	str	r0, [sp, #0]
 800806a:	2300      	movs	r3, #0
 800806c:	4630      	mov	r0, r6
 800806e:	4639      	mov	r1, r7
 8008070:	f7f8 fd3c 	bl	8000aec <__aeabi_dcmplt>
 8008074:	b150      	cbz	r0, 800808c <_dtoa_r+0x184>
 8008076:	9800      	ldr	r0, [sp, #0]
 8008078:	f7f8 fa5c 	bl	8000534 <__aeabi_i2d>
 800807c:	4632      	mov	r2, r6
 800807e:	463b      	mov	r3, r7
 8008080:	f7f8 fd2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008084:	b910      	cbnz	r0, 800808c <_dtoa_r+0x184>
 8008086:	9b00      	ldr	r3, [sp, #0]
 8008088:	3b01      	subs	r3, #1
 800808a:	9300      	str	r3, [sp, #0]
 800808c:	9b00      	ldr	r3, [sp, #0]
 800808e:	2b16      	cmp	r3, #22
 8008090:	d85a      	bhi.n	8008148 <_dtoa_r+0x240>
 8008092:	9a00      	ldr	r2, [sp, #0]
 8008094:	4b57      	ldr	r3, [pc, #348]	; (80081f4 <_dtoa_r+0x2ec>)
 8008096:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800809a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809e:	ec51 0b19 	vmov	r0, r1, d9
 80080a2:	f7f8 fd23 	bl	8000aec <__aeabi_dcmplt>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	d050      	beq.n	800814c <_dtoa_r+0x244>
 80080aa:	9b00      	ldr	r3, [sp, #0]
 80080ac:	3b01      	subs	r3, #1
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	2300      	movs	r3, #0
 80080b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80080b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080b6:	1b5d      	subs	r5, r3, r5
 80080b8:	1e6b      	subs	r3, r5, #1
 80080ba:	9305      	str	r3, [sp, #20]
 80080bc:	bf45      	ittet	mi
 80080be:	f1c5 0301 	rsbmi	r3, r5, #1
 80080c2:	9304      	strmi	r3, [sp, #16]
 80080c4:	2300      	movpl	r3, #0
 80080c6:	2300      	movmi	r3, #0
 80080c8:	bf4c      	ite	mi
 80080ca:	9305      	strmi	r3, [sp, #20]
 80080cc:	9304      	strpl	r3, [sp, #16]
 80080ce:	9b00      	ldr	r3, [sp, #0]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	db3d      	blt.n	8008150 <_dtoa_r+0x248>
 80080d4:	9b05      	ldr	r3, [sp, #20]
 80080d6:	9a00      	ldr	r2, [sp, #0]
 80080d8:	920a      	str	r2, [sp, #40]	; 0x28
 80080da:	4413      	add	r3, r2
 80080dc:	9305      	str	r3, [sp, #20]
 80080de:	2300      	movs	r3, #0
 80080e0:	9307      	str	r3, [sp, #28]
 80080e2:	9b06      	ldr	r3, [sp, #24]
 80080e4:	2b09      	cmp	r3, #9
 80080e6:	f200 8089 	bhi.w	80081fc <_dtoa_r+0x2f4>
 80080ea:	2b05      	cmp	r3, #5
 80080ec:	bfc4      	itt	gt
 80080ee:	3b04      	subgt	r3, #4
 80080f0:	9306      	strgt	r3, [sp, #24]
 80080f2:	9b06      	ldr	r3, [sp, #24]
 80080f4:	f1a3 0302 	sub.w	r3, r3, #2
 80080f8:	bfcc      	ite	gt
 80080fa:	2500      	movgt	r5, #0
 80080fc:	2501      	movle	r5, #1
 80080fe:	2b03      	cmp	r3, #3
 8008100:	f200 8087 	bhi.w	8008212 <_dtoa_r+0x30a>
 8008104:	e8df f003 	tbb	[pc, r3]
 8008108:	59383a2d 	.word	0x59383a2d
 800810c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008110:	441d      	add	r5, r3
 8008112:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008116:	2b20      	cmp	r3, #32
 8008118:	bfc1      	itttt	gt
 800811a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800811e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008122:	fa0b f303 	lslgt.w	r3, fp, r3
 8008126:	fa26 f000 	lsrgt.w	r0, r6, r0
 800812a:	bfda      	itte	le
 800812c:	f1c3 0320 	rsble	r3, r3, #32
 8008130:	fa06 f003 	lslle.w	r0, r6, r3
 8008134:	4318      	orrgt	r0, r3
 8008136:	f7f8 f9ed 	bl	8000514 <__aeabi_ui2d>
 800813a:	2301      	movs	r3, #1
 800813c:	4606      	mov	r6, r0
 800813e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008142:	3d01      	subs	r5, #1
 8008144:	930e      	str	r3, [sp, #56]	; 0x38
 8008146:	e76a      	b.n	800801e <_dtoa_r+0x116>
 8008148:	2301      	movs	r3, #1
 800814a:	e7b2      	b.n	80080b2 <_dtoa_r+0x1aa>
 800814c:	900b      	str	r0, [sp, #44]	; 0x2c
 800814e:	e7b1      	b.n	80080b4 <_dtoa_r+0x1ac>
 8008150:	9b04      	ldr	r3, [sp, #16]
 8008152:	9a00      	ldr	r2, [sp, #0]
 8008154:	1a9b      	subs	r3, r3, r2
 8008156:	9304      	str	r3, [sp, #16]
 8008158:	4253      	negs	r3, r2
 800815a:	9307      	str	r3, [sp, #28]
 800815c:	2300      	movs	r3, #0
 800815e:	930a      	str	r3, [sp, #40]	; 0x28
 8008160:	e7bf      	b.n	80080e2 <_dtoa_r+0x1da>
 8008162:	2300      	movs	r3, #0
 8008164:	9308      	str	r3, [sp, #32]
 8008166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008168:	2b00      	cmp	r3, #0
 800816a:	dc55      	bgt.n	8008218 <_dtoa_r+0x310>
 800816c:	2301      	movs	r3, #1
 800816e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008172:	461a      	mov	r2, r3
 8008174:	9209      	str	r2, [sp, #36]	; 0x24
 8008176:	e00c      	b.n	8008192 <_dtoa_r+0x28a>
 8008178:	2301      	movs	r3, #1
 800817a:	e7f3      	b.n	8008164 <_dtoa_r+0x25c>
 800817c:	2300      	movs	r3, #0
 800817e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008180:	9308      	str	r3, [sp, #32]
 8008182:	9b00      	ldr	r3, [sp, #0]
 8008184:	4413      	add	r3, r2
 8008186:	9302      	str	r3, [sp, #8]
 8008188:	3301      	adds	r3, #1
 800818a:	2b01      	cmp	r3, #1
 800818c:	9303      	str	r3, [sp, #12]
 800818e:	bfb8      	it	lt
 8008190:	2301      	movlt	r3, #1
 8008192:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008194:	2200      	movs	r2, #0
 8008196:	6042      	str	r2, [r0, #4]
 8008198:	2204      	movs	r2, #4
 800819a:	f102 0614 	add.w	r6, r2, #20
 800819e:	429e      	cmp	r6, r3
 80081a0:	6841      	ldr	r1, [r0, #4]
 80081a2:	d93d      	bls.n	8008220 <_dtoa_r+0x318>
 80081a4:	4620      	mov	r0, r4
 80081a6:	f001 f82b 	bl	8009200 <_Balloc>
 80081aa:	9001      	str	r0, [sp, #4]
 80081ac:	2800      	cmp	r0, #0
 80081ae:	d13b      	bne.n	8008228 <_dtoa_r+0x320>
 80081b0:	4b11      	ldr	r3, [pc, #68]	; (80081f8 <_dtoa_r+0x2f0>)
 80081b2:	4602      	mov	r2, r0
 80081b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80081b8:	e6c0      	b.n	8007f3c <_dtoa_r+0x34>
 80081ba:	2301      	movs	r3, #1
 80081bc:	e7df      	b.n	800817e <_dtoa_r+0x276>
 80081be:	bf00      	nop
 80081c0:	636f4361 	.word	0x636f4361
 80081c4:	3fd287a7 	.word	0x3fd287a7
 80081c8:	8b60c8b3 	.word	0x8b60c8b3
 80081cc:	3fc68a28 	.word	0x3fc68a28
 80081d0:	509f79fb 	.word	0x509f79fb
 80081d4:	3fd34413 	.word	0x3fd34413
 80081d8:	0800b50e 	.word	0x0800b50e
 80081dc:	0800b525 	.word	0x0800b525
 80081e0:	7ff00000 	.word	0x7ff00000
 80081e4:	0800b50a 	.word	0x0800b50a
 80081e8:	0800b501 	.word	0x0800b501
 80081ec:	0800b38d 	.word	0x0800b38d
 80081f0:	3ff80000 	.word	0x3ff80000
 80081f4:	0800b690 	.word	0x0800b690
 80081f8:	0800b580 	.word	0x0800b580
 80081fc:	2501      	movs	r5, #1
 80081fe:	2300      	movs	r3, #0
 8008200:	9306      	str	r3, [sp, #24]
 8008202:	9508      	str	r5, [sp, #32]
 8008204:	f04f 33ff 	mov.w	r3, #4294967295
 8008208:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800820c:	2200      	movs	r2, #0
 800820e:	2312      	movs	r3, #18
 8008210:	e7b0      	b.n	8008174 <_dtoa_r+0x26c>
 8008212:	2301      	movs	r3, #1
 8008214:	9308      	str	r3, [sp, #32]
 8008216:	e7f5      	b.n	8008204 <_dtoa_r+0x2fc>
 8008218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800821a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800821e:	e7b8      	b.n	8008192 <_dtoa_r+0x28a>
 8008220:	3101      	adds	r1, #1
 8008222:	6041      	str	r1, [r0, #4]
 8008224:	0052      	lsls	r2, r2, #1
 8008226:	e7b8      	b.n	800819a <_dtoa_r+0x292>
 8008228:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800822a:	9a01      	ldr	r2, [sp, #4]
 800822c:	601a      	str	r2, [r3, #0]
 800822e:	9b03      	ldr	r3, [sp, #12]
 8008230:	2b0e      	cmp	r3, #14
 8008232:	f200 809d 	bhi.w	8008370 <_dtoa_r+0x468>
 8008236:	2d00      	cmp	r5, #0
 8008238:	f000 809a 	beq.w	8008370 <_dtoa_r+0x468>
 800823c:	9b00      	ldr	r3, [sp, #0]
 800823e:	2b00      	cmp	r3, #0
 8008240:	dd32      	ble.n	80082a8 <_dtoa_r+0x3a0>
 8008242:	4ab7      	ldr	r2, [pc, #732]	; (8008520 <_dtoa_r+0x618>)
 8008244:	f003 030f 	and.w	r3, r3, #15
 8008248:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800824c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008250:	9b00      	ldr	r3, [sp, #0]
 8008252:	05d8      	lsls	r0, r3, #23
 8008254:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008258:	d516      	bpl.n	8008288 <_dtoa_r+0x380>
 800825a:	4bb2      	ldr	r3, [pc, #712]	; (8008524 <_dtoa_r+0x61c>)
 800825c:	ec51 0b19 	vmov	r0, r1, d9
 8008260:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008264:	f7f8 fafa 	bl	800085c <__aeabi_ddiv>
 8008268:	f007 070f 	and.w	r7, r7, #15
 800826c:	4682      	mov	sl, r0
 800826e:	468b      	mov	fp, r1
 8008270:	2503      	movs	r5, #3
 8008272:	4eac      	ldr	r6, [pc, #688]	; (8008524 <_dtoa_r+0x61c>)
 8008274:	b957      	cbnz	r7, 800828c <_dtoa_r+0x384>
 8008276:	4642      	mov	r2, r8
 8008278:	464b      	mov	r3, r9
 800827a:	4650      	mov	r0, sl
 800827c:	4659      	mov	r1, fp
 800827e:	f7f8 faed 	bl	800085c <__aeabi_ddiv>
 8008282:	4682      	mov	sl, r0
 8008284:	468b      	mov	fp, r1
 8008286:	e028      	b.n	80082da <_dtoa_r+0x3d2>
 8008288:	2502      	movs	r5, #2
 800828a:	e7f2      	b.n	8008272 <_dtoa_r+0x36a>
 800828c:	07f9      	lsls	r1, r7, #31
 800828e:	d508      	bpl.n	80082a2 <_dtoa_r+0x39a>
 8008290:	4640      	mov	r0, r8
 8008292:	4649      	mov	r1, r9
 8008294:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008298:	f7f8 f9b6 	bl	8000608 <__aeabi_dmul>
 800829c:	3501      	adds	r5, #1
 800829e:	4680      	mov	r8, r0
 80082a0:	4689      	mov	r9, r1
 80082a2:	107f      	asrs	r7, r7, #1
 80082a4:	3608      	adds	r6, #8
 80082a6:	e7e5      	b.n	8008274 <_dtoa_r+0x36c>
 80082a8:	f000 809b 	beq.w	80083e2 <_dtoa_r+0x4da>
 80082ac:	9b00      	ldr	r3, [sp, #0]
 80082ae:	4f9d      	ldr	r7, [pc, #628]	; (8008524 <_dtoa_r+0x61c>)
 80082b0:	425e      	negs	r6, r3
 80082b2:	4b9b      	ldr	r3, [pc, #620]	; (8008520 <_dtoa_r+0x618>)
 80082b4:	f006 020f 	and.w	r2, r6, #15
 80082b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c0:	ec51 0b19 	vmov	r0, r1, d9
 80082c4:	f7f8 f9a0 	bl	8000608 <__aeabi_dmul>
 80082c8:	1136      	asrs	r6, r6, #4
 80082ca:	4682      	mov	sl, r0
 80082cc:	468b      	mov	fp, r1
 80082ce:	2300      	movs	r3, #0
 80082d0:	2502      	movs	r5, #2
 80082d2:	2e00      	cmp	r6, #0
 80082d4:	d17a      	bne.n	80083cc <_dtoa_r+0x4c4>
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1d3      	bne.n	8008282 <_dtoa_r+0x37a>
 80082da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082dc:	2b00      	cmp	r3, #0
 80082de:	f000 8082 	beq.w	80083e6 <_dtoa_r+0x4de>
 80082e2:	4b91      	ldr	r3, [pc, #580]	; (8008528 <_dtoa_r+0x620>)
 80082e4:	2200      	movs	r2, #0
 80082e6:	4650      	mov	r0, sl
 80082e8:	4659      	mov	r1, fp
 80082ea:	f7f8 fbff 	bl	8000aec <__aeabi_dcmplt>
 80082ee:	2800      	cmp	r0, #0
 80082f0:	d079      	beq.n	80083e6 <_dtoa_r+0x4de>
 80082f2:	9b03      	ldr	r3, [sp, #12]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d076      	beq.n	80083e6 <_dtoa_r+0x4de>
 80082f8:	9b02      	ldr	r3, [sp, #8]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	dd36      	ble.n	800836c <_dtoa_r+0x464>
 80082fe:	9b00      	ldr	r3, [sp, #0]
 8008300:	4650      	mov	r0, sl
 8008302:	4659      	mov	r1, fp
 8008304:	1e5f      	subs	r7, r3, #1
 8008306:	2200      	movs	r2, #0
 8008308:	4b88      	ldr	r3, [pc, #544]	; (800852c <_dtoa_r+0x624>)
 800830a:	f7f8 f97d 	bl	8000608 <__aeabi_dmul>
 800830e:	9e02      	ldr	r6, [sp, #8]
 8008310:	4682      	mov	sl, r0
 8008312:	468b      	mov	fp, r1
 8008314:	3501      	adds	r5, #1
 8008316:	4628      	mov	r0, r5
 8008318:	f7f8 f90c 	bl	8000534 <__aeabi_i2d>
 800831c:	4652      	mov	r2, sl
 800831e:	465b      	mov	r3, fp
 8008320:	f7f8 f972 	bl	8000608 <__aeabi_dmul>
 8008324:	4b82      	ldr	r3, [pc, #520]	; (8008530 <_dtoa_r+0x628>)
 8008326:	2200      	movs	r2, #0
 8008328:	f7f7 ffb8 	bl	800029c <__adddf3>
 800832c:	46d0      	mov	r8, sl
 800832e:	46d9      	mov	r9, fp
 8008330:	4682      	mov	sl, r0
 8008332:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008336:	2e00      	cmp	r6, #0
 8008338:	d158      	bne.n	80083ec <_dtoa_r+0x4e4>
 800833a:	4b7e      	ldr	r3, [pc, #504]	; (8008534 <_dtoa_r+0x62c>)
 800833c:	2200      	movs	r2, #0
 800833e:	4640      	mov	r0, r8
 8008340:	4649      	mov	r1, r9
 8008342:	f7f7 ffa9 	bl	8000298 <__aeabi_dsub>
 8008346:	4652      	mov	r2, sl
 8008348:	465b      	mov	r3, fp
 800834a:	4680      	mov	r8, r0
 800834c:	4689      	mov	r9, r1
 800834e:	f7f8 fbeb 	bl	8000b28 <__aeabi_dcmpgt>
 8008352:	2800      	cmp	r0, #0
 8008354:	f040 8295 	bne.w	8008882 <_dtoa_r+0x97a>
 8008358:	4652      	mov	r2, sl
 800835a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800835e:	4640      	mov	r0, r8
 8008360:	4649      	mov	r1, r9
 8008362:	f7f8 fbc3 	bl	8000aec <__aeabi_dcmplt>
 8008366:	2800      	cmp	r0, #0
 8008368:	f040 8289 	bne.w	800887e <_dtoa_r+0x976>
 800836c:	ec5b ab19 	vmov	sl, fp, d9
 8008370:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008372:	2b00      	cmp	r3, #0
 8008374:	f2c0 8148 	blt.w	8008608 <_dtoa_r+0x700>
 8008378:	9a00      	ldr	r2, [sp, #0]
 800837a:	2a0e      	cmp	r2, #14
 800837c:	f300 8144 	bgt.w	8008608 <_dtoa_r+0x700>
 8008380:	4b67      	ldr	r3, [pc, #412]	; (8008520 <_dtoa_r+0x618>)
 8008382:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008386:	e9d3 8900 	ldrd	r8, r9, [r3]
 800838a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800838c:	2b00      	cmp	r3, #0
 800838e:	f280 80d5 	bge.w	800853c <_dtoa_r+0x634>
 8008392:	9b03      	ldr	r3, [sp, #12]
 8008394:	2b00      	cmp	r3, #0
 8008396:	f300 80d1 	bgt.w	800853c <_dtoa_r+0x634>
 800839a:	f040 826f 	bne.w	800887c <_dtoa_r+0x974>
 800839e:	4b65      	ldr	r3, [pc, #404]	; (8008534 <_dtoa_r+0x62c>)
 80083a0:	2200      	movs	r2, #0
 80083a2:	4640      	mov	r0, r8
 80083a4:	4649      	mov	r1, r9
 80083a6:	f7f8 f92f 	bl	8000608 <__aeabi_dmul>
 80083aa:	4652      	mov	r2, sl
 80083ac:	465b      	mov	r3, fp
 80083ae:	f7f8 fbb1 	bl	8000b14 <__aeabi_dcmpge>
 80083b2:	9e03      	ldr	r6, [sp, #12]
 80083b4:	4637      	mov	r7, r6
 80083b6:	2800      	cmp	r0, #0
 80083b8:	f040 8245 	bne.w	8008846 <_dtoa_r+0x93e>
 80083bc:	9d01      	ldr	r5, [sp, #4]
 80083be:	2331      	movs	r3, #49	; 0x31
 80083c0:	f805 3b01 	strb.w	r3, [r5], #1
 80083c4:	9b00      	ldr	r3, [sp, #0]
 80083c6:	3301      	adds	r3, #1
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	e240      	b.n	800884e <_dtoa_r+0x946>
 80083cc:	07f2      	lsls	r2, r6, #31
 80083ce:	d505      	bpl.n	80083dc <_dtoa_r+0x4d4>
 80083d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083d4:	f7f8 f918 	bl	8000608 <__aeabi_dmul>
 80083d8:	3501      	adds	r5, #1
 80083da:	2301      	movs	r3, #1
 80083dc:	1076      	asrs	r6, r6, #1
 80083de:	3708      	adds	r7, #8
 80083e0:	e777      	b.n	80082d2 <_dtoa_r+0x3ca>
 80083e2:	2502      	movs	r5, #2
 80083e4:	e779      	b.n	80082da <_dtoa_r+0x3d2>
 80083e6:	9f00      	ldr	r7, [sp, #0]
 80083e8:	9e03      	ldr	r6, [sp, #12]
 80083ea:	e794      	b.n	8008316 <_dtoa_r+0x40e>
 80083ec:	9901      	ldr	r1, [sp, #4]
 80083ee:	4b4c      	ldr	r3, [pc, #304]	; (8008520 <_dtoa_r+0x618>)
 80083f0:	4431      	add	r1, r6
 80083f2:	910d      	str	r1, [sp, #52]	; 0x34
 80083f4:	9908      	ldr	r1, [sp, #32]
 80083f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80083fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80083fe:	2900      	cmp	r1, #0
 8008400:	d043      	beq.n	800848a <_dtoa_r+0x582>
 8008402:	494d      	ldr	r1, [pc, #308]	; (8008538 <_dtoa_r+0x630>)
 8008404:	2000      	movs	r0, #0
 8008406:	f7f8 fa29 	bl	800085c <__aeabi_ddiv>
 800840a:	4652      	mov	r2, sl
 800840c:	465b      	mov	r3, fp
 800840e:	f7f7 ff43 	bl	8000298 <__aeabi_dsub>
 8008412:	9d01      	ldr	r5, [sp, #4]
 8008414:	4682      	mov	sl, r0
 8008416:	468b      	mov	fp, r1
 8008418:	4649      	mov	r1, r9
 800841a:	4640      	mov	r0, r8
 800841c:	f7f8 fba4 	bl	8000b68 <__aeabi_d2iz>
 8008420:	4606      	mov	r6, r0
 8008422:	f7f8 f887 	bl	8000534 <__aeabi_i2d>
 8008426:	4602      	mov	r2, r0
 8008428:	460b      	mov	r3, r1
 800842a:	4640      	mov	r0, r8
 800842c:	4649      	mov	r1, r9
 800842e:	f7f7 ff33 	bl	8000298 <__aeabi_dsub>
 8008432:	3630      	adds	r6, #48	; 0x30
 8008434:	f805 6b01 	strb.w	r6, [r5], #1
 8008438:	4652      	mov	r2, sl
 800843a:	465b      	mov	r3, fp
 800843c:	4680      	mov	r8, r0
 800843e:	4689      	mov	r9, r1
 8008440:	f7f8 fb54 	bl	8000aec <__aeabi_dcmplt>
 8008444:	2800      	cmp	r0, #0
 8008446:	d163      	bne.n	8008510 <_dtoa_r+0x608>
 8008448:	4642      	mov	r2, r8
 800844a:	464b      	mov	r3, r9
 800844c:	4936      	ldr	r1, [pc, #216]	; (8008528 <_dtoa_r+0x620>)
 800844e:	2000      	movs	r0, #0
 8008450:	f7f7 ff22 	bl	8000298 <__aeabi_dsub>
 8008454:	4652      	mov	r2, sl
 8008456:	465b      	mov	r3, fp
 8008458:	f7f8 fb48 	bl	8000aec <__aeabi_dcmplt>
 800845c:	2800      	cmp	r0, #0
 800845e:	f040 80b5 	bne.w	80085cc <_dtoa_r+0x6c4>
 8008462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008464:	429d      	cmp	r5, r3
 8008466:	d081      	beq.n	800836c <_dtoa_r+0x464>
 8008468:	4b30      	ldr	r3, [pc, #192]	; (800852c <_dtoa_r+0x624>)
 800846a:	2200      	movs	r2, #0
 800846c:	4650      	mov	r0, sl
 800846e:	4659      	mov	r1, fp
 8008470:	f7f8 f8ca 	bl	8000608 <__aeabi_dmul>
 8008474:	4b2d      	ldr	r3, [pc, #180]	; (800852c <_dtoa_r+0x624>)
 8008476:	4682      	mov	sl, r0
 8008478:	468b      	mov	fp, r1
 800847a:	4640      	mov	r0, r8
 800847c:	4649      	mov	r1, r9
 800847e:	2200      	movs	r2, #0
 8008480:	f7f8 f8c2 	bl	8000608 <__aeabi_dmul>
 8008484:	4680      	mov	r8, r0
 8008486:	4689      	mov	r9, r1
 8008488:	e7c6      	b.n	8008418 <_dtoa_r+0x510>
 800848a:	4650      	mov	r0, sl
 800848c:	4659      	mov	r1, fp
 800848e:	f7f8 f8bb 	bl	8000608 <__aeabi_dmul>
 8008492:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008494:	9d01      	ldr	r5, [sp, #4]
 8008496:	930f      	str	r3, [sp, #60]	; 0x3c
 8008498:	4682      	mov	sl, r0
 800849a:	468b      	mov	fp, r1
 800849c:	4649      	mov	r1, r9
 800849e:	4640      	mov	r0, r8
 80084a0:	f7f8 fb62 	bl	8000b68 <__aeabi_d2iz>
 80084a4:	4606      	mov	r6, r0
 80084a6:	f7f8 f845 	bl	8000534 <__aeabi_i2d>
 80084aa:	3630      	adds	r6, #48	; 0x30
 80084ac:	4602      	mov	r2, r0
 80084ae:	460b      	mov	r3, r1
 80084b0:	4640      	mov	r0, r8
 80084b2:	4649      	mov	r1, r9
 80084b4:	f7f7 fef0 	bl	8000298 <__aeabi_dsub>
 80084b8:	f805 6b01 	strb.w	r6, [r5], #1
 80084bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084be:	429d      	cmp	r5, r3
 80084c0:	4680      	mov	r8, r0
 80084c2:	4689      	mov	r9, r1
 80084c4:	f04f 0200 	mov.w	r2, #0
 80084c8:	d124      	bne.n	8008514 <_dtoa_r+0x60c>
 80084ca:	4b1b      	ldr	r3, [pc, #108]	; (8008538 <_dtoa_r+0x630>)
 80084cc:	4650      	mov	r0, sl
 80084ce:	4659      	mov	r1, fp
 80084d0:	f7f7 fee4 	bl	800029c <__adddf3>
 80084d4:	4602      	mov	r2, r0
 80084d6:	460b      	mov	r3, r1
 80084d8:	4640      	mov	r0, r8
 80084da:	4649      	mov	r1, r9
 80084dc:	f7f8 fb24 	bl	8000b28 <__aeabi_dcmpgt>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d173      	bne.n	80085cc <_dtoa_r+0x6c4>
 80084e4:	4652      	mov	r2, sl
 80084e6:	465b      	mov	r3, fp
 80084e8:	4913      	ldr	r1, [pc, #76]	; (8008538 <_dtoa_r+0x630>)
 80084ea:	2000      	movs	r0, #0
 80084ec:	f7f7 fed4 	bl	8000298 <__aeabi_dsub>
 80084f0:	4602      	mov	r2, r0
 80084f2:	460b      	mov	r3, r1
 80084f4:	4640      	mov	r0, r8
 80084f6:	4649      	mov	r1, r9
 80084f8:	f7f8 faf8 	bl	8000aec <__aeabi_dcmplt>
 80084fc:	2800      	cmp	r0, #0
 80084fe:	f43f af35 	beq.w	800836c <_dtoa_r+0x464>
 8008502:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008504:	1e6b      	subs	r3, r5, #1
 8008506:	930f      	str	r3, [sp, #60]	; 0x3c
 8008508:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800850c:	2b30      	cmp	r3, #48	; 0x30
 800850e:	d0f8      	beq.n	8008502 <_dtoa_r+0x5fa>
 8008510:	9700      	str	r7, [sp, #0]
 8008512:	e049      	b.n	80085a8 <_dtoa_r+0x6a0>
 8008514:	4b05      	ldr	r3, [pc, #20]	; (800852c <_dtoa_r+0x624>)
 8008516:	f7f8 f877 	bl	8000608 <__aeabi_dmul>
 800851a:	4680      	mov	r8, r0
 800851c:	4689      	mov	r9, r1
 800851e:	e7bd      	b.n	800849c <_dtoa_r+0x594>
 8008520:	0800b690 	.word	0x0800b690
 8008524:	0800b668 	.word	0x0800b668
 8008528:	3ff00000 	.word	0x3ff00000
 800852c:	40240000 	.word	0x40240000
 8008530:	401c0000 	.word	0x401c0000
 8008534:	40140000 	.word	0x40140000
 8008538:	3fe00000 	.word	0x3fe00000
 800853c:	9d01      	ldr	r5, [sp, #4]
 800853e:	4656      	mov	r6, sl
 8008540:	465f      	mov	r7, fp
 8008542:	4642      	mov	r2, r8
 8008544:	464b      	mov	r3, r9
 8008546:	4630      	mov	r0, r6
 8008548:	4639      	mov	r1, r7
 800854a:	f7f8 f987 	bl	800085c <__aeabi_ddiv>
 800854e:	f7f8 fb0b 	bl	8000b68 <__aeabi_d2iz>
 8008552:	4682      	mov	sl, r0
 8008554:	f7f7 ffee 	bl	8000534 <__aeabi_i2d>
 8008558:	4642      	mov	r2, r8
 800855a:	464b      	mov	r3, r9
 800855c:	f7f8 f854 	bl	8000608 <__aeabi_dmul>
 8008560:	4602      	mov	r2, r0
 8008562:	460b      	mov	r3, r1
 8008564:	4630      	mov	r0, r6
 8008566:	4639      	mov	r1, r7
 8008568:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800856c:	f7f7 fe94 	bl	8000298 <__aeabi_dsub>
 8008570:	f805 6b01 	strb.w	r6, [r5], #1
 8008574:	9e01      	ldr	r6, [sp, #4]
 8008576:	9f03      	ldr	r7, [sp, #12]
 8008578:	1bae      	subs	r6, r5, r6
 800857a:	42b7      	cmp	r7, r6
 800857c:	4602      	mov	r2, r0
 800857e:	460b      	mov	r3, r1
 8008580:	d135      	bne.n	80085ee <_dtoa_r+0x6e6>
 8008582:	f7f7 fe8b 	bl	800029c <__adddf3>
 8008586:	4642      	mov	r2, r8
 8008588:	464b      	mov	r3, r9
 800858a:	4606      	mov	r6, r0
 800858c:	460f      	mov	r7, r1
 800858e:	f7f8 facb 	bl	8000b28 <__aeabi_dcmpgt>
 8008592:	b9d0      	cbnz	r0, 80085ca <_dtoa_r+0x6c2>
 8008594:	4642      	mov	r2, r8
 8008596:	464b      	mov	r3, r9
 8008598:	4630      	mov	r0, r6
 800859a:	4639      	mov	r1, r7
 800859c:	f7f8 fa9c 	bl	8000ad8 <__aeabi_dcmpeq>
 80085a0:	b110      	cbz	r0, 80085a8 <_dtoa_r+0x6a0>
 80085a2:	f01a 0f01 	tst.w	sl, #1
 80085a6:	d110      	bne.n	80085ca <_dtoa_r+0x6c2>
 80085a8:	4620      	mov	r0, r4
 80085aa:	ee18 1a10 	vmov	r1, s16
 80085ae:	f000 fe67 	bl	8009280 <_Bfree>
 80085b2:	2300      	movs	r3, #0
 80085b4:	9800      	ldr	r0, [sp, #0]
 80085b6:	702b      	strb	r3, [r5, #0]
 80085b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085ba:	3001      	adds	r0, #1
 80085bc:	6018      	str	r0, [r3, #0]
 80085be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	f43f acf1 	beq.w	8007fa8 <_dtoa_r+0xa0>
 80085c6:	601d      	str	r5, [r3, #0]
 80085c8:	e4ee      	b.n	8007fa8 <_dtoa_r+0xa0>
 80085ca:	9f00      	ldr	r7, [sp, #0]
 80085cc:	462b      	mov	r3, r5
 80085ce:	461d      	mov	r5, r3
 80085d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085d4:	2a39      	cmp	r2, #57	; 0x39
 80085d6:	d106      	bne.n	80085e6 <_dtoa_r+0x6de>
 80085d8:	9a01      	ldr	r2, [sp, #4]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d1f7      	bne.n	80085ce <_dtoa_r+0x6c6>
 80085de:	9901      	ldr	r1, [sp, #4]
 80085e0:	2230      	movs	r2, #48	; 0x30
 80085e2:	3701      	adds	r7, #1
 80085e4:	700a      	strb	r2, [r1, #0]
 80085e6:	781a      	ldrb	r2, [r3, #0]
 80085e8:	3201      	adds	r2, #1
 80085ea:	701a      	strb	r2, [r3, #0]
 80085ec:	e790      	b.n	8008510 <_dtoa_r+0x608>
 80085ee:	4ba6      	ldr	r3, [pc, #664]	; (8008888 <_dtoa_r+0x980>)
 80085f0:	2200      	movs	r2, #0
 80085f2:	f7f8 f809 	bl	8000608 <__aeabi_dmul>
 80085f6:	2200      	movs	r2, #0
 80085f8:	2300      	movs	r3, #0
 80085fa:	4606      	mov	r6, r0
 80085fc:	460f      	mov	r7, r1
 80085fe:	f7f8 fa6b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008602:	2800      	cmp	r0, #0
 8008604:	d09d      	beq.n	8008542 <_dtoa_r+0x63a>
 8008606:	e7cf      	b.n	80085a8 <_dtoa_r+0x6a0>
 8008608:	9a08      	ldr	r2, [sp, #32]
 800860a:	2a00      	cmp	r2, #0
 800860c:	f000 80d7 	beq.w	80087be <_dtoa_r+0x8b6>
 8008610:	9a06      	ldr	r2, [sp, #24]
 8008612:	2a01      	cmp	r2, #1
 8008614:	f300 80ba 	bgt.w	800878c <_dtoa_r+0x884>
 8008618:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800861a:	2a00      	cmp	r2, #0
 800861c:	f000 80b2 	beq.w	8008784 <_dtoa_r+0x87c>
 8008620:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008624:	9e07      	ldr	r6, [sp, #28]
 8008626:	9d04      	ldr	r5, [sp, #16]
 8008628:	9a04      	ldr	r2, [sp, #16]
 800862a:	441a      	add	r2, r3
 800862c:	9204      	str	r2, [sp, #16]
 800862e:	9a05      	ldr	r2, [sp, #20]
 8008630:	2101      	movs	r1, #1
 8008632:	441a      	add	r2, r3
 8008634:	4620      	mov	r0, r4
 8008636:	9205      	str	r2, [sp, #20]
 8008638:	f000 ff24 	bl	8009484 <__i2b>
 800863c:	4607      	mov	r7, r0
 800863e:	2d00      	cmp	r5, #0
 8008640:	dd0c      	ble.n	800865c <_dtoa_r+0x754>
 8008642:	9b05      	ldr	r3, [sp, #20]
 8008644:	2b00      	cmp	r3, #0
 8008646:	dd09      	ble.n	800865c <_dtoa_r+0x754>
 8008648:	42ab      	cmp	r3, r5
 800864a:	9a04      	ldr	r2, [sp, #16]
 800864c:	bfa8      	it	ge
 800864e:	462b      	movge	r3, r5
 8008650:	1ad2      	subs	r2, r2, r3
 8008652:	9204      	str	r2, [sp, #16]
 8008654:	9a05      	ldr	r2, [sp, #20]
 8008656:	1aed      	subs	r5, r5, r3
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	9305      	str	r3, [sp, #20]
 800865c:	9b07      	ldr	r3, [sp, #28]
 800865e:	b31b      	cbz	r3, 80086a8 <_dtoa_r+0x7a0>
 8008660:	9b08      	ldr	r3, [sp, #32]
 8008662:	2b00      	cmp	r3, #0
 8008664:	f000 80af 	beq.w	80087c6 <_dtoa_r+0x8be>
 8008668:	2e00      	cmp	r6, #0
 800866a:	dd13      	ble.n	8008694 <_dtoa_r+0x78c>
 800866c:	4639      	mov	r1, r7
 800866e:	4632      	mov	r2, r6
 8008670:	4620      	mov	r0, r4
 8008672:	f000 ffc7 	bl	8009604 <__pow5mult>
 8008676:	ee18 2a10 	vmov	r2, s16
 800867a:	4601      	mov	r1, r0
 800867c:	4607      	mov	r7, r0
 800867e:	4620      	mov	r0, r4
 8008680:	f000 ff16 	bl	80094b0 <__multiply>
 8008684:	ee18 1a10 	vmov	r1, s16
 8008688:	4680      	mov	r8, r0
 800868a:	4620      	mov	r0, r4
 800868c:	f000 fdf8 	bl	8009280 <_Bfree>
 8008690:	ee08 8a10 	vmov	s16, r8
 8008694:	9b07      	ldr	r3, [sp, #28]
 8008696:	1b9a      	subs	r2, r3, r6
 8008698:	d006      	beq.n	80086a8 <_dtoa_r+0x7a0>
 800869a:	ee18 1a10 	vmov	r1, s16
 800869e:	4620      	mov	r0, r4
 80086a0:	f000 ffb0 	bl	8009604 <__pow5mult>
 80086a4:	ee08 0a10 	vmov	s16, r0
 80086a8:	2101      	movs	r1, #1
 80086aa:	4620      	mov	r0, r4
 80086ac:	f000 feea 	bl	8009484 <__i2b>
 80086b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	4606      	mov	r6, r0
 80086b6:	f340 8088 	ble.w	80087ca <_dtoa_r+0x8c2>
 80086ba:	461a      	mov	r2, r3
 80086bc:	4601      	mov	r1, r0
 80086be:	4620      	mov	r0, r4
 80086c0:	f000 ffa0 	bl	8009604 <__pow5mult>
 80086c4:	9b06      	ldr	r3, [sp, #24]
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	4606      	mov	r6, r0
 80086ca:	f340 8081 	ble.w	80087d0 <_dtoa_r+0x8c8>
 80086ce:	f04f 0800 	mov.w	r8, #0
 80086d2:	6933      	ldr	r3, [r6, #16]
 80086d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80086d8:	6918      	ldr	r0, [r3, #16]
 80086da:	f000 fe83 	bl	80093e4 <__hi0bits>
 80086de:	f1c0 0020 	rsb	r0, r0, #32
 80086e2:	9b05      	ldr	r3, [sp, #20]
 80086e4:	4418      	add	r0, r3
 80086e6:	f010 001f 	ands.w	r0, r0, #31
 80086ea:	f000 8092 	beq.w	8008812 <_dtoa_r+0x90a>
 80086ee:	f1c0 0320 	rsb	r3, r0, #32
 80086f2:	2b04      	cmp	r3, #4
 80086f4:	f340 808a 	ble.w	800880c <_dtoa_r+0x904>
 80086f8:	f1c0 001c 	rsb	r0, r0, #28
 80086fc:	9b04      	ldr	r3, [sp, #16]
 80086fe:	4403      	add	r3, r0
 8008700:	9304      	str	r3, [sp, #16]
 8008702:	9b05      	ldr	r3, [sp, #20]
 8008704:	4403      	add	r3, r0
 8008706:	4405      	add	r5, r0
 8008708:	9305      	str	r3, [sp, #20]
 800870a:	9b04      	ldr	r3, [sp, #16]
 800870c:	2b00      	cmp	r3, #0
 800870e:	dd07      	ble.n	8008720 <_dtoa_r+0x818>
 8008710:	ee18 1a10 	vmov	r1, s16
 8008714:	461a      	mov	r2, r3
 8008716:	4620      	mov	r0, r4
 8008718:	f000 ffce 	bl	80096b8 <__lshift>
 800871c:	ee08 0a10 	vmov	s16, r0
 8008720:	9b05      	ldr	r3, [sp, #20]
 8008722:	2b00      	cmp	r3, #0
 8008724:	dd05      	ble.n	8008732 <_dtoa_r+0x82a>
 8008726:	4631      	mov	r1, r6
 8008728:	461a      	mov	r2, r3
 800872a:	4620      	mov	r0, r4
 800872c:	f000 ffc4 	bl	80096b8 <__lshift>
 8008730:	4606      	mov	r6, r0
 8008732:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008734:	2b00      	cmp	r3, #0
 8008736:	d06e      	beq.n	8008816 <_dtoa_r+0x90e>
 8008738:	ee18 0a10 	vmov	r0, s16
 800873c:	4631      	mov	r1, r6
 800873e:	f001 f82b 	bl	8009798 <__mcmp>
 8008742:	2800      	cmp	r0, #0
 8008744:	da67      	bge.n	8008816 <_dtoa_r+0x90e>
 8008746:	9b00      	ldr	r3, [sp, #0]
 8008748:	3b01      	subs	r3, #1
 800874a:	ee18 1a10 	vmov	r1, s16
 800874e:	9300      	str	r3, [sp, #0]
 8008750:	220a      	movs	r2, #10
 8008752:	2300      	movs	r3, #0
 8008754:	4620      	mov	r0, r4
 8008756:	f000 fdb5 	bl	80092c4 <__multadd>
 800875a:	9b08      	ldr	r3, [sp, #32]
 800875c:	ee08 0a10 	vmov	s16, r0
 8008760:	2b00      	cmp	r3, #0
 8008762:	f000 81b1 	beq.w	8008ac8 <_dtoa_r+0xbc0>
 8008766:	2300      	movs	r3, #0
 8008768:	4639      	mov	r1, r7
 800876a:	220a      	movs	r2, #10
 800876c:	4620      	mov	r0, r4
 800876e:	f000 fda9 	bl	80092c4 <__multadd>
 8008772:	9b02      	ldr	r3, [sp, #8]
 8008774:	2b00      	cmp	r3, #0
 8008776:	4607      	mov	r7, r0
 8008778:	f300 808e 	bgt.w	8008898 <_dtoa_r+0x990>
 800877c:	9b06      	ldr	r3, [sp, #24]
 800877e:	2b02      	cmp	r3, #2
 8008780:	dc51      	bgt.n	8008826 <_dtoa_r+0x91e>
 8008782:	e089      	b.n	8008898 <_dtoa_r+0x990>
 8008784:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008786:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800878a:	e74b      	b.n	8008624 <_dtoa_r+0x71c>
 800878c:	9b03      	ldr	r3, [sp, #12]
 800878e:	1e5e      	subs	r6, r3, #1
 8008790:	9b07      	ldr	r3, [sp, #28]
 8008792:	42b3      	cmp	r3, r6
 8008794:	bfbf      	itttt	lt
 8008796:	9b07      	ldrlt	r3, [sp, #28]
 8008798:	9607      	strlt	r6, [sp, #28]
 800879a:	1af2      	sublt	r2, r6, r3
 800879c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800879e:	bfb6      	itet	lt
 80087a0:	189b      	addlt	r3, r3, r2
 80087a2:	1b9e      	subge	r6, r3, r6
 80087a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80087a6:	9b03      	ldr	r3, [sp, #12]
 80087a8:	bfb8      	it	lt
 80087aa:	2600      	movlt	r6, #0
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	bfb7      	itett	lt
 80087b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80087b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80087b8:	1a9d      	sublt	r5, r3, r2
 80087ba:	2300      	movlt	r3, #0
 80087bc:	e734      	b.n	8008628 <_dtoa_r+0x720>
 80087be:	9e07      	ldr	r6, [sp, #28]
 80087c0:	9d04      	ldr	r5, [sp, #16]
 80087c2:	9f08      	ldr	r7, [sp, #32]
 80087c4:	e73b      	b.n	800863e <_dtoa_r+0x736>
 80087c6:	9a07      	ldr	r2, [sp, #28]
 80087c8:	e767      	b.n	800869a <_dtoa_r+0x792>
 80087ca:	9b06      	ldr	r3, [sp, #24]
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	dc18      	bgt.n	8008802 <_dtoa_r+0x8fa>
 80087d0:	f1ba 0f00 	cmp.w	sl, #0
 80087d4:	d115      	bne.n	8008802 <_dtoa_r+0x8fa>
 80087d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80087da:	b993      	cbnz	r3, 8008802 <_dtoa_r+0x8fa>
 80087dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80087e0:	0d1b      	lsrs	r3, r3, #20
 80087e2:	051b      	lsls	r3, r3, #20
 80087e4:	b183      	cbz	r3, 8008808 <_dtoa_r+0x900>
 80087e6:	9b04      	ldr	r3, [sp, #16]
 80087e8:	3301      	adds	r3, #1
 80087ea:	9304      	str	r3, [sp, #16]
 80087ec:	9b05      	ldr	r3, [sp, #20]
 80087ee:	3301      	adds	r3, #1
 80087f0:	9305      	str	r3, [sp, #20]
 80087f2:	f04f 0801 	mov.w	r8, #1
 80087f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	f47f af6a 	bne.w	80086d2 <_dtoa_r+0x7ca>
 80087fe:	2001      	movs	r0, #1
 8008800:	e76f      	b.n	80086e2 <_dtoa_r+0x7da>
 8008802:	f04f 0800 	mov.w	r8, #0
 8008806:	e7f6      	b.n	80087f6 <_dtoa_r+0x8ee>
 8008808:	4698      	mov	r8, r3
 800880a:	e7f4      	b.n	80087f6 <_dtoa_r+0x8ee>
 800880c:	f43f af7d 	beq.w	800870a <_dtoa_r+0x802>
 8008810:	4618      	mov	r0, r3
 8008812:	301c      	adds	r0, #28
 8008814:	e772      	b.n	80086fc <_dtoa_r+0x7f4>
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	2b00      	cmp	r3, #0
 800881a:	dc37      	bgt.n	800888c <_dtoa_r+0x984>
 800881c:	9b06      	ldr	r3, [sp, #24]
 800881e:	2b02      	cmp	r3, #2
 8008820:	dd34      	ble.n	800888c <_dtoa_r+0x984>
 8008822:	9b03      	ldr	r3, [sp, #12]
 8008824:	9302      	str	r3, [sp, #8]
 8008826:	9b02      	ldr	r3, [sp, #8]
 8008828:	b96b      	cbnz	r3, 8008846 <_dtoa_r+0x93e>
 800882a:	4631      	mov	r1, r6
 800882c:	2205      	movs	r2, #5
 800882e:	4620      	mov	r0, r4
 8008830:	f000 fd48 	bl	80092c4 <__multadd>
 8008834:	4601      	mov	r1, r0
 8008836:	4606      	mov	r6, r0
 8008838:	ee18 0a10 	vmov	r0, s16
 800883c:	f000 ffac 	bl	8009798 <__mcmp>
 8008840:	2800      	cmp	r0, #0
 8008842:	f73f adbb 	bgt.w	80083bc <_dtoa_r+0x4b4>
 8008846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008848:	9d01      	ldr	r5, [sp, #4]
 800884a:	43db      	mvns	r3, r3
 800884c:	9300      	str	r3, [sp, #0]
 800884e:	f04f 0800 	mov.w	r8, #0
 8008852:	4631      	mov	r1, r6
 8008854:	4620      	mov	r0, r4
 8008856:	f000 fd13 	bl	8009280 <_Bfree>
 800885a:	2f00      	cmp	r7, #0
 800885c:	f43f aea4 	beq.w	80085a8 <_dtoa_r+0x6a0>
 8008860:	f1b8 0f00 	cmp.w	r8, #0
 8008864:	d005      	beq.n	8008872 <_dtoa_r+0x96a>
 8008866:	45b8      	cmp	r8, r7
 8008868:	d003      	beq.n	8008872 <_dtoa_r+0x96a>
 800886a:	4641      	mov	r1, r8
 800886c:	4620      	mov	r0, r4
 800886e:	f000 fd07 	bl	8009280 <_Bfree>
 8008872:	4639      	mov	r1, r7
 8008874:	4620      	mov	r0, r4
 8008876:	f000 fd03 	bl	8009280 <_Bfree>
 800887a:	e695      	b.n	80085a8 <_dtoa_r+0x6a0>
 800887c:	2600      	movs	r6, #0
 800887e:	4637      	mov	r7, r6
 8008880:	e7e1      	b.n	8008846 <_dtoa_r+0x93e>
 8008882:	9700      	str	r7, [sp, #0]
 8008884:	4637      	mov	r7, r6
 8008886:	e599      	b.n	80083bc <_dtoa_r+0x4b4>
 8008888:	40240000 	.word	0x40240000
 800888c:	9b08      	ldr	r3, [sp, #32]
 800888e:	2b00      	cmp	r3, #0
 8008890:	f000 80ca 	beq.w	8008a28 <_dtoa_r+0xb20>
 8008894:	9b03      	ldr	r3, [sp, #12]
 8008896:	9302      	str	r3, [sp, #8]
 8008898:	2d00      	cmp	r5, #0
 800889a:	dd05      	ble.n	80088a8 <_dtoa_r+0x9a0>
 800889c:	4639      	mov	r1, r7
 800889e:	462a      	mov	r2, r5
 80088a0:	4620      	mov	r0, r4
 80088a2:	f000 ff09 	bl	80096b8 <__lshift>
 80088a6:	4607      	mov	r7, r0
 80088a8:	f1b8 0f00 	cmp.w	r8, #0
 80088ac:	d05b      	beq.n	8008966 <_dtoa_r+0xa5e>
 80088ae:	6879      	ldr	r1, [r7, #4]
 80088b0:	4620      	mov	r0, r4
 80088b2:	f000 fca5 	bl	8009200 <_Balloc>
 80088b6:	4605      	mov	r5, r0
 80088b8:	b928      	cbnz	r0, 80088c6 <_dtoa_r+0x9be>
 80088ba:	4b87      	ldr	r3, [pc, #540]	; (8008ad8 <_dtoa_r+0xbd0>)
 80088bc:	4602      	mov	r2, r0
 80088be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80088c2:	f7ff bb3b 	b.w	8007f3c <_dtoa_r+0x34>
 80088c6:	693a      	ldr	r2, [r7, #16]
 80088c8:	3202      	adds	r2, #2
 80088ca:	0092      	lsls	r2, r2, #2
 80088cc:	f107 010c 	add.w	r1, r7, #12
 80088d0:	300c      	adds	r0, #12
 80088d2:	f7fd ff11 	bl	80066f8 <memcpy>
 80088d6:	2201      	movs	r2, #1
 80088d8:	4629      	mov	r1, r5
 80088da:	4620      	mov	r0, r4
 80088dc:	f000 feec 	bl	80096b8 <__lshift>
 80088e0:	9b01      	ldr	r3, [sp, #4]
 80088e2:	f103 0901 	add.w	r9, r3, #1
 80088e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80088ea:	4413      	add	r3, r2
 80088ec:	9305      	str	r3, [sp, #20]
 80088ee:	f00a 0301 	and.w	r3, sl, #1
 80088f2:	46b8      	mov	r8, r7
 80088f4:	9304      	str	r3, [sp, #16]
 80088f6:	4607      	mov	r7, r0
 80088f8:	4631      	mov	r1, r6
 80088fa:	ee18 0a10 	vmov	r0, s16
 80088fe:	f7ff fa75 	bl	8007dec <quorem>
 8008902:	4641      	mov	r1, r8
 8008904:	9002      	str	r0, [sp, #8]
 8008906:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800890a:	ee18 0a10 	vmov	r0, s16
 800890e:	f000 ff43 	bl	8009798 <__mcmp>
 8008912:	463a      	mov	r2, r7
 8008914:	9003      	str	r0, [sp, #12]
 8008916:	4631      	mov	r1, r6
 8008918:	4620      	mov	r0, r4
 800891a:	f000 ff59 	bl	80097d0 <__mdiff>
 800891e:	68c2      	ldr	r2, [r0, #12]
 8008920:	f109 3bff 	add.w	fp, r9, #4294967295
 8008924:	4605      	mov	r5, r0
 8008926:	bb02      	cbnz	r2, 800896a <_dtoa_r+0xa62>
 8008928:	4601      	mov	r1, r0
 800892a:	ee18 0a10 	vmov	r0, s16
 800892e:	f000 ff33 	bl	8009798 <__mcmp>
 8008932:	4602      	mov	r2, r0
 8008934:	4629      	mov	r1, r5
 8008936:	4620      	mov	r0, r4
 8008938:	9207      	str	r2, [sp, #28]
 800893a:	f000 fca1 	bl	8009280 <_Bfree>
 800893e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008942:	ea43 0102 	orr.w	r1, r3, r2
 8008946:	9b04      	ldr	r3, [sp, #16]
 8008948:	430b      	orrs	r3, r1
 800894a:	464d      	mov	r5, r9
 800894c:	d10f      	bne.n	800896e <_dtoa_r+0xa66>
 800894e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008952:	d02a      	beq.n	80089aa <_dtoa_r+0xaa2>
 8008954:	9b03      	ldr	r3, [sp, #12]
 8008956:	2b00      	cmp	r3, #0
 8008958:	dd02      	ble.n	8008960 <_dtoa_r+0xa58>
 800895a:	9b02      	ldr	r3, [sp, #8]
 800895c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008960:	f88b a000 	strb.w	sl, [fp]
 8008964:	e775      	b.n	8008852 <_dtoa_r+0x94a>
 8008966:	4638      	mov	r0, r7
 8008968:	e7ba      	b.n	80088e0 <_dtoa_r+0x9d8>
 800896a:	2201      	movs	r2, #1
 800896c:	e7e2      	b.n	8008934 <_dtoa_r+0xa2c>
 800896e:	9b03      	ldr	r3, [sp, #12]
 8008970:	2b00      	cmp	r3, #0
 8008972:	db04      	blt.n	800897e <_dtoa_r+0xa76>
 8008974:	9906      	ldr	r1, [sp, #24]
 8008976:	430b      	orrs	r3, r1
 8008978:	9904      	ldr	r1, [sp, #16]
 800897a:	430b      	orrs	r3, r1
 800897c:	d122      	bne.n	80089c4 <_dtoa_r+0xabc>
 800897e:	2a00      	cmp	r2, #0
 8008980:	ddee      	ble.n	8008960 <_dtoa_r+0xa58>
 8008982:	ee18 1a10 	vmov	r1, s16
 8008986:	2201      	movs	r2, #1
 8008988:	4620      	mov	r0, r4
 800898a:	f000 fe95 	bl	80096b8 <__lshift>
 800898e:	4631      	mov	r1, r6
 8008990:	ee08 0a10 	vmov	s16, r0
 8008994:	f000 ff00 	bl	8009798 <__mcmp>
 8008998:	2800      	cmp	r0, #0
 800899a:	dc03      	bgt.n	80089a4 <_dtoa_r+0xa9c>
 800899c:	d1e0      	bne.n	8008960 <_dtoa_r+0xa58>
 800899e:	f01a 0f01 	tst.w	sl, #1
 80089a2:	d0dd      	beq.n	8008960 <_dtoa_r+0xa58>
 80089a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80089a8:	d1d7      	bne.n	800895a <_dtoa_r+0xa52>
 80089aa:	2339      	movs	r3, #57	; 0x39
 80089ac:	f88b 3000 	strb.w	r3, [fp]
 80089b0:	462b      	mov	r3, r5
 80089b2:	461d      	mov	r5, r3
 80089b4:	3b01      	subs	r3, #1
 80089b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80089ba:	2a39      	cmp	r2, #57	; 0x39
 80089bc:	d071      	beq.n	8008aa2 <_dtoa_r+0xb9a>
 80089be:	3201      	adds	r2, #1
 80089c0:	701a      	strb	r2, [r3, #0]
 80089c2:	e746      	b.n	8008852 <_dtoa_r+0x94a>
 80089c4:	2a00      	cmp	r2, #0
 80089c6:	dd07      	ble.n	80089d8 <_dtoa_r+0xad0>
 80089c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80089cc:	d0ed      	beq.n	80089aa <_dtoa_r+0xaa2>
 80089ce:	f10a 0301 	add.w	r3, sl, #1
 80089d2:	f88b 3000 	strb.w	r3, [fp]
 80089d6:	e73c      	b.n	8008852 <_dtoa_r+0x94a>
 80089d8:	9b05      	ldr	r3, [sp, #20]
 80089da:	f809 ac01 	strb.w	sl, [r9, #-1]
 80089de:	4599      	cmp	r9, r3
 80089e0:	d047      	beq.n	8008a72 <_dtoa_r+0xb6a>
 80089e2:	ee18 1a10 	vmov	r1, s16
 80089e6:	2300      	movs	r3, #0
 80089e8:	220a      	movs	r2, #10
 80089ea:	4620      	mov	r0, r4
 80089ec:	f000 fc6a 	bl	80092c4 <__multadd>
 80089f0:	45b8      	cmp	r8, r7
 80089f2:	ee08 0a10 	vmov	s16, r0
 80089f6:	f04f 0300 	mov.w	r3, #0
 80089fa:	f04f 020a 	mov.w	r2, #10
 80089fe:	4641      	mov	r1, r8
 8008a00:	4620      	mov	r0, r4
 8008a02:	d106      	bne.n	8008a12 <_dtoa_r+0xb0a>
 8008a04:	f000 fc5e 	bl	80092c4 <__multadd>
 8008a08:	4680      	mov	r8, r0
 8008a0a:	4607      	mov	r7, r0
 8008a0c:	f109 0901 	add.w	r9, r9, #1
 8008a10:	e772      	b.n	80088f8 <_dtoa_r+0x9f0>
 8008a12:	f000 fc57 	bl	80092c4 <__multadd>
 8008a16:	4639      	mov	r1, r7
 8008a18:	4680      	mov	r8, r0
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	220a      	movs	r2, #10
 8008a1e:	4620      	mov	r0, r4
 8008a20:	f000 fc50 	bl	80092c4 <__multadd>
 8008a24:	4607      	mov	r7, r0
 8008a26:	e7f1      	b.n	8008a0c <_dtoa_r+0xb04>
 8008a28:	9b03      	ldr	r3, [sp, #12]
 8008a2a:	9302      	str	r3, [sp, #8]
 8008a2c:	9d01      	ldr	r5, [sp, #4]
 8008a2e:	ee18 0a10 	vmov	r0, s16
 8008a32:	4631      	mov	r1, r6
 8008a34:	f7ff f9da 	bl	8007dec <quorem>
 8008a38:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008a3c:	9b01      	ldr	r3, [sp, #4]
 8008a3e:	f805 ab01 	strb.w	sl, [r5], #1
 8008a42:	1aea      	subs	r2, r5, r3
 8008a44:	9b02      	ldr	r3, [sp, #8]
 8008a46:	4293      	cmp	r3, r2
 8008a48:	dd09      	ble.n	8008a5e <_dtoa_r+0xb56>
 8008a4a:	ee18 1a10 	vmov	r1, s16
 8008a4e:	2300      	movs	r3, #0
 8008a50:	220a      	movs	r2, #10
 8008a52:	4620      	mov	r0, r4
 8008a54:	f000 fc36 	bl	80092c4 <__multadd>
 8008a58:	ee08 0a10 	vmov	s16, r0
 8008a5c:	e7e7      	b.n	8008a2e <_dtoa_r+0xb26>
 8008a5e:	9b02      	ldr	r3, [sp, #8]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	bfc8      	it	gt
 8008a64:	461d      	movgt	r5, r3
 8008a66:	9b01      	ldr	r3, [sp, #4]
 8008a68:	bfd8      	it	le
 8008a6a:	2501      	movle	r5, #1
 8008a6c:	441d      	add	r5, r3
 8008a6e:	f04f 0800 	mov.w	r8, #0
 8008a72:	ee18 1a10 	vmov	r1, s16
 8008a76:	2201      	movs	r2, #1
 8008a78:	4620      	mov	r0, r4
 8008a7a:	f000 fe1d 	bl	80096b8 <__lshift>
 8008a7e:	4631      	mov	r1, r6
 8008a80:	ee08 0a10 	vmov	s16, r0
 8008a84:	f000 fe88 	bl	8009798 <__mcmp>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	dc91      	bgt.n	80089b0 <_dtoa_r+0xaa8>
 8008a8c:	d102      	bne.n	8008a94 <_dtoa_r+0xb8c>
 8008a8e:	f01a 0f01 	tst.w	sl, #1
 8008a92:	d18d      	bne.n	80089b0 <_dtoa_r+0xaa8>
 8008a94:	462b      	mov	r3, r5
 8008a96:	461d      	mov	r5, r3
 8008a98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a9c:	2a30      	cmp	r2, #48	; 0x30
 8008a9e:	d0fa      	beq.n	8008a96 <_dtoa_r+0xb8e>
 8008aa0:	e6d7      	b.n	8008852 <_dtoa_r+0x94a>
 8008aa2:	9a01      	ldr	r2, [sp, #4]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d184      	bne.n	80089b2 <_dtoa_r+0xaaa>
 8008aa8:	9b00      	ldr	r3, [sp, #0]
 8008aaa:	3301      	adds	r3, #1
 8008aac:	9300      	str	r3, [sp, #0]
 8008aae:	2331      	movs	r3, #49	; 0x31
 8008ab0:	7013      	strb	r3, [r2, #0]
 8008ab2:	e6ce      	b.n	8008852 <_dtoa_r+0x94a>
 8008ab4:	4b09      	ldr	r3, [pc, #36]	; (8008adc <_dtoa_r+0xbd4>)
 8008ab6:	f7ff ba95 	b.w	8007fe4 <_dtoa_r+0xdc>
 8008aba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	f47f aa6e 	bne.w	8007f9e <_dtoa_r+0x96>
 8008ac2:	4b07      	ldr	r3, [pc, #28]	; (8008ae0 <_dtoa_r+0xbd8>)
 8008ac4:	f7ff ba8e 	b.w	8007fe4 <_dtoa_r+0xdc>
 8008ac8:	9b02      	ldr	r3, [sp, #8]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	dcae      	bgt.n	8008a2c <_dtoa_r+0xb24>
 8008ace:	9b06      	ldr	r3, [sp, #24]
 8008ad0:	2b02      	cmp	r3, #2
 8008ad2:	f73f aea8 	bgt.w	8008826 <_dtoa_r+0x91e>
 8008ad6:	e7a9      	b.n	8008a2c <_dtoa_r+0xb24>
 8008ad8:	0800b580 	.word	0x0800b580
 8008adc:	0800b38c 	.word	0x0800b38c
 8008ae0:	0800b501 	.word	0x0800b501

08008ae4 <rshift>:
 8008ae4:	6903      	ldr	r3, [r0, #16]
 8008ae6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008aea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008aee:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008af2:	f100 0414 	add.w	r4, r0, #20
 8008af6:	dd45      	ble.n	8008b84 <rshift+0xa0>
 8008af8:	f011 011f 	ands.w	r1, r1, #31
 8008afc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008b00:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008b04:	d10c      	bne.n	8008b20 <rshift+0x3c>
 8008b06:	f100 0710 	add.w	r7, r0, #16
 8008b0a:	4629      	mov	r1, r5
 8008b0c:	42b1      	cmp	r1, r6
 8008b0e:	d334      	bcc.n	8008b7a <rshift+0x96>
 8008b10:	1a9b      	subs	r3, r3, r2
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	1eea      	subs	r2, r5, #3
 8008b16:	4296      	cmp	r6, r2
 8008b18:	bf38      	it	cc
 8008b1a:	2300      	movcc	r3, #0
 8008b1c:	4423      	add	r3, r4
 8008b1e:	e015      	b.n	8008b4c <rshift+0x68>
 8008b20:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008b24:	f1c1 0820 	rsb	r8, r1, #32
 8008b28:	40cf      	lsrs	r7, r1
 8008b2a:	f105 0e04 	add.w	lr, r5, #4
 8008b2e:	46a1      	mov	r9, r4
 8008b30:	4576      	cmp	r6, lr
 8008b32:	46f4      	mov	ip, lr
 8008b34:	d815      	bhi.n	8008b62 <rshift+0x7e>
 8008b36:	1a9a      	subs	r2, r3, r2
 8008b38:	0092      	lsls	r2, r2, #2
 8008b3a:	3a04      	subs	r2, #4
 8008b3c:	3501      	adds	r5, #1
 8008b3e:	42ae      	cmp	r6, r5
 8008b40:	bf38      	it	cc
 8008b42:	2200      	movcc	r2, #0
 8008b44:	18a3      	adds	r3, r4, r2
 8008b46:	50a7      	str	r7, [r4, r2]
 8008b48:	b107      	cbz	r7, 8008b4c <rshift+0x68>
 8008b4a:	3304      	adds	r3, #4
 8008b4c:	1b1a      	subs	r2, r3, r4
 8008b4e:	42a3      	cmp	r3, r4
 8008b50:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008b54:	bf08      	it	eq
 8008b56:	2300      	moveq	r3, #0
 8008b58:	6102      	str	r2, [r0, #16]
 8008b5a:	bf08      	it	eq
 8008b5c:	6143      	streq	r3, [r0, #20]
 8008b5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b62:	f8dc c000 	ldr.w	ip, [ip]
 8008b66:	fa0c fc08 	lsl.w	ip, ip, r8
 8008b6a:	ea4c 0707 	orr.w	r7, ip, r7
 8008b6e:	f849 7b04 	str.w	r7, [r9], #4
 8008b72:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008b76:	40cf      	lsrs	r7, r1
 8008b78:	e7da      	b.n	8008b30 <rshift+0x4c>
 8008b7a:	f851 cb04 	ldr.w	ip, [r1], #4
 8008b7e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008b82:	e7c3      	b.n	8008b0c <rshift+0x28>
 8008b84:	4623      	mov	r3, r4
 8008b86:	e7e1      	b.n	8008b4c <rshift+0x68>

08008b88 <__hexdig_fun>:
 8008b88:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008b8c:	2b09      	cmp	r3, #9
 8008b8e:	d802      	bhi.n	8008b96 <__hexdig_fun+0xe>
 8008b90:	3820      	subs	r0, #32
 8008b92:	b2c0      	uxtb	r0, r0
 8008b94:	4770      	bx	lr
 8008b96:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008b9a:	2b05      	cmp	r3, #5
 8008b9c:	d801      	bhi.n	8008ba2 <__hexdig_fun+0x1a>
 8008b9e:	3847      	subs	r0, #71	; 0x47
 8008ba0:	e7f7      	b.n	8008b92 <__hexdig_fun+0xa>
 8008ba2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008ba6:	2b05      	cmp	r3, #5
 8008ba8:	d801      	bhi.n	8008bae <__hexdig_fun+0x26>
 8008baa:	3827      	subs	r0, #39	; 0x27
 8008bac:	e7f1      	b.n	8008b92 <__hexdig_fun+0xa>
 8008bae:	2000      	movs	r0, #0
 8008bb0:	4770      	bx	lr
	...

08008bb4 <__gethex>:
 8008bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bb8:	ed2d 8b02 	vpush	{d8}
 8008bbc:	b089      	sub	sp, #36	; 0x24
 8008bbe:	ee08 0a10 	vmov	s16, r0
 8008bc2:	9304      	str	r3, [sp, #16]
 8008bc4:	4bb4      	ldr	r3, [pc, #720]	; (8008e98 <__gethex+0x2e4>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	9301      	str	r3, [sp, #4]
 8008bca:	4618      	mov	r0, r3
 8008bcc:	468b      	mov	fp, r1
 8008bce:	4690      	mov	r8, r2
 8008bd0:	f7f7 fb06 	bl	80001e0 <strlen>
 8008bd4:	9b01      	ldr	r3, [sp, #4]
 8008bd6:	f8db 2000 	ldr.w	r2, [fp]
 8008bda:	4403      	add	r3, r0
 8008bdc:	4682      	mov	sl, r0
 8008bde:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008be2:	9305      	str	r3, [sp, #20]
 8008be4:	1c93      	adds	r3, r2, #2
 8008be6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008bea:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008bee:	32fe      	adds	r2, #254	; 0xfe
 8008bf0:	18d1      	adds	r1, r2, r3
 8008bf2:	461f      	mov	r7, r3
 8008bf4:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008bf8:	9100      	str	r1, [sp, #0]
 8008bfa:	2830      	cmp	r0, #48	; 0x30
 8008bfc:	d0f8      	beq.n	8008bf0 <__gethex+0x3c>
 8008bfe:	f7ff ffc3 	bl	8008b88 <__hexdig_fun>
 8008c02:	4604      	mov	r4, r0
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d13a      	bne.n	8008c7e <__gethex+0xca>
 8008c08:	9901      	ldr	r1, [sp, #4]
 8008c0a:	4652      	mov	r2, sl
 8008c0c:	4638      	mov	r0, r7
 8008c0e:	f001 fa23 	bl	800a058 <strncmp>
 8008c12:	4605      	mov	r5, r0
 8008c14:	2800      	cmp	r0, #0
 8008c16:	d168      	bne.n	8008cea <__gethex+0x136>
 8008c18:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008c1c:	eb07 060a 	add.w	r6, r7, sl
 8008c20:	f7ff ffb2 	bl	8008b88 <__hexdig_fun>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	d062      	beq.n	8008cee <__gethex+0x13a>
 8008c28:	4633      	mov	r3, r6
 8008c2a:	7818      	ldrb	r0, [r3, #0]
 8008c2c:	2830      	cmp	r0, #48	; 0x30
 8008c2e:	461f      	mov	r7, r3
 8008c30:	f103 0301 	add.w	r3, r3, #1
 8008c34:	d0f9      	beq.n	8008c2a <__gethex+0x76>
 8008c36:	f7ff ffa7 	bl	8008b88 <__hexdig_fun>
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	fab0 f480 	clz	r4, r0
 8008c40:	0964      	lsrs	r4, r4, #5
 8008c42:	4635      	mov	r5, r6
 8008c44:	9300      	str	r3, [sp, #0]
 8008c46:	463a      	mov	r2, r7
 8008c48:	4616      	mov	r6, r2
 8008c4a:	3201      	adds	r2, #1
 8008c4c:	7830      	ldrb	r0, [r6, #0]
 8008c4e:	f7ff ff9b 	bl	8008b88 <__hexdig_fun>
 8008c52:	2800      	cmp	r0, #0
 8008c54:	d1f8      	bne.n	8008c48 <__gethex+0x94>
 8008c56:	9901      	ldr	r1, [sp, #4]
 8008c58:	4652      	mov	r2, sl
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	f001 f9fc 	bl	800a058 <strncmp>
 8008c60:	b980      	cbnz	r0, 8008c84 <__gethex+0xd0>
 8008c62:	b94d      	cbnz	r5, 8008c78 <__gethex+0xc4>
 8008c64:	eb06 050a 	add.w	r5, r6, sl
 8008c68:	462a      	mov	r2, r5
 8008c6a:	4616      	mov	r6, r2
 8008c6c:	3201      	adds	r2, #1
 8008c6e:	7830      	ldrb	r0, [r6, #0]
 8008c70:	f7ff ff8a 	bl	8008b88 <__hexdig_fun>
 8008c74:	2800      	cmp	r0, #0
 8008c76:	d1f8      	bne.n	8008c6a <__gethex+0xb6>
 8008c78:	1bad      	subs	r5, r5, r6
 8008c7a:	00ad      	lsls	r5, r5, #2
 8008c7c:	e004      	b.n	8008c88 <__gethex+0xd4>
 8008c7e:	2400      	movs	r4, #0
 8008c80:	4625      	mov	r5, r4
 8008c82:	e7e0      	b.n	8008c46 <__gethex+0x92>
 8008c84:	2d00      	cmp	r5, #0
 8008c86:	d1f7      	bne.n	8008c78 <__gethex+0xc4>
 8008c88:	7833      	ldrb	r3, [r6, #0]
 8008c8a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008c8e:	2b50      	cmp	r3, #80	; 0x50
 8008c90:	d13b      	bne.n	8008d0a <__gethex+0x156>
 8008c92:	7873      	ldrb	r3, [r6, #1]
 8008c94:	2b2b      	cmp	r3, #43	; 0x2b
 8008c96:	d02c      	beq.n	8008cf2 <__gethex+0x13e>
 8008c98:	2b2d      	cmp	r3, #45	; 0x2d
 8008c9a:	d02e      	beq.n	8008cfa <__gethex+0x146>
 8008c9c:	1c71      	adds	r1, r6, #1
 8008c9e:	f04f 0900 	mov.w	r9, #0
 8008ca2:	7808      	ldrb	r0, [r1, #0]
 8008ca4:	f7ff ff70 	bl	8008b88 <__hexdig_fun>
 8008ca8:	1e43      	subs	r3, r0, #1
 8008caa:	b2db      	uxtb	r3, r3
 8008cac:	2b18      	cmp	r3, #24
 8008cae:	d82c      	bhi.n	8008d0a <__gethex+0x156>
 8008cb0:	f1a0 0210 	sub.w	r2, r0, #16
 8008cb4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008cb8:	f7ff ff66 	bl	8008b88 <__hexdig_fun>
 8008cbc:	1e43      	subs	r3, r0, #1
 8008cbe:	b2db      	uxtb	r3, r3
 8008cc0:	2b18      	cmp	r3, #24
 8008cc2:	d91d      	bls.n	8008d00 <__gethex+0x14c>
 8008cc4:	f1b9 0f00 	cmp.w	r9, #0
 8008cc8:	d000      	beq.n	8008ccc <__gethex+0x118>
 8008cca:	4252      	negs	r2, r2
 8008ccc:	4415      	add	r5, r2
 8008cce:	f8cb 1000 	str.w	r1, [fp]
 8008cd2:	b1e4      	cbz	r4, 8008d0e <__gethex+0x15a>
 8008cd4:	9b00      	ldr	r3, [sp, #0]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	bf14      	ite	ne
 8008cda:	2700      	movne	r7, #0
 8008cdc:	2706      	moveq	r7, #6
 8008cde:	4638      	mov	r0, r7
 8008ce0:	b009      	add	sp, #36	; 0x24
 8008ce2:	ecbd 8b02 	vpop	{d8}
 8008ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cea:	463e      	mov	r6, r7
 8008cec:	4625      	mov	r5, r4
 8008cee:	2401      	movs	r4, #1
 8008cf0:	e7ca      	b.n	8008c88 <__gethex+0xd4>
 8008cf2:	f04f 0900 	mov.w	r9, #0
 8008cf6:	1cb1      	adds	r1, r6, #2
 8008cf8:	e7d3      	b.n	8008ca2 <__gethex+0xee>
 8008cfa:	f04f 0901 	mov.w	r9, #1
 8008cfe:	e7fa      	b.n	8008cf6 <__gethex+0x142>
 8008d00:	230a      	movs	r3, #10
 8008d02:	fb03 0202 	mla	r2, r3, r2, r0
 8008d06:	3a10      	subs	r2, #16
 8008d08:	e7d4      	b.n	8008cb4 <__gethex+0x100>
 8008d0a:	4631      	mov	r1, r6
 8008d0c:	e7df      	b.n	8008cce <__gethex+0x11a>
 8008d0e:	1bf3      	subs	r3, r6, r7
 8008d10:	3b01      	subs	r3, #1
 8008d12:	4621      	mov	r1, r4
 8008d14:	2b07      	cmp	r3, #7
 8008d16:	dc0b      	bgt.n	8008d30 <__gethex+0x17c>
 8008d18:	ee18 0a10 	vmov	r0, s16
 8008d1c:	f000 fa70 	bl	8009200 <_Balloc>
 8008d20:	4604      	mov	r4, r0
 8008d22:	b940      	cbnz	r0, 8008d36 <__gethex+0x182>
 8008d24:	4b5d      	ldr	r3, [pc, #372]	; (8008e9c <__gethex+0x2e8>)
 8008d26:	4602      	mov	r2, r0
 8008d28:	21de      	movs	r1, #222	; 0xde
 8008d2a:	485d      	ldr	r0, [pc, #372]	; (8008ea0 <__gethex+0x2ec>)
 8008d2c:	f001 f9b6 	bl	800a09c <__assert_func>
 8008d30:	3101      	adds	r1, #1
 8008d32:	105b      	asrs	r3, r3, #1
 8008d34:	e7ee      	b.n	8008d14 <__gethex+0x160>
 8008d36:	f100 0914 	add.w	r9, r0, #20
 8008d3a:	f04f 0b00 	mov.w	fp, #0
 8008d3e:	f1ca 0301 	rsb	r3, sl, #1
 8008d42:	f8cd 9008 	str.w	r9, [sp, #8]
 8008d46:	f8cd b000 	str.w	fp, [sp]
 8008d4a:	9306      	str	r3, [sp, #24]
 8008d4c:	42b7      	cmp	r7, r6
 8008d4e:	d340      	bcc.n	8008dd2 <__gethex+0x21e>
 8008d50:	9802      	ldr	r0, [sp, #8]
 8008d52:	9b00      	ldr	r3, [sp, #0]
 8008d54:	f840 3b04 	str.w	r3, [r0], #4
 8008d58:	eba0 0009 	sub.w	r0, r0, r9
 8008d5c:	1080      	asrs	r0, r0, #2
 8008d5e:	0146      	lsls	r6, r0, #5
 8008d60:	6120      	str	r0, [r4, #16]
 8008d62:	4618      	mov	r0, r3
 8008d64:	f000 fb3e 	bl	80093e4 <__hi0bits>
 8008d68:	1a30      	subs	r0, r6, r0
 8008d6a:	f8d8 6000 	ldr.w	r6, [r8]
 8008d6e:	42b0      	cmp	r0, r6
 8008d70:	dd63      	ble.n	8008e3a <__gethex+0x286>
 8008d72:	1b87      	subs	r7, r0, r6
 8008d74:	4639      	mov	r1, r7
 8008d76:	4620      	mov	r0, r4
 8008d78:	f000 fee2 	bl	8009b40 <__any_on>
 8008d7c:	4682      	mov	sl, r0
 8008d7e:	b1a8      	cbz	r0, 8008dac <__gethex+0x1f8>
 8008d80:	1e7b      	subs	r3, r7, #1
 8008d82:	1159      	asrs	r1, r3, #5
 8008d84:	f003 021f 	and.w	r2, r3, #31
 8008d88:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008d8c:	f04f 0a01 	mov.w	sl, #1
 8008d90:	fa0a f202 	lsl.w	r2, sl, r2
 8008d94:	420a      	tst	r2, r1
 8008d96:	d009      	beq.n	8008dac <__gethex+0x1f8>
 8008d98:	4553      	cmp	r3, sl
 8008d9a:	dd05      	ble.n	8008da8 <__gethex+0x1f4>
 8008d9c:	1eb9      	subs	r1, r7, #2
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f000 fece 	bl	8009b40 <__any_on>
 8008da4:	2800      	cmp	r0, #0
 8008da6:	d145      	bne.n	8008e34 <__gethex+0x280>
 8008da8:	f04f 0a02 	mov.w	sl, #2
 8008dac:	4639      	mov	r1, r7
 8008dae:	4620      	mov	r0, r4
 8008db0:	f7ff fe98 	bl	8008ae4 <rshift>
 8008db4:	443d      	add	r5, r7
 8008db6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008dba:	42ab      	cmp	r3, r5
 8008dbc:	da4c      	bge.n	8008e58 <__gethex+0x2a4>
 8008dbe:	ee18 0a10 	vmov	r0, s16
 8008dc2:	4621      	mov	r1, r4
 8008dc4:	f000 fa5c 	bl	8009280 <_Bfree>
 8008dc8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008dca:	2300      	movs	r3, #0
 8008dcc:	6013      	str	r3, [r2, #0]
 8008dce:	27a3      	movs	r7, #163	; 0xa3
 8008dd0:	e785      	b.n	8008cde <__gethex+0x12a>
 8008dd2:	1e73      	subs	r3, r6, #1
 8008dd4:	9a05      	ldr	r2, [sp, #20]
 8008dd6:	9303      	str	r3, [sp, #12]
 8008dd8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d019      	beq.n	8008e14 <__gethex+0x260>
 8008de0:	f1bb 0f20 	cmp.w	fp, #32
 8008de4:	d107      	bne.n	8008df6 <__gethex+0x242>
 8008de6:	9b02      	ldr	r3, [sp, #8]
 8008de8:	9a00      	ldr	r2, [sp, #0]
 8008dea:	f843 2b04 	str.w	r2, [r3], #4
 8008dee:	9302      	str	r3, [sp, #8]
 8008df0:	2300      	movs	r3, #0
 8008df2:	9300      	str	r3, [sp, #0]
 8008df4:	469b      	mov	fp, r3
 8008df6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008dfa:	f7ff fec5 	bl	8008b88 <__hexdig_fun>
 8008dfe:	9b00      	ldr	r3, [sp, #0]
 8008e00:	f000 000f 	and.w	r0, r0, #15
 8008e04:	fa00 f00b 	lsl.w	r0, r0, fp
 8008e08:	4303      	orrs	r3, r0
 8008e0a:	9300      	str	r3, [sp, #0]
 8008e0c:	f10b 0b04 	add.w	fp, fp, #4
 8008e10:	9b03      	ldr	r3, [sp, #12]
 8008e12:	e00d      	b.n	8008e30 <__gethex+0x27c>
 8008e14:	9b03      	ldr	r3, [sp, #12]
 8008e16:	9a06      	ldr	r2, [sp, #24]
 8008e18:	4413      	add	r3, r2
 8008e1a:	42bb      	cmp	r3, r7
 8008e1c:	d3e0      	bcc.n	8008de0 <__gethex+0x22c>
 8008e1e:	4618      	mov	r0, r3
 8008e20:	9901      	ldr	r1, [sp, #4]
 8008e22:	9307      	str	r3, [sp, #28]
 8008e24:	4652      	mov	r2, sl
 8008e26:	f001 f917 	bl	800a058 <strncmp>
 8008e2a:	9b07      	ldr	r3, [sp, #28]
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d1d7      	bne.n	8008de0 <__gethex+0x22c>
 8008e30:	461e      	mov	r6, r3
 8008e32:	e78b      	b.n	8008d4c <__gethex+0x198>
 8008e34:	f04f 0a03 	mov.w	sl, #3
 8008e38:	e7b8      	b.n	8008dac <__gethex+0x1f8>
 8008e3a:	da0a      	bge.n	8008e52 <__gethex+0x29e>
 8008e3c:	1a37      	subs	r7, r6, r0
 8008e3e:	4621      	mov	r1, r4
 8008e40:	ee18 0a10 	vmov	r0, s16
 8008e44:	463a      	mov	r2, r7
 8008e46:	f000 fc37 	bl	80096b8 <__lshift>
 8008e4a:	1bed      	subs	r5, r5, r7
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	f100 0914 	add.w	r9, r0, #20
 8008e52:	f04f 0a00 	mov.w	sl, #0
 8008e56:	e7ae      	b.n	8008db6 <__gethex+0x202>
 8008e58:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008e5c:	42a8      	cmp	r0, r5
 8008e5e:	dd72      	ble.n	8008f46 <__gethex+0x392>
 8008e60:	1b45      	subs	r5, r0, r5
 8008e62:	42ae      	cmp	r6, r5
 8008e64:	dc36      	bgt.n	8008ed4 <__gethex+0x320>
 8008e66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e6a:	2b02      	cmp	r3, #2
 8008e6c:	d02a      	beq.n	8008ec4 <__gethex+0x310>
 8008e6e:	2b03      	cmp	r3, #3
 8008e70:	d02c      	beq.n	8008ecc <__gethex+0x318>
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d11c      	bne.n	8008eb0 <__gethex+0x2fc>
 8008e76:	42ae      	cmp	r6, r5
 8008e78:	d11a      	bne.n	8008eb0 <__gethex+0x2fc>
 8008e7a:	2e01      	cmp	r6, #1
 8008e7c:	d112      	bne.n	8008ea4 <__gethex+0x2f0>
 8008e7e:	9a04      	ldr	r2, [sp, #16]
 8008e80:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008e84:	6013      	str	r3, [r2, #0]
 8008e86:	2301      	movs	r3, #1
 8008e88:	6123      	str	r3, [r4, #16]
 8008e8a:	f8c9 3000 	str.w	r3, [r9]
 8008e8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e90:	2762      	movs	r7, #98	; 0x62
 8008e92:	601c      	str	r4, [r3, #0]
 8008e94:	e723      	b.n	8008cde <__gethex+0x12a>
 8008e96:	bf00      	nop
 8008e98:	0800b5f8 	.word	0x0800b5f8
 8008e9c:	0800b580 	.word	0x0800b580
 8008ea0:	0800b591 	.word	0x0800b591
 8008ea4:	1e71      	subs	r1, r6, #1
 8008ea6:	4620      	mov	r0, r4
 8008ea8:	f000 fe4a 	bl	8009b40 <__any_on>
 8008eac:	2800      	cmp	r0, #0
 8008eae:	d1e6      	bne.n	8008e7e <__gethex+0x2ca>
 8008eb0:	ee18 0a10 	vmov	r0, s16
 8008eb4:	4621      	mov	r1, r4
 8008eb6:	f000 f9e3 	bl	8009280 <_Bfree>
 8008eba:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	6013      	str	r3, [r2, #0]
 8008ec0:	2750      	movs	r7, #80	; 0x50
 8008ec2:	e70c      	b.n	8008cde <__gethex+0x12a>
 8008ec4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d1f2      	bne.n	8008eb0 <__gethex+0x2fc>
 8008eca:	e7d8      	b.n	8008e7e <__gethex+0x2ca>
 8008ecc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1d5      	bne.n	8008e7e <__gethex+0x2ca>
 8008ed2:	e7ed      	b.n	8008eb0 <__gethex+0x2fc>
 8008ed4:	1e6f      	subs	r7, r5, #1
 8008ed6:	f1ba 0f00 	cmp.w	sl, #0
 8008eda:	d131      	bne.n	8008f40 <__gethex+0x38c>
 8008edc:	b127      	cbz	r7, 8008ee8 <__gethex+0x334>
 8008ede:	4639      	mov	r1, r7
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	f000 fe2d 	bl	8009b40 <__any_on>
 8008ee6:	4682      	mov	sl, r0
 8008ee8:	117b      	asrs	r3, r7, #5
 8008eea:	2101      	movs	r1, #1
 8008eec:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008ef0:	f007 071f 	and.w	r7, r7, #31
 8008ef4:	fa01 f707 	lsl.w	r7, r1, r7
 8008ef8:	421f      	tst	r7, r3
 8008efa:	4629      	mov	r1, r5
 8008efc:	4620      	mov	r0, r4
 8008efe:	bf18      	it	ne
 8008f00:	f04a 0a02 	orrne.w	sl, sl, #2
 8008f04:	1b76      	subs	r6, r6, r5
 8008f06:	f7ff fded 	bl	8008ae4 <rshift>
 8008f0a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008f0e:	2702      	movs	r7, #2
 8008f10:	f1ba 0f00 	cmp.w	sl, #0
 8008f14:	d048      	beq.n	8008fa8 <__gethex+0x3f4>
 8008f16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f1a:	2b02      	cmp	r3, #2
 8008f1c:	d015      	beq.n	8008f4a <__gethex+0x396>
 8008f1e:	2b03      	cmp	r3, #3
 8008f20:	d017      	beq.n	8008f52 <__gethex+0x39e>
 8008f22:	2b01      	cmp	r3, #1
 8008f24:	d109      	bne.n	8008f3a <__gethex+0x386>
 8008f26:	f01a 0f02 	tst.w	sl, #2
 8008f2a:	d006      	beq.n	8008f3a <__gethex+0x386>
 8008f2c:	f8d9 0000 	ldr.w	r0, [r9]
 8008f30:	ea4a 0a00 	orr.w	sl, sl, r0
 8008f34:	f01a 0f01 	tst.w	sl, #1
 8008f38:	d10e      	bne.n	8008f58 <__gethex+0x3a4>
 8008f3a:	f047 0710 	orr.w	r7, r7, #16
 8008f3e:	e033      	b.n	8008fa8 <__gethex+0x3f4>
 8008f40:	f04f 0a01 	mov.w	sl, #1
 8008f44:	e7d0      	b.n	8008ee8 <__gethex+0x334>
 8008f46:	2701      	movs	r7, #1
 8008f48:	e7e2      	b.n	8008f10 <__gethex+0x35c>
 8008f4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f4c:	f1c3 0301 	rsb	r3, r3, #1
 8008f50:	9315      	str	r3, [sp, #84]	; 0x54
 8008f52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d0f0      	beq.n	8008f3a <__gethex+0x386>
 8008f58:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008f5c:	f104 0314 	add.w	r3, r4, #20
 8008f60:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008f64:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008f68:	f04f 0c00 	mov.w	ip, #0
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f72:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008f76:	d01c      	beq.n	8008fb2 <__gethex+0x3fe>
 8008f78:	3201      	adds	r2, #1
 8008f7a:	6002      	str	r2, [r0, #0]
 8008f7c:	2f02      	cmp	r7, #2
 8008f7e:	f104 0314 	add.w	r3, r4, #20
 8008f82:	d13f      	bne.n	8009004 <__gethex+0x450>
 8008f84:	f8d8 2000 	ldr.w	r2, [r8]
 8008f88:	3a01      	subs	r2, #1
 8008f8a:	42b2      	cmp	r2, r6
 8008f8c:	d10a      	bne.n	8008fa4 <__gethex+0x3f0>
 8008f8e:	1171      	asrs	r1, r6, #5
 8008f90:	2201      	movs	r2, #1
 8008f92:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008f96:	f006 061f 	and.w	r6, r6, #31
 8008f9a:	fa02 f606 	lsl.w	r6, r2, r6
 8008f9e:	421e      	tst	r6, r3
 8008fa0:	bf18      	it	ne
 8008fa2:	4617      	movne	r7, r2
 8008fa4:	f047 0720 	orr.w	r7, r7, #32
 8008fa8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008faa:	601c      	str	r4, [r3, #0]
 8008fac:	9b04      	ldr	r3, [sp, #16]
 8008fae:	601d      	str	r5, [r3, #0]
 8008fb0:	e695      	b.n	8008cde <__gethex+0x12a>
 8008fb2:	4299      	cmp	r1, r3
 8008fb4:	f843 cc04 	str.w	ip, [r3, #-4]
 8008fb8:	d8d8      	bhi.n	8008f6c <__gethex+0x3b8>
 8008fba:	68a3      	ldr	r3, [r4, #8]
 8008fbc:	459b      	cmp	fp, r3
 8008fbe:	db19      	blt.n	8008ff4 <__gethex+0x440>
 8008fc0:	6861      	ldr	r1, [r4, #4]
 8008fc2:	ee18 0a10 	vmov	r0, s16
 8008fc6:	3101      	adds	r1, #1
 8008fc8:	f000 f91a 	bl	8009200 <_Balloc>
 8008fcc:	4681      	mov	r9, r0
 8008fce:	b918      	cbnz	r0, 8008fd8 <__gethex+0x424>
 8008fd0:	4b1a      	ldr	r3, [pc, #104]	; (800903c <__gethex+0x488>)
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	2184      	movs	r1, #132	; 0x84
 8008fd6:	e6a8      	b.n	8008d2a <__gethex+0x176>
 8008fd8:	6922      	ldr	r2, [r4, #16]
 8008fda:	3202      	adds	r2, #2
 8008fdc:	f104 010c 	add.w	r1, r4, #12
 8008fe0:	0092      	lsls	r2, r2, #2
 8008fe2:	300c      	adds	r0, #12
 8008fe4:	f7fd fb88 	bl	80066f8 <memcpy>
 8008fe8:	4621      	mov	r1, r4
 8008fea:	ee18 0a10 	vmov	r0, s16
 8008fee:	f000 f947 	bl	8009280 <_Bfree>
 8008ff2:	464c      	mov	r4, r9
 8008ff4:	6923      	ldr	r3, [r4, #16]
 8008ff6:	1c5a      	adds	r2, r3, #1
 8008ff8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ffc:	6122      	str	r2, [r4, #16]
 8008ffe:	2201      	movs	r2, #1
 8009000:	615a      	str	r2, [r3, #20]
 8009002:	e7bb      	b.n	8008f7c <__gethex+0x3c8>
 8009004:	6922      	ldr	r2, [r4, #16]
 8009006:	455a      	cmp	r2, fp
 8009008:	dd0b      	ble.n	8009022 <__gethex+0x46e>
 800900a:	2101      	movs	r1, #1
 800900c:	4620      	mov	r0, r4
 800900e:	f7ff fd69 	bl	8008ae4 <rshift>
 8009012:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009016:	3501      	adds	r5, #1
 8009018:	42ab      	cmp	r3, r5
 800901a:	f6ff aed0 	blt.w	8008dbe <__gethex+0x20a>
 800901e:	2701      	movs	r7, #1
 8009020:	e7c0      	b.n	8008fa4 <__gethex+0x3f0>
 8009022:	f016 061f 	ands.w	r6, r6, #31
 8009026:	d0fa      	beq.n	800901e <__gethex+0x46a>
 8009028:	4453      	add	r3, sl
 800902a:	f1c6 0620 	rsb	r6, r6, #32
 800902e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009032:	f000 f9d7 	bl	80093e4 <__hi0bits>
 8009036:	42b0      	cmp	r0, r6
 8009038:	dbe7      	blt.n	800900a <__gethex+0x456>
 800903a:	e7f0      	b.n	800901e <__gethex+0x46a>
 800903c:	0800b580 	.word	0x0800b580

08009040 <L_shift>:
 8009040:	f1c2 0208 	rsb	r2, r2, #8
 8009044:	0092      	lsls	r2, r2, #2
 8009046:	b570      	push	{r4, r5, r6, lr}
 8009048:	f1c2 0620 	rsb	r6, r2, #32
 800904c:	6843      	ldr	r3, [r0, #4]
 800904e:	6804      	ldr	r4, [r0, #0]
 8009050:	fa03 f506 	lsl.w	r5, r3, r6
 8009054:	432c      	orrs	r4, r5
 8009056:	40d3      	lsrs	r3, r2
 8009058:	6004      	str	r4, [r0, #0]
 800905a:	f840 3f04 	str.w	r3, [r0, #4]!
 800905e:	4288      	cmp	r0, r1
 8009060:	d3f4      	bcc.n	800904c <L_shift+0xc>
 8009062:	bd70      	pop	{r4, r5, r6, pc}

08009064 <__match>:
 8009064:	b530      	push	{r4, r5, lr}
 8009066:	6803      	ldr	r3, [r0, #0]
 8009068:	3301      	adds	r3, #1
 800906a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800906e:	b914      	cbnz	r4, 8009076 <__match+0x12>
 8009070:	6003      	str	r3, [r0, #0]
 8009072:	2001      	movs	r0, #1
 8009074:	bd30      	pop	{r4, r5, pc}
 8009076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800907a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800907e:	2d19      	cmp	r5, #25
 8009080:	bf98      	it	ls
 8009082:	3220      	addls	r2, #32
 8009084:	42a2      	cmp	r2, r4
 8009086:	d0f0      	beq.n	800906a <__match+0x6>
 8009088:	2000      	movs	r0, #0
 800908a:	e7f3      	b.n	8009074 <__match+0x10>

0800908c <__hexnan>:
 800908c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009090:	680b      	ldr	r3, [r1, #0]
 8009092:	115e      	asrs	r6, r3, #5
 8009094:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009098:	f013 031f 	ands.w	r3, r3, #31
 800909c:	b087      	sub	sp, #28
 800909e:	bf18      	it	ne
 80090a0:	3604      	addne	r6, #4
 80090a2:	2500      	movs	r5, #0
 80090a4:	1f37      	subs	r7, r6, #4
 80090a6:	4690      	mov	r8, r2
 80090a8:	6802      	ldr	r2, [r0, #0]
 80090aa:	9301      	str	r3, [sp, #4]
 80090ac:	4682      	mov	sl, r0
 80090ae:	f846 5c04 	str.w	r5, [r6, #-4]
 80090b2:	46b9      	mov	r9, r7
 80090b4:	463c      	mov	r4, r7
 80090b6:	9502      	str	r5, [sp, #8]
 80090b8:	46ab      	mov	fp, r5
 80090ba:	7851      	ldrb	r1, [r2, #1]
 80090bc:	1c53      	adds	r3, r2, #1
 80090be:	9303      	str	r3, [sp, #12]
 80090c0:	b341      	cbz	r1, 8009114 <__hexnan+0x88>
 80090c2:	4608      	mov	r0, r1
 80090c4:	9205      	str	r2, [sp, #20]
 80090c6:	9104      	str	r1, [sp, #16]
 80090c8:	f7ff fd5e 	bl	8008b88 <__hexdig_fun>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	d14f      	bne.n	8009170 <__hexnan+0xe4>
 80090d0:	9904      	ldr	r1, [sp, #16]
 80090d2:	9a05      	ldr	r2, [sp, #20]
 80090d4:	2920      	cmp	r1, #32
 80090d6:	d818      	bhi.n	800910a <__hexnan+0x7e>
 80090d8:	9b02      	ldr	r3, [sp, #8]
 80090da:	459b      	cmp	fp, r3
 80090dc:	dd13      	ble.n	8009106 <__hexnan+0x7a>
 80090de:	454c      	cmp	r4, r9
 80090e0:	d206      	bcs.n	80090f0 <__hexnan+0x64>
 80090e2:	2d07      	cmp	r5, #7
 80090e4:	dc04      	bgt.n	80090f0 <__hexnan+0x64>
 80090e6:	462a      	mov	r2, r5
 80090e8:	4649      	mov	r1, r9
 80090ea:	4620      	mov	r0, r4
 80090ec:	f7ff ffa8 	bl	8009040 <L_shift>
 80090f0:	4544      	cmp	r4, r8
 80090f2:	d950      	bls.n	8009196 <__hexnan+0x10a>
 80090f4:	2300      	movs	r3, #0
 80090f6:	f1a4 0904 	sub.w	r9, r4, #4
 80090fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80090fe:	f8cd b008 	str.w	fp, [sp, #8]
 8009102:	464c      	mov	r4, r9
 8009104:	461d      	mov	r5, r3
 8009106:	9a03      	ldr	r2, [sp, #12]
 8009108:	e7d7      	b.n	80090ba <__hexnan+0x2e>
 800910a:	2929      	cmp	r1, #41	; 0x29
 800910c:	d156      	bne.n	80091bc <__hexnan+0x130>
 800910e:	3202      	adds	r2, #2
 8009110:	f8ca 2000 	str.w	r2, [sl]
 8009114:	f1bb 0f00 	cmp.w	fp, #0
 8009118:	d050      	beq.n	80091bc <__hexnan+0x130>
 800911a:	454c      	cmp	r4, r9
 800911c:	d206      	bcs.n	800912c <__hexnan+0xa0>
 800911e:	2d07      	cmp	r5, #7
 8009120:	dc04      	bgt.n	800912c <__hexnan+0xa0>
 8009122:	462a      	mov	r2, r5
 8009124:	4649      	mov	r1, r9
 8009126:	4620      	mov	r0, r4
 8009128:	f7ff ff8a 	bl	8009040 <L_shift>
 800912c:	4544      	cmp	r4, r8
 800912e:	d934      	bls.n	800919a <__hexnan+0x10e>
 8009130:	f1a8 0204 	sub.w	r2, r8, #4
 8009134:	4623      	mov	r3, r4
 8009136:	f853 1b04 	ldr.w	r1, [r3], #4
 800913a:	f842 1f04 	str.w	r1, [r2, #4]!
 800913e:	429f      	cmp	r7, r3
 8009140:	d2f9      	bcs.n	8009136 <__hexnan+0xaa>
 8009142:	1b3b      	subs	r3, r7, r4
 8009144:	f023 0303 	bic.w	r3, r3, #3
 8009148:	3304      	adds	r3, #4
 800914a:	3401      	adds	r4, #1
 800914c:	3e03      	subs	r6, #3
 800914e:	42b4      	cmp	r4, r6
 8009150:	bf88      	it	hi
 8009152:	2304      	movhi	r3, #4
 8009154:	4443      	add	r3, r8
 8009156:	2200      	movs	r2, #0
 8009158:	f843 2b04 	str.w	r2, [r3], #4
 800915c:	429f      	cmp	r7, r3
 800915e:	d2fb      	bcs.n	8009158 <__hexnan+0xcc>
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	b91b      	cbnz	r3, 800916c <__hexnan+0xe0>
 8009164:	4547      	cmp	r7, r8
 8009166:	d127      	bne.n	80091b8 <__hexnan+0x12c>
 8009168:	2301      	movs	r3, #1
 800916a:	603b      	str	r3, [r7, #0]
 800916c:	2005      	movs	r0, #5
 800916e:	e026      	b.n	80091be <__hexnan+0x132>
 8009170:	3501      	adds	r5, #1
 8009172:	2d08      	cmp	r5, #8
 8009174:	f10b 0b01 	add.w	fp, fp, #1
 8009178:	dd06      	ble.n	8009188 <__hexnan+0xfc>
 800917a:	4544      	cmp	r4, r8
 800917c:	d9c3      	bls.n	8009106 <__hexnan+0x7a>
 800917e:	2300      	movs	r3, #0
 8009180:	f844 3c04 	str.w	r3, [r4, #-4]
 8009184:	2501      	movs	r5, #1
 8009186:	3c04      	subs	r4, #4
 8009188:	6822      	ldr	r2, [r4, #0]
 800918a:	f000 000f 	and.w	r0, r0, #15
 800918e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009192:	6022      	str	r2, [r4, #0]
 8009194:	e7b7      	b.n	8009106 <__hexnan+0x7a>
 8009196:	2508      	movs	r5, #8
 8009198:	e7b5      	b.n	8009106 <__hexnan+0x7a>
 800919a:	9b01      	ldr	r3, [sp, #4]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d0df      	beq.n	8009160 <__hexnan+0xd4>
 80091a0:	f04f 32ff 	mov.w	r2, #4294967295
 80091a4:	f1c3 0320 	rsb	r3, r3, #32
 80091a8:	fa22 f303 	lsr.w	r3, r2, r3
 80091ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80091b0:	401a      	ands	r2, r3
 80091b2:	f846 2c04 	str.w	r2, [r6, #-4]
 80091b6:	e7d3      	b.n	8009160 <__hexnan+0xd4>
 80091b8:	3f04      	subs	r7, #4
 80091ba:	e7d1      	b.n	8009160 <__hexnan+0xd4>
 80091bc:	2004      	movs	r0, #4
 80091be:	b007      	add	sp, #28
 80091c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080091c4 <_localeconv_r>:
 80091c4:	4800      	ldr	r0, [pc, #0]	; (80091c8 <_localeconv_r+0x4>)
 80091c6:	4770      	bx	lr
 80091c8:	20000164 	.word	0x20000164

080091cc <malloc>:
 80091cc:	4b02      	ldr	r3, [pc, #8]	; (80091d8 <malloc+0xc>)
 80091ce:	4601      	mov	r1, r0
 80091d0:	6818      	ldr	r0, [r3, #0]
 80091d2:	f000 bd59 	b.w	8009c88 <_malloc_r>
 80091d6:	bf00      	nop
 80091d8:	2000000c 	.word	0x2000000c

080091dc <__ascii_mbtowc>:
 80091dc:	b082      	sub	sp, #8
 80091de:	b901      	cbnz	r1, 80091e2 <__ascii_mbtowc+0x6>
 80091e0:	a901      	add	r1, sp, #4
 80091e2:	b142      	cbz	r2, 80091f6 <__ascii_mbtowc+0x1a>
 80091e4:	b14b      	cbz	r3, 80091fa <__ascii_mbtowc+0x1e>
 80091e6:	7813      	ldrb	r3, [r2, #0]
 80091e8:	600b      	str	r3, [r1, #0]
 80091ea:	7812      	ldrb	r2, [r2, #0]
 80091ec:	1e10      	subs	r0, r2, #0
 80091ee:	bf18      	it	ne
 80091f0:	2001      	movne	r0, #1
 80091f2:	b002      	add	sp, #8
 80091f4:	4770      	bx	lr
 80091f6:	4610      	mov	r0, r2
 80091f8:	e7fb      	b.n	80091f2 <__ascii_mbtowc+0x16>
 80091fa:	f06f 0001 	mvn.w	r0, #1
 80091fe:	e7f8      	b.n	80091f2 <__ascii_mbtowc+0x16>

08009200 <_Balloc>:
 8009200:	b570      	push	{r4, r5, r6, lr}
 8009202:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009204:	4604      	mov	r4, r0
 8009206:	460d      	mov	r5, r1
 8009208:	b976      	cbnz	r6, 8009228 <_Balloc+0x28>
 800920a:	2010      	movs	r0, #16
 800920c:	f7ff ffde 	bl	80091cc <malloc>
 8009210:	4602      	mov	r2, r0
 8009212:	6260      	str	r0, [r4, #36]	; 0x24
 8009214:	b920      	cbnz	r0, 8009220 <_Balloc+0x20>
 8009216:	4b18      	ldr	r3, [pc, #96]	; (8009278 <_Balloc+0x78>)
 8009218:	4818      	ldr	r0, [pc, #96]	; (800927c <_Balloc+0x7c>)
 800921a:	2166      	movs	r1, #102	; 0x66
 800921c:	f000 ff3e 	bl	800a09c <__assert_func>
 8009220:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009224:	6006      	str	r6, [r0, #0]
 8009226:	60c6      	str	r6, [r0, #12]
 8009228:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800922a:	68f3      	ldr	r3, [r6, #12]
 800922c:	b183      	cbz	r3, 8009250 <_Balloc+0x50>
 800922e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009230:	68db      	ldr	r3, [r3, #12]
 8009232:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009236:	b9b8      	cbnz	r0, 8009268 <_Balloc+0x68>
 8009238:	2101      	movs	r1, #1
 800923a:	fa01 f605 	lsl.w	r6, r1, r5
 800923e:	1d72      	adds	r2, r6, #5
 8009240:	0092      	lsls	r2, r2, #2
 8009242:	4620      	mov	r0, r4
 8009244:	f000 fc9d 	bl	8009b82 <_calloc_r>
 8009248:	b160      	cbz	r0, 8009264 <_Balloc+0x64>
 800924a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800924e:	e00e      	b.n	800926e <_Balloc+0x6e>
 8009250:	2221      	movs	r2, #33	; 0x21
 8009252:	2104      	movs	r1, #4
 8009254:	4620      	mov	r0, r4
 8009256:	f000 fc94 	bl	8009b82 <_calloc_r>
 800925a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800925c:	60f0      	str	r0, [r6, #12]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d1e4      	bne.n	800922e <_Balloc+0x2e>
 8009264:	2000      	movs	r0, #0
 8009266:	bd70      	pop	{r4, r5, r6, pc}
 8009268:	6802      	ldr	r2, [r0, #0]
 800926a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800926e:	2300      	movs	r3, #0
 8009270:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009274:	e7f7      	b.n	8009266 <_Balloc+0x66>
 8009276:	bf00      	nop
 8009278:	0800b50e 	.word	0x0800b50e
 800927c:	0800b60c 	.word	0x0800b60c

08009280 <_Bfree>:
 8009280:	b570      	push	{r4, r5, r6, lr}
 8009282:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009284:	4605      	mov	r5, r0
 8009286:	460c      	mov	r4, r1
 8009288:	b976      	cbnz	r6, 80092a8 <_Bfree+0x28>
 800928a:	2010      	movs	r0, #16
 800928c:	f7ff ff9e 	bl	80091cc <malloc>
 8009290:	4602      	mov	r2, r0
 8009292:	6268      	str	r0, [r5, #36]	; 0x24
 8009294:	b920      	cbnz	r0, 80092a0 <_Bfree+0x20>
 8009296:	4b09      	ldr	r3, [pc, #36]	; (80092bc <_Bfree+0x3c>)
 8009298:	4809      	ldr	r0, [pc, #36]	; (80092c0 <_Bfree+0x40>)
 800929a:	218a      	movs	r1, #138	; 0x8a
 800929c:	f000 fefe 	bl	800a09c <__assert_func>
 80092a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092a4:	6006      	str	r6, [r0, #0]
 80092a6:	60c6      	str	r6, [r0, #12]
 80092a8:	b13c      	cbz	r4, 80092ba <_Bfree+0x3a>
 80092aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80092ac:	6862      	ldr	r2, [r4, #4]
 80092ae:	68db      	ldr	r3, [r3, #12]
 80092b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80092b4:	6021      	str	r1, [r4, #0]
 80092b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80092ba:	bd70      	pop	{r4, r5, r6, pc}
 80092bc:	0800b50e 	.word	0x0800b50e
 80092c0:	0800b60c 	.word	0x0800b60c

080092c4 <__multadd>:
 80092c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092c8:	690d      	ldr	r5, [r1, #16]
 80092ca:	4607      	mov	r7, r0
 80092cc:	460c      	mov	r4, r1
 80092ce:	461e      	mov	r6, r3
 80092d0:	f101 0c14 	add.w	ip, r1, #20
 80092d4:	2000      	movs	r0, #0
 80092d6:	f8dc 3000 	ldr.w	r3, [ip]
 80092da:	b299      	uxth	r1, r3
 80092dc:	fb02 6101 	mla	r1, r2, r1, r6
 80092e0:	0c1e      	lsrs	r6, r3, #16
 80092e2:	0c0b      	lsrs	r3, r1, #16
 80092e4:	fb02 3306 	mla	r3, r2, r6, r3
 80092e8:	b289      	uxth	r1, r1
 80092ea:	3001      	adds	r0, #1
 80092ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092f0:	4285      	cmp	r5, r0
 80092f2:	f84c 1b04 	str.w	r1, [ip], #4
 80092f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092fa:	dcec      	bgt.n	80092d6 <__multadd+0x12>
 80092fc:	b30e      	cbz	r6, 8009342 <__multadd+0x7e>
 80092fe:	68a3      	ldr	r3, [r4, #8]
 8009300:	42ab      	cmp	r3, r5
 8009302:	dc19      	bgt.n	8009338 <__multadd+0x74>
 8009304:	6861      	ldr	r1, [r4, #4]
 8009306:	4638      	mov	r0, r7
 8009308:	3101      	adds	r1, #1
 800930a:	f7ff ff79 	bl	8009200 <_Balloc>
 800930e:	4680      	mov	r8, r0
 8009310:	b928      	cbnz	r0, 800931e <__multadd+0x5a>
 8009312:	4602      	mov	r2, r0
 8009314:	4b0c      	ldr	r3, [pc, #48]	; (8009348 <__multadd+0x84>)
 8009316:	480d      	ldr	r0, [pc, #52]	; (800934c <__multadd+0x88>)
 8009318:	21b5      	movs	r1, #181	; 0xb5
 800931a:	f000 febf 	bl	800a09c <__assert_func>
 800931e:	6922      	ldr	r2, [r4, #16]
 8009320:	3202      	adds	r2, #2
 8009322:	f104 010c 	add.w	r1, r4, #12
 8009326:	0092      	lsls	r2, r2, #2
 8009328:	300c      	adds	r0, #12
 800932a:	f7fd f9e5 	bl	80066f8 <memcpy>
 800932e:	4621      	mov	r1, r4
 8009330:	4638      	mov	r0, r7
 8009332:	f7ff ffa5 	bl	8009280 <_Bfree>
 8009336:	4644      	mov	r4, r8
 8009338:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800933c:	3501      	adds	r5, #1
 800933e:	615e      	str	r6, [r3, #20]
 8009340:	6125      	str	r5, [r4, #16]
 8009342:	4620      	mov	r0, r4
 8009344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009348:	0800b580 	.word	0x0800b580
 800934c:	0800b60c 	.word	0x0800b60c

08009350 <__s2b>:
 8009350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009354:	460c      	mov	r4, r1
 8009356:	4615      	mov	r5, r2
 8009358:	461f      	mov	r7, r3
 800935a:	2209      	movs	r2, #9
 800935c:	3308      	adds	r3, #8
 800935e:	4606      	mov	r6, r0
 8009360:	fb93 f3f2 	sdiv	r3, r3, r2
 8009364:	2100      	movs	r1, #0
 8009366:	2201      	movs	r2, #1
 8009368:	429a      	cmp	r2, r3
 800936a:	db09      	blt.n	8009380 <__s2b+0x30>
 800936c:	4630      	mov	r0, r6
 800936e:	f7ff ff47 	bl	8009200 <_Balloc>
 8009372:	b940      	cbnz	r0, 8009386 <__s2b+0x36>
 8009374:	4602      	mov	r2, r0
 8009376:	4b19      	ldr	r3, [pc, #100]	; (80093dc <__s2b+0x8c>)
 8009378:	4819      	ldr	r0, [pc, #100]	; (80093e0 <__s2b+0x90>)
 800937a:	21ce      	movs	r1, #206	; 0xce
 800937c:	f000 fe8e 	bl	800a09c <__assert_func>
 8009380:	0052      	lsls	r2, r2, #1
 8009382:	3101      	adds	r1, #1
 8009384:	e7f0      	b.n	8009368 <__s2b+0x18>
 8009386:	9b08      	ldr	r3, [sp, #32]
 8009388:	6143      	str	r3, [r0, #20]
 800938a:	2d09      	cmp	r5, #9
 800938c:	f04f 0301 	mov.w	r3, #1
 8009390:	6103      	str	r3, [r0, #16]
 8009392:	dd16      	ble.n	80093c2 <__s2b+0x72>
 8009394:	f104 0909 	add.w	r9, r4, #9
 8009398:	46c8      	mov	r8, r9
 800939a:	442c      	add	r4, r5
 800939c:	f818 3b01 	ldrb.w	r3, [r8], #1
 80093a0:	4601      	mov	r1, r0
 80093a2:	3b30      	subs	r3, #48	; 0x30
 80093a4:	220a      	movs	r2, #10
 80093a6:	4630      	mov	r0, r6
 80093a8:	f7ff ff8c 	bl	80092c4 <__multadd>
 80093ac:	45a0      	cmp	r8, r4
 80093ae:	d1f5      	bne.n	800939c <__s2b+0x4c>
 80093b0:	f1a5 0408 	sub.w	r4, r5, #8
 80093b4:	444c      	add	r4, r9
 80093b6:	1b2d      	subs	r5, r5, r4
 80093b8:	1963      	adds	r3, r4, r5
 80093ba:	42bb      	cmp	r3, r7
 80093bc:	db04      	blt.n	80093c8 <__s2b+0x78>
 80093be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093c2:	340a      	adds	r4, #10
 80093c4:	2509      	movs	r5, #9
 80093c6:	e7f6      	b.n	80093b6 <__s2b+0x66>
 80093c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80093cc:	4601      	mov	r1, r0
 80093ce:	3b30      	subs	r3, #48	; 0x30
 80093d0:	220a      	movs	r2, #10
 80093d2:	4630      	mov	r0, r6
 80093d4:	f7ff ff76 	bl	80092c4 <__multadd>
 80093d8:	e7ee      	b.n	80093b8 <__s2b+0x68>
 80093da:	bf00      	nop
 80093dc:	0800b580 	.word	0x0800b580
 80093e0:	0800b60c 	.word	0x0800b60c

080093e4 <__hi0bits>:
 80093e4:	0c03      	lsrs	r3, r0, #16
 80093e6:	041b      	lsls	r3, r3, #16
 80093e8:	b9d3      	cbnz	r3, 8009420 <__hi0bits+0x3c>
 80093ea:	0400      	lsls	r0, r0, #16
 80093ec:	2310      	movs	r3, #16
 80093ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80093f2:	bf04      	itt	eq
 80093f4:	0200      	lsleq	r0, r0, #8
 80093f6:	3308      	addeq	r3, #8
 80093f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80093fc:	bf04      	itt	eq
 80093fe:	0100      	lsleq	r0, r0, #4
 8009400:	3304      	addeq	r3, #4
 8009402:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009406:	bf04      	itt	eq
 8009408:	0080      	lsleq	r0, r0, #2
 800940a:	3302      	addeq	r3, #2
 800940c:	2800      	cmp	r0, #0
 800940e:	db05      	blt.n	800941c <__hi0bits+0x38>
 8009410:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009414:	f103 0301 	add.w	r3, r3, #1
 8009418:	bf08      	it	eq
 800941a:	2320      	moveq	r3, #32
 800941c:	4618      	mov	r0, r3
 800941e:	4770      	bx	lr
 8009420:	2300      	movs	r3, #0
 8009422:	e7e4      	b.n	80093ee <__hi0bits+0xa>

08009424 <__lo0bits>:
 8009424:	6803      	ldr	r3, [r0, #0]
 8009426:	f013 0207 	ands.w	r2, r3, #7
 800942a:	4601      	mov	r1, r0
 800942c:	d00b      	beq.n	8009446 <__lo0bits+0x22>
 800942e:	07da      	lsls	r2, r3, #31
 8009430:	d423      	bmi.n	800947a <__lo0bits+0x56>
 8009432:	0798      	lsls	r0, r3, #30
 8009434:	bf49      	itett	mi
 8009436:	085b      	lsrmi	r3, r3, #1
 8009438:	089b      	lsrpl	r3, r3, #2
 800943a:	2001      	movmi	r0, #1
 800943c:	600b      	strmi	r3, [r1, #0]
 800943e:	bf5c      	itt	pl
 8009440:	600b      	strpl	r3, [r1, #0]
 8009442:	2002      	movpl	r0, #2
 8009444:	4770      	bx	lr
 8009446:	b298      	uxth	r0, r3
 8009448:	b9a8      	cbnz	r0, 8009476 <__lo0bits+0x52>
 800944a:	0c1b      	lsrs	r3, r3, #16
 800944c:	2010      	movs	r0, #16
 800944e:	b2da      	uxtb	r2, r3
 8009450:	b90a      	cbnz	r2, 8009456 <__lo0bits+0x32>
 8009452:	3008      	adds	r0, #8
 8009454:	0a1b      	lsrs	r3, r3, #8
 8009456:	071a      	lsls	r2, r3, #28
 8009458:	bf04      	itt	eq
 800945a:	091b      	lsreq	r3, r3, #4
 800945c:	3004      	addeq	r0, #4
 800945e:	079a      	lsls	r2, r3, #30
 8009460:	bf04      	itt	eq
 8009462:	089b      	lsreq	r3, r3, #2
 8009464:	3002      	addeq	r0, #2
 8009466:	07da      	lsls	r2, r3, #31
 8009468:	d403      	bmi.n	8009472 <__lo0bits+0x4e>
 800946a:	085b      	lsrs	r3, r3, #1
 800946c:	f100 0001 	add.w	r0, r0, #1
 8009470:	d005      	beq.n	800947e <__lo0bits+0x5a>
 8009472:	600b      	str	r3, [r1, #0]
 8009474:	4770      	bx	lr
 8009476:	4610      	mov	r0, r2
 8009478:	e7e9      	b.n	800944e <__lo0bits+0x2a>
 800947a:	2000      	movs	r0, #0
 800947c:	4770      	bx	lr
 800947e:	2020      	movs	r0, #32
 8009480:	4770      	bx	lr
	...

08009484 <__i2b>:
 8009484:	b510      	push	{r4, lr}
 8009486:	460c      	mov	r4, r1
 8009488:	2101      	movs	r1, #1
 800948a:	f7ff feb9 	bl	8009200 <_Balloc>
 800948e:	4602      	mov	r2, r0
 8009490:	b928      	cbnz	r0, 800949e <__i2b+0x1a>
 8009492:	4b05      	ldr	r3, [pc, #20]	; (80094a8 <__i2b+0x24>)
 8009494:	4805      	ldr	r0, [pc, #20]	; (80094ac <__i2b+0x28>)
 8009496:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800949a:	f000 fdff 	bl	800a09c <__assert_func>
 800949e:	2301      	movs	r3, #1
 80094a0:	6144      	str	r4, [r0, #20]
 80094a2:	6103      	str	r3, [r0, #16]
 80094a4:	bd10      	pop	{r4, pc}
 80094a6:	bf00      	nop
 80094a8:	0800b580 	.word	0x0800b580
 80094ac:	0800b60c 	.word	0x0800b60c

080094b0 <__multiply>:
 80094b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b4:	4691      	mov	r9, r2
 80094b6:	690a      	ldr	r2, [r1, #16]
 80094b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80094bc:	429a      	cmp	r2, r3
 80094be:	bfb8      	it	lt
 80094c0:	460b      	movlt	r3, r1
 80094c2:	460c      	mov	r4, r1
 80094c4:	bfbc      	itt	lt
 80094c6:	464c      	movlt	r4, r9
 80094c8:	4699      	movlt	r9, r3
 80094ca:	6927      	ldr	r7, [r4, #16]
 80094cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80094d0:	68a3      	ldr	r3, [r4, #8]
 80094d2:	6861      	ldr	r1, [r4, #4]
 80094d4:	eb07 060a 	add.w	r6, r7, sl
 80094d8:	42b3      	cmp	r3, r6
 80094da:	b085      	sub	sp, #20
 80094dc:	bfb8      	it	lt
 80094de:	3101      	addlt	r1, #1
 80094e0:	f7ff fe8e 	bl	8009200 <_Balloc>
 80094e4:	b930      	cbnz	r0, 80094f4 <__multiply+0x44>
 80094e6:	4602      	mov	r2, r0
 80094e8:	4b44      	ldr	r3, [pc, #272]	; (80095fc <__multiply+0x14c>)
 80094ea:	4845      	ldr	r0, [pc, #276]	; (8009600 <__multiply+0x150>)
 80094ec:	f240 115d 	movw	r1, #349	; 0x15d
 80094f0:	f000 fdd4 	bl	800a09c <__assert_func>
 80094f4:	f100 0514 	add.w	r5, r0, #20
 80094f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80094fc:	462b      	mov	r3, r5
 80094fe:	2200      	movs	r2, #0
 8009500:	4543      	cmp	r3, r8
 8009502:	d321      	bcc.n	8009548 <__multiply+0x98>
 8009504:	f104 0314 	add.w	r3, r4, #20
 8009508:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800950c:	f109 0314 	add.w	r3, r9, #20
 8009510:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009514:	9202      	str	r2, [sp, #8]
 8009516:	1b3a      	subs	r2, r7, r4
 8009518:	3a15      	subs	r2, #21
 800951a:	f022 0203 	bic.w	r2, r2, #3
 800951e:	3204      	adds	r2, #4
 8009520:	f104 0115 	add.w	r1, r4, #21
 8009524:	428f      	cmp	r7, r1
 8009526:	bf38      	it	cc
 8009528:	2204      	movcc	r2, #4
 800952a:	9201      	str	r2, [sp, #4]
 800952c:	9a02      	ldr	r2, [sp, #8]
 800952e:	9303      	str	r3, [sp, #12]
 8009530:	429a      	cmp	r2, r3
 8009532:	d80c      	bhi.n	800954e <__multiply+0x9e>
 8009534:	2e00      	cmp	r6, #0
 8009536:	dd03      	ble.n	8009540 <__multiply+0x90>
 8009538:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800953c:	2b00      	cmp	r3, #0
 800953e:	d05a      	beq.n	80095f6 <__multiply+0x146>
 8009540:	6106      	str	r6, [r0, #16]
 8009542:	b005      	add	sp, #20
 8009544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009548:	f843 2b04 	str.w	r2, [r3], #4
 800954c:	e7d8      	b.n	8009500 <__multiply+0x50>
 800954e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009552:	f1ba 0f00 	cmp.w	sl, #0
 8009556:	d024      	beq.n	80095a2 <__multiply+0xf2>
 8009558:	f104 0e14 	add.w	lr, r4, #20
 800955c:	46a9      	mov	r9, r5
 800955e:	f04f 0c00 	mov.w	ip, #0
 8009562:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009566:	f8d9 1000 	ldr.w	r1, [r9]
 800956a:	fa1f fb82 	uxth.w	fp, r2
 800956e:	b289      	uxth	r1, r1
 8009570:	fb0a 110b 	mla	r1, sl, fp, r1
 8009574:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009578:	f8d9 2000 	ldr.w	r2, [r9]
 800957c:	4461      	add	r1, ip
 800957e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009582:	fb0a c20b 	mla	r2, sl, fp, ip
 8009586:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800958a:	b289      	uxth	r1, r1
 800958c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009590:	4577      	cmp	r7, lr
 8009592:	f849 1b04 	str.w	r1, [r9], #4
 8009596:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800959a:	d8e2      	bhi.n	8009562 <__multiply+0xb2>
 800959c:	9a01      	ldr	r2, [sp, #4]
 800959e:	f845 c002 	str.w	ip, [r5, r2]
 80095a2:	9a03      	ldr	r2, [sp, #12]
 80095a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80095a8:	3304      	adds	r3, #4
 80095aa:	f1b9 0f00 	cmp.w	r9, #0
 80095ae:	d020      	beq.n	80095f2 <__multiply+0x142>
 80095b0:	6829      	ldr	r1, [r5, #0]
 80095b2:	f104 0c14 	add.w	ip, r4, #20
 80095b6:	46ae      	mov	lr, r5
 80095b8:	f04f 0a00 	mov.w	sl, #0
 80095bc:	f8bc b000 	ldrh.w	fp, [ip]
 80095c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80095c4:	fb09 220b 	mla	r2, r9, fp, r2
 80095c8:	4492      	add	sl, r2
 80095ca:	b289      	uxth	r1, r1
 80095cc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80095d0:	f84e 1b04 	str.w	r1, [lr], #4
 80095d4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80095d8:	f8be 1000 	ldrh.w	r1, [lr]
 80095dc:	0c12      	lsrs	r2, r2, #16
 80095de:	fb09 1102 	mla	r1, r9, r2, r1
 80095e2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80095e6:	4567      	cmp	r7, ip
 80095e8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80095ec:	d8e6      	bhi.n	80095bc <__multiply+0x10c>
 80095ee:	9a01      	ldr	r2, [sp, #4]
 80095f0:	50a9      	str	r1, [r5, r2]
 80095f2:	3504      	adds	r5, #4
 80095f4:	e79a      	b.n	800952c <__multiply+0x7c>
 80095f6:	3e01      	subs	r6, #1
 80095f8:	e79c      	b.n	8009534 <__multiply+0x84>
 80095fa:	bf00      	nop
 80095fc:	0800b580 	.word	0x0800b580
 8009600:	0800b60c 	.word	0x0800b60c

08009604 <__pow5mult>:
 8009604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009608:	4615      	mov	r5, r2
 800960a:	f012 0203 	ands.w	r2, r2, #3
 800960e:	4606      	mov	r6, r0
 8009610:	460f      	mov	r7, r1
 8009612:	d007      	beq.n	8009624 <__pow5mult+0x20>
 8009614:	4c25      	ldr	r4, [pc, #148]	; (80096ac <__pow5mult+0xa8>)
 8009616:	3a01      	subs	r2, #1
 8009618:	2300      	movs	r3, #0
 800961a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800961e:	f7ff fe51 	bl	80092c4 <__multadd>
 8009622:	4607      	mov	r7, r0
 8009624:	10ad      	asrs	r5, r5, #2
 8009626:	d03d      	beq.n	80096a4 <__pow5mult+0xa0>
 8009628:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800962a:	b97c      	cbnz	r4, 800964c <__pow5mult+0x48>
 800962c:	2010      	movs	r0, #16
 800962e:	f7ff fdcd 	bl	80091cc <malloc>
 8009632:	4602      	mov	r2, r0
 8009634:	6270      	str	r0, [r6, #36]	; 0x24
 8009636:	b928      	cbnz	r0, 8009644 <__pow5mult+0x40>
 8009638:	4b1d      	ldr	r3, [pc, #116]	; (80096b0 <__pow5mult+0xac>)
 800963a:	481e      	ldr	r0, [pc, #120]	; (80096b4 <__pow5mult+0xb0>)
 800963c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009640:	f000 fd2c 	bl	800a09c <__assert_func>
 8009644:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009648:	6004      	str	r4, [r0, #0]
 800964a:	60c4      	str	r4, [r0, #12]
 800964c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009650:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009654:	b94c      	cbnz	r4, 800966a <__pow5mult+0x66>
 8009656:	f240 2171 	movw	r1, #625	; 0x271
 800965a:	4630      	mov	r0, r6
 800965c:	f7ff ff12 	bl	8009484 <__i2b>
 8009660:	2300      	movs	r3, #0
 8009662:	f8c8 0008 	str.w	r0, [r8, #8]
 8009666:	4604      	mov	r4, r0
 8009668:	6003      	str	r3, [r0, #0]
 800966a:	f04f 0900 	mov.w	r9, #0
 800966e:	07eb      	lsls	r3, r5, #31
 8009670:	d50a      	bpl.n	8009688 <__pow5mult+0x84>
 8009672:	4639      	mov	r1, r7
 8009674:	4622      	mov	r2, r4
 8009676:	4630      	mov	r0, r6
 8009678:	f7ff ff1a 	bl	80094b0 <__multiply>
 800967c:	4639      	mov	r1, r7
 800967e:	4680      	mov	r8, r0
 8009680:	4630      	mov	r0, r6
 8009682:	f7ff fdfd 	bl	8009280 <_Bfree>
 8009686:	4647      	mov	r7, r8
 8009688:	106d      	asrs	r5, r5, #1
 800968a:	d00b      	beq.n	80096a4 <__pow5mult+0xa0>
 800968c:	6820      	ldr	r0, [r4, #0]
 800968e:	b938      	cbnz	r0, 80096a0 <__pow5mult+0x9c>
 8009690:	4622      	mov	r2, r4
 8009692:	4621      	mov	r1, r4
 8009694:	4630      	mov	r0, r6
 8009696:	f7ff ff0b 	bl	80094b0 <__multiply>
 800969a:	6020      	str	r0, [r4, #0]
 800969c:	f8c0 9000 	str.w	r9, [r0]
 80096a0:	4604      	mov	r4, r0
 80096a2:	e7e4      	b.n	800966e <__pow5mult+0x6a>
 80096a4:	4638      	mov	r0, r7
 80096a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096aa:	bf00      	nop
 80096ac:	0800b758 	.word	0x0800b758
 80096b0:	0800b50e 	.word	0x0800b50e
 80096b4:	0800b60c 	.word	0x0800b60c

080096b8 <__lshift>:
 80096b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096bc:	460c      	mov	r4, r1
 80096be:	6849      	ldr	r1, [r1, #4]
 80096c0:	6923      	ldr	r3, [r4, #16]
 80096c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80096c6:	68a3      	ldr	r3, [r4, #8]
 80096c8:	4607      	mov	r7, r0
 80096ca:	4691      	mov	r9, r2
 80096cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80096d0:	f108 0601 	add.w	r6, r8, #1
 80096d4:	42b3      	cmp	r3, r6
 80096d6:	db0b      	blt.n	80096f0 <__lshift+0x38>
 80096d8:	4638      	mov	r0, r7
 80096da:	f7ff fd91 	bl	8009200 <_Balloc>
 80096de:	4605      	mov	r5, r0
 80096e0:	b948      	cbnz	r0, 80096f6 <__lshift+0x3e>
 80096e2:	4602      	mov	r2, r0
 80096e4:	4b2a      	ldr	r3, [pc, #168]	; (8009790 <__lshift+0xd8>)
 80096e6:	482b      	ldr	r0, [pc, #172]	; (8009794 <__lshift+0xdc>)
 80096e8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80096ec:	f000 fcd6 	bl	800a09c <__assert_func>
 80096f0:	3101      	adds	r1, #1
 80096f2:	005b      	lsls	r3, r3, #1
 80096f4:	e7ee      	b.n	80096d4 <__lshift+0x1c>
 80096f6:	2300      	movs	r3, #0
 80096f8:	f100 0114 	add.w	r1, r0, #20
 80096fc:	f100 0210 	add.w	r2, r0, #16
 8009700:	4618      	mov	r0, r3
 8009702:	4553      	cmp	r3, sl
 8009704:	db37      	blt.n	8009776 <__lshift+0xbe>
 8009706:	6920      	ldr	r0, [r4, #16]
 8009708:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800970c:	f104 0314 	add.w	r3, r4, #20
 8009710:	f019 091f 	ands.w	r9, r9, #31
 8009714:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009718:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800971c:	d02f      	beq.n	800977e <__lshift+0xc6>
 800971e:	f1c9 0e20 	rsb	lr, r9, #32
 8009722:	468a      	mov	sl, r1
 8009724:	f04f 0c00 	mov.w	ip, #0
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	fa02 f209 	lsl.w	r2, r2, r9
 800972e:	ea42 020c 	orr.w	r2, r2, ip
 8009732:	f84a 2b04 	str.w	r2, [sl], #4
 8009736:	f853 2b04 	ldr.w	r2, [r3], #4
 800973a:	4298      	cmp	r0, r3
 800973c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009740:	d8f2      	bhi.n	8009728 <__lshift+0x70>
 8009742:	1b03      	subs	r3, r0, r4
 8009744:	3b15      	subs	r3, #21
 8009746:	f023 0303 	bic.w	r3, r3, #3
 800974a:	3304      	adds	r3, #4
 800974c:	f104 0215 	add.w	r2, r4, #21
 8009750:	4290      	cmp	r0, r2
 8009752:	bf38      	it	cc
 8009754:	2304      	movcc	r3, #4
 8009756:	f841 c003 	str.w	ip, [r1, r3]
 800975a:	f1bc 0f00 	cmp.w	ip, #0
 800975e:	d001      	beq.n	8009764 <__lshift+0xac>
 8009760:	f108 0602 	add.w	r6, r8, #2
 8009764:	3e01      	subs	r6, #1
 8009766:	4638      	mov	r0, r7
 8009768:	612e      	str	r6, [r5, #16]
 800976a:	4621      	mov	r1, r4
 800976c:	f7ff fd88 	bl	8009280 <_Bfree>
 8009770:	4628      	mov	r0, r5
 8009772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009776:	f842 0f04 	str.w	r0, [r2, #4]!
 800977a:	3301      	adds	r3, #1
 800977c:	e7c1      	b.n	8009702 <__lshift+0x4a>
 800977e:	3904      	subs	r1, #4
 8009780:	f853 2b04 	ldr.w	r2, [r3], #4
 8009784:	f841 2f04 	str.w	r2, [r1, #4]!
 8009788:	4298      	cmp	r0, r3
 800978a:	d8f9      	bhi.n	8009780 <__lshift+0xc8>
 800978c:	e7ea      	b.n	8009764 <__lshift+0xac>
 800978e:	bf00      	nop
 8009790:	0800b580 	.word	0x0800b580
 8009794:	0800b60c 	.word	0x0800b60c

08009798 <__mcmp>:
 8009798:	b530      	push	{r4, r5, lr}
 800979a:	6902      	ldr	r2, [r0, #16]
 800979c:	690c      	ldr	r4, [r1, #16]
 800979e:	1b12      	subs	r2, r2, r4
 80097a0:	d10e      	bne.n	80097c0 <__mcmp+0x28>
 80097a2:	f100 0314 	add.w	r3, r0, #20
 80097a6:	3114      	adds	r1, #20
 80097a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80097ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80097b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80097b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80097b8:	42a5      	cmp	r5, r4
 80097ba:	d003      	beq.n	80097c4 <__mcmp+0x2c>
 80097bc:	d305      	bcc.n	80097ca <__mcmp+0x32>
 80097be:	2201      	movs	r2, #1
 80097c0:	4610      	mov	r0, r2
 80097c2:	bd30      	pop	{r4, r5, pc}
 80097c4:	4283      	cmp	r3, r0
 80097c6:	d3f3      	bcc.n	80097b0 <__mcmp+0x18>
 80097c8:	e7fa      	b.n	80097c0 <__mcmp+0x28>
 80097ca:	f04f 32ff 	mov.w	r2, #4294967295
 80097ce:	e7f7      	b.n	80097c0 <__mcmp+0x28>

080097d0 <__mdiff>:
 80097d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d4:	460c      	mov	r4, r1
 80097d6:	4606      	mov	r6, r0
 80097d8:	4611      	mov	r1, r2
 80097da:	4620      	mov	r0, r4
 80097dc:	4690      	mov	r8, r2
 80097de:	f7ff ffdb 	bl	8009798 <__mcmp>
 80097e2:	1e05      	subs	r5, r0, #0
 80097e4:	d110      	bne.n	8009808 <__mdiff+0x38>
 80097e6:	4629      	mov	r1, r5
 80097e8:	4630      	mov	r0, r6
 80097ea:	f7ff fd09 	bl	8009200 <_Balloc>
 80097ee:	b930      	cbnz	r0, 80097fe <__mdiff+0x2e>
 80097f0:	4b3a      	ldr	r3, [pc, #232]	; (80098dc <__mdiff+0x10c>)
 80097f2:	4602      	mov	r2, r0
 80097f4:	f240 2132 	movw	r1, #562	; 0x232
 80097f8:	4839      	ldr	r0, [pc, #228]	; (80098e0 <__mdiff+0x110>)
 80097fa:	f000 fc4f 	bl	800a09c <__assert_func>
 80097fe:	2301      	movs	r3, #1
 8009800:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009804:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009808:	bfa4      	itt	ge
 800980a:	4643      	movge	r3, r8
 800980c:	46a0      	movge	r8, r4
 800980e:	4630      	mov	r0, r6
 8009810:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009814:	bfa6      	itte	ge
 8009816:	461c      	movge	r4, r3
 8009818:	2500      	movge	r5, #0
 800981a:	2501      	movlt	r5, #1
 800981c:	f7ff fcf0 	bl	8009200 <_Balloc>
 8009820:	b920      	cbnz	r0, 800982c <__mdiff+0x5c>
 8009822:	4b2e      	ldr	r3, [pc, #184]	; (80098dc <__mdiff+0x10c>)
 8009824:	4602      	mov	r2, r0
 8009826:	f44f 7110 	mov.w	r1, #576	; 0x240
 800982a:	e7e5      	b.n	80097f8 <__mdiff+0x28>
 800982c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009830:	6926      	ldr	r6, [r4, #16]
 8009832:	60c5      	str	r5, [r0, #12]
 8009834:	f104 0914 	add.w	r9, r4, #20
 8009838:	f108 0514 	add.w	r5, r8, #20
 800983c:	f100 0e14 	add.w	lr, r0, #20
 8009840:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009844:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009848:	f108 0210 	add.w	r2, r8, #16
 800984c:	46f2      	mov	sl, lr
 800984e:	2100      	movs	r1, #0
 8009850:	f859 3b04 	ldr.w	r3, [r9], #4
 8009854:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009858:	fa1f f883 	uxth.w	r8, r3
 800985c:	fa11 f18b 	uxtah	r1, r1, fp
 8009860:	0c1b      	lsrs	r3, r3, #16
 8009862:	eba1 0808 	sub.w	r8, r1, r8
 8009866:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800986a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800986e:	fa1f f888 	uxth.w	r8, r8
 8009872:	1419      	asrs	r1, r3, #16
 8009874:	454e      	cmp	r6, r9
 8009876:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800987a:	f84a 3b04 	str.w	r3, [sl], #4
 800987e:	d8e7      	bhi.n	8009850 <__mdiff+0x80>
 8009880:	1b33      	subs	r3, r6, r4
 8009882:	3b15      	subs	r3, #21
 8009884:	f023 0303 	bic.w	r3, r3, #3
 8009888:	3304      	adds	r3, #4
 800988a:	3415      	adds	r4, #21
 800988c:	42a6      	cmp	r6, r4
 800988e:	bf38      	it	cc
 8009890:	2304      	movcc	r3, #4
 8009892:	441d      	add	r5, r3
 8009894:	4473      	add	r3, lr
 8009896:	469e      	mov	lr, r3
 8009898:	462e      	mov	r6, r5
 800989a:	4566      	cmp	r6, ip
 800989c:	d30e      	bcc.n	80098bc <__mdiff+0xec>
 800989e:	f10c 0203 	add.w	r2, ip, #3
 80098a2:	1b52      	subs	r2, r2, r5
 80098a4:	f022 0203 	bic.w	r2, r2, #3
 80098a8:	3d03      	subs	r5, #3
 80098aa:	45ac      	cmp	ip, r5
 80098ac:	bf38      	it	cc
 80098ae:	2200      	movcc	r2, #0
 80098b0:	441a      	add	r2, r3
 80098b2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80098b6:	b17b      	cbz	r3, 80098d8 <__mdiff+0x108>
 80098b8:	6107      	str	r7, [r0, #16]
 80098ba:	e7a3      	b.n	8009804 <__mdiff+0x34>
 80098bc:	f856 8b04 	ldr.w	r8, [r6], #4
 80098c0:	fa11 f288 	uxtah	r2, r1, r8
 80098c4:	1414      	asrs	r4, r2, #16
 80098c6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80098ca:	b292      	uxth	r2, r2
 80098cc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80098d0:	f84e 2b04 	str.w	r2, [lr], #4
 80098d4:	1421      	asrs	r1, r4, #16
 80098d6:	e7e0      	b.n	800989a <__mdiff+0xca>
 80098d8:	3f01      	subs	r7, #1
 80098da:	e7ea      	b.n	80098b2 <__mdiff+0xe2>
 80098dc:	0800b580 	.word	0x0800b580
 80098e0:	0800b60c 	.word	0x0800b60c

080098e4 <__ulp>:
 80098e4:	b082      	sub	sp, #8
 80098e6:	ed8d 0b00 	vstr	d0, [sp]
 80098ea:	9b01      	ldr	r3, [sp, #4]
 80098ec:	4912      	ldr	r1, [pc, #72]	; (8009938 <__ulp+0x54>)
 80098ee:	4019      	ands	r1, r3
 80098f0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80098f4:	2900      	cmp	r1, #0
 80098f6:	dd05      	ble.n	8009904 <__ulp+0x20>
 80098f8:	2200      	movs	r2, #0
 80098fa:	460b      	mov	r3, r1
 80098fc:	ec43 2b10 	vmov	d0, r2, r3
 8009900:	b002      	add	sp, #8
 8009902:	4770      	bx	lr
 8009904:	4249      	negs	r1, r1
 8009906:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800990a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800990e:	f04f 0200 	mov.w	r2, #0
 8009912:	f04f 0300 	mov.w	r3, #0
 8009916:	da04      	bge.n	8009922 <__ulp+0x3e>
 8009918:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800991c:	fa41 f300 	asr.w	r3, r1, r0
 8009920:	e7ec      	b.n	80098fc <__ulp+0x18>
 8009922:	f1a0 0114 	sub.w	r1, r0, #20
 8009926:	291e      	cmp	r1, #30
 8009928:	bfda      	itte	le
 800992a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800992e:	fa20 f101 	lsrle.w	r1, r0, r1
 8009932:	2101      	movgt	r1, #1
 8009934:	460a      	mov	r2, r1
 8009936:	e7e1      	b.n	80098fc <__ulp+0x18>
 8009938:	7ff00000 	.word	0x7ff00000

0800993c <__b2d>:
 800993c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800993e:	6905      	ldr	r5, [r0, #16]
 8009940:	f100 0714 	add.w	r7, r0, #20
 8009944:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009948:	1f2e      	subs	r6, r5, #4
 800994a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800994e:	4620      	mov	r0, r4
 8009950:	f7ff fd48 	bl	80093e4 <__hi0bits>
 8009954:	f1c0 0320 	rsb	r3, r0, #32
 8009958:	280a      	cmp	r0, #10
 800995a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80099d8 <__b2d+0x9c>
 800995e:	600b      	str	r3, [r1, #0]
 8009960:	dc14      	bgt.n	800998c <__b2d+0x50>
 8009962:	f1c0 0e0b 	rsb	lr, r0, #11
 8009966:	fa24 f10e 	lsr.w	r1, r4, lr
 800996a:	42b7      	cmp	r7, r6
 800996c:	ea41 030c 	orr.w	r3, r1, ip
 8009970:	bf34      	ite	cc
 8009972:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009976:	2100      	movcs	r1, #0
 8009978:	3015      	adds	r0, #21
 800997a:	fa04 f000 	lsl.w	r0, r4, r0
 800997e:	fa21 f10e 	lsr.w	r1, r1, lr
 8009982:	ea40 0201 	orr.w	r2, r0, r1
 8009986:	ec43 2b10 	vmov	d0, r2, r3
 800998a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800998c:	42b7      	cmp	r7, r6
 800998e:	bf3a      	itte	cc
 8009990:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009994:	f1a5 0608 	subcc.w	r6, r5, #8
 8009998:	2100      	movcs	r1, #0
 800999a:	380b      	subs	r0, #11
 800999c:	d017      	beq.n	80099ce <__b2d+0x92>
 800999e:	f1c0 0c20 	rsb	ip, r0, #32
 80099a2:	fa04 f500 	lsl.w	r5, r4, r0
 80099a6:	42be      	cmp	r6, r7
 80099a8:	fa21 f40c 	lsr.w	r4, r1, ip
 80099ac:	ea45 0504 	orr.w	r5, r5, r4
 80099b0:	bf8c      	ite	hi
 80099b2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80099b6:	2400      	movls	r4, #0
 80099b8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80099bc:	fa01 f000 	lsl.w	r0, r1, r0
 80099c0:	fa24 f40c 	lsr.w	r4, r4, ip
 80099c4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80099c8:	ea40 0204 	orr.w	r2, r0, r4
 80099cc:	e7db      	b.n	8009986 <__b2d+0x4a>
 80099ce:	ea44 030c 	orr.w	r3, r4, ip
 80099d2:	460a      	mov	r2, r1
 80099d4:	e7d7      	b.n	8009986 <__b2d+0x4a>
 80099d6:	bf00      	nop
 80099d8:	3ff00000 	.word	0x3ff00000

080099dc <__d2b>:
 80099dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80099e0:	4689      	mov	r9, r1
 80099e2:	2101      	movs	r1, #1
 80099e4:	ec57 6b10 	vmov	r6, r7, d0
 80099e8:	4690      	mov	r8, r2
 80099ea:	f7ff fc09 	bl	8009200 <_Balloc>
 80099ee:	4604      	mov	r4, r0
 80099f0:	b930      	cbnz	r0, 8009a00 <__d2b+0x24>
 80099f2:	4602      	mov	r2, r0
 80099f4:	4b25      	ldr	r3, [pc, #148]	; (8009a8c <__d2b+0xb0>)
 80099f6:	4826      	ldr	r0, [pc, #152]	; (8009a90 <__d2b+0xb4>)
 80099f8:	f240 310a 	movw	r1, #778	; 0x30a
 80099fc:	f000 fb4e 	bl	800a09c <__assert_func>
 8009a00:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009a04:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009a08:	bb35      	cbnz	r5, 8009a58 <__d2b+0x7c>
 8009a0a:	2e00      	cmp	r6, #0
 8009a0c:	9301      	str	r3, [sp, #4]
 8009a0e:	d028      	beq.n	8009a62 <__d2b+0x86>
 8009a10:	4668      	mov	r0, sp
 8009a12:	9600      	str	r6, [sp, #0]
 8009a14:	f7ff fd06 	bl	8009424 <__lo0bits>
 8009a18:	9900      	ldr	r1, [sp, #0]
 8009a1a:	b300      	cbz	r0, 8009a5e <__d2b+0x82>
 8009a1c:	9a01      	ldr	r2, [sp, #4]
 8009a1e:	f1c0 0320 	rsb	r3, r0, #32
 8009a22:	fa02 f303 	lsl.w	r3, r2, r3
 8009a26:	430b      	orrs	r3, r1
 8009a28:	40c2      	lsrs	r2, r0
 8009a2a:	6163      	str	r3, [r4, #20]
 8009a2c:	9201      	str	r2, [sp, #4]
 8009a2e:	9b01      	ldr	r3, [sp, #4]
 8009a30:	61a3      	str	r3, [r4, #24]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	bf14      	ite	ne
 8009a36:	2202      	movne	r2, #2
 8009a38:	2201      	moveq	r2, #1
 8009a3a:	6122      	str	r2, [r4, #16]
 8009a3c:	b1d5      	cbz	r5, 8009a74 <__d2b+0x98>
 8009a3e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009a42:	4405      	add	r5, r0
 8009a44:	f8c9 5000 	str.w	r5, [r9]
 8009a48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009a4c:	f8c8 0000 	str.w	r0, [r8]
 8009a50:	4620      	mov	r0, r4
 8009a52:	b003      	add	sp, #12
 8009a54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a5c:	e7d5      	b.n	8009a0a <__d2b+0x2e>
 8009a5e:	6161      	str	r1, [r4, #20]
 8009a60:	e7e5      	b.n	8009a2e <__d2b+0x52>
 8009a62:	a801      	add	r0, sp, #4
 8009a64:	f7ff fcde 	bl	8009424 <__lo0bits>
 8009a68:	9b01      	ldr	r3, [sp, #4]
 8009a6a:	6163      	str	r3, [r4, #20]
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	6122      	str	r2, [r4, #16]
 8009a70:	3020      	adds	r0, #32
 8009a72:	e7e3      	b.n	8009a3c <__d2b+0x60>
 8009a74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009a78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009a7c:	f8c9 0000 	str.w	r0, [r9]
 8009a80:	6918      	ldr	r0, [r3, #16]
 8009a82:	f7ff fcaf 	bl	80093e4 <__hi0bits>
 8009a86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a8a:	e7df      	b.n	8009a4c <__d2b+0x70>
 8009a8c:	0800b580 	.word	0x0800b580
 8009a90:	0800b60c 	.word	0x0800b60c

08009a94 <__ratio>:
 8009a94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a98:	4688      	mov	r8, r1
 8009a9a:	4669      	mov	r1, sp
 8009a9c:	4681      	mov	r9, r0
 8009a9e:	f7ff ff4d 	bl	800993c <__b2d>
 8009aa2:	a901      	add	r1, sp, #4
 8009aa4:	4640      	mov	r0, r8
 8009aa6:	ec55 4b10 	vmov	r4, r5, d0
 8009aaa:	f7ff ff47 	bl	800993c <__b2d>
 8009aae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009ab2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009ab6:	eba3 0c02 	sub.w	ip, r3, r2
 8009aba:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009abe:	1a9b      	subs	r3, r3, r2
 8009ac0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009ac4:	ec51 0b10 	vmov	r0, r1, d0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	bfd6      	itet	le
 8009acc:	460a      	movle	r2, r1
 8009ace:	462a      	movgt	r2, r5
 8009ad0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009ad4:	468b      	mov	fp, r1
 8009ad6:	462f      	mov	r7, r5
 8009ad8:	bfd4      	ite	le
 8009ada:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009ade:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	ee10 2a10 	vmov	r2, s0
 8009ae8:	465b      	mov	r3, fp
 8009aea:	4639      	mov	r1, r7
 8009aec:	f7f6 feb6 	bl	800085c <__aeabi_ddiv>
 8009af0:	ec41 0b10 	vmov	d0, r0, r1
 8009af4:	b003      	add	sp, #12
 8009af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009afa <__copybits>:
 8009afa:	3901      	subs	r1, #1
 8009afc:	b570      	push	{r4, r5, r6, lr}
 8009afe:	1149      	asrs	r1, r1, #5
 8009b00:	6914      	ldr	r4, [r2, #16]
 8009b02:	3101      	adds	r1, #1
 8009b04:	f102 0314 	add.w	r3, r2, #20
 8009b08:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009b0c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009b10:	1f05      	subs	r5, r0, #4
 8009b12:	42a3      	cmp	r3, r4
 8009b14:	d30c      	bcc.n	8009b30 <__copybits+0x36>
 8009b16:	1aa3      	subs	r3, r4, r2
 8009b18:	3b11      	subs	r3, #17
 8009b1a:	f023 0303 	bic.w	r3, r3, #3
 8009b1e:	3211      	adds	r2, #17
 8009b20:	42a2      	cmp	r2, r4
 8009b22:	bf88      	it	hi
 8009b24:	2300      	movhi	r3, #0
 8009b26:	4418      	add	r0, r3
 8009b28:	2300      	movs	r3, #0
 8009b2a:	4288      	cmp	r0, r1
 8009b2c:	d305      	bcc.n	8009b3a <__copybits+0x40>
 8009b2e:	bd70      	pop	{r4, r5, r6, pc}
 8009b30:	f853 6b04 	ldr.w	r6, [r3], #4
 8009b34:	f845 6f04 	str.w	r6, [r5, #4]!
 8009b38:	e7eb      	b.n	8009b12 <__copybits+0x18>
 8009b3a:	f840 3b04 	str.w	r3, [r0], #4
 8009b3e:	e7f4      	b.n	8009b2a <__copybits+0x30>

08009b40 <__any_on>:
 8009b40:	f100 0214 	add.w	r2, r0, #20
 8009b44:	6900      	ldr	r0, [r0, #16]
 8009b46:	114b      	asrs	r3, r1, #5
 8009b48:	4298      	cmp	r0, r3
 8009b4a:	b510      	push	{r4, lr}
 8009b4c:	db11      	blt.n	8009b72 <__any_on+0x32>
 8009b4e:	dd0a      	ble.n	8009b66 <__any_on+0x26>
 8009b50:	f011 011f 	ands.w	r1, r1, #31
 8009b54:	d007      	beq.n	8009b66 <__any_on+0x26>
 8009b56:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009b5a:	fa24 f001 	lsr.w	r0, r4, r1
 8009b5e:	fa00 f101 	lsl.w	r1, r0, r1
 8009b62:	428c      	cmp	r4, r1
 8009b64:	d10b      	bne.n	8009b7e <__any_on+0x3e>
 8009b66:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d803      	bhi.n	8009b76 <__any_on+0x36>
 8009b6e:	2000      	movs	r0, #0
 8009b70:	bd10      	pop	{r4, pc}
 8009b72:	4603      	mov	r3, r0
 8009b74:	e7f7      	b.n	8009b66 <__any_on+0x26>
 8009b76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009b7a:	2900      	cmp	r1, #0
 8009b7c:	d0f5      	beq.n	8009b6a <__any_on+0x2a>
 8009b7e:	2001      	movs	r0, #1
 8009b80:	e7f6      	b.n	8009b70 <__any_on+0x30>

08009b82 <_calloc_r>:
 8009b82:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b84:	fba1 2402 	umull	r2, r4, r1, r2
 8009b88:	b94c      	cbnz	r4, 8009b9e <_calloc_r+0x1c>
 8009b8a:	4611      	mov	r1, r2
 8009b8c:	9201      	str	r2, [sp, #4]
 8009b8e:	f000 f87b 	bl	8009c88 <_malloc_r>
 8009b92:	9a01      	ldr	r2, [sp, #4]
 8009b94:	4605      	mov	r5, r0
 8009b96:	b930      	cbnz	r0, 8009ba6 <_calloc_r+0x24>
 8009b98:	4628      	mov	r0, r5
 8009b9a:	b003      	add	sp, #12
 8009b9c:	bd30      	pop	{r4, r5, pc}
 8009b9e:	220c      	movs	r2, #12
 8009ba0:	6002      	str	r2, [r0, #0]
 8009ba2:	2500      	movs	r5, #0
 8009ba4:	e7f8      	b.n	8009b98 <_calloc_r+0x16>
 8009ba6:	4621      	mov	r1, r4
 8009ba8:	f7fc fdb4 	bl	8006714 <memset>
 8009bac:	e7f4      	b.n	8009b98 <_calloc_r+0x16>
	...

08009bb0 <_free_r>:
 8009bb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009bb2:	2900      	cmp	r1, #0
 8009bb4:	d044      	beq.n	8009c40 <_free_r+0x90>
 8009bb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bba:	9001      	str	r0, [sp, #4]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	f1a1 0404 	sub.w	r4, r1, #4
 8009bc2:	bfb8      	it	lt
 8009bc4:	18e4      	addlt	r4, r4, r3
 8009bc6:	f000 fab3 	bl	800a130 <__malloc_lock>
 8009bca:	4a1e      	ldr	r2, [pc, #120]	; (8009c44 <_free_r+0x94>)
 8009bcc:	9801      	ldr	r0, [sp, #4]
 8009bce:	6813      	ldr	r3, [r2, #0]
 8009bd0:	b933      	cbnz	r3, 8009be0 <_free_r+0x30>
 8009bd2:	6063      	str	r3, [r4, #4]
 8009bd4:	6014      	str	r4, [r2, #0]
 8009bd6:	b003      	add	sp, #12
 8009bd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009bdc:	f000 baae 	b.w	800a13c <__malloc_unlock>
 8009be0:	42a3      	cmp	r3, r4
 8009be2:	d908      	bls.n	8009bf6 <_free_r+0x46>
 8009be4:	6825      	ldr	r5, [r4, #0]
 8009be6:	1961      	adds	r1, r4, r5
 8009be8:	428b      	cmp	r3, r1
 8009bea:	bf01      	itttt	eq
 8009bec:	6819      	ldreq	r1, [r3, #0]
 8009bee:	685b      	ldreq	r3, [r3, #4]
 8009bf0:	1949      	addeq	r1, r1, r5
 8009bf2:	6021      	streq	r1, [r4, #0]
 8009bf4:	e7ed      	b.n	8009bd2 <_free_r+0x22>
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	b10b      	cbz	r3, 8009c00 <_free_r+0x50>
 8009bfc:	42a3      	cmp	r3, r4
 8009bfe:	d9fa      	bls.n	8009bf6 <_free_r+0x46>
 8009c00:	6811      	ldr	r1, [r2, #0]
 8009c02:	1855      	adds	r5, r2, r1
 8009c04:	42a5      	cmp	r5, r4
 8009c06:	d10b      	bne.n	8009c20 <_free_r+0x70>
 8009c08:	6824      	ldr	r4, [r4, #0]
 8009c0a:	4421      	add	r1, r4
 8009c0c:	1854      	adds	r4, r2, r1
 8009c0e:	42a3      	cmp	r3, r4
 8009c10:	6011      	str	r1, [r2, #0]
 8009c12:	d1e0      	bne.n	8009bd6 <_free_r+0x26>
 8009c14:	681c      	ldr	r4, [r3, #0]
 8009c16:	685b      	ldr	r3, [r3, #4]
 8009c18:	6053      	str	r3, [r2, #4]
 8009c1a:	4421      	add	r1, r4
 8009c1c:	6011      	str	r1, [r2, #0]
 8009c1e:	e7da      	b.n	8009bd6 <_free_r+0x26>
 8009c20:	d902      	bls.n	8009c28 <_free_r+0x78>
 8009c22:	230c      	movs	r3, #12
 8009c24:	6003      	str	r3, [r0, #0]
 8009c26:	e7d6      	b.n	8009bd6 <_free_r+0x26>
 8009c28:	6825      	ldr	r5, [r4, #0]
 8009c2a:	1961      	adds	r1, r4, r5
 8009c2c:	428b      	cmp	r3, r1
 8009c2e:	bf04      	itt	eq
 8009c30:	6819      	ldreq	r1, [r3, #0]
 8009c32:	685b      	ldreq	r3, [r3, #4]
 8009c34:	6063      	str	r3, [r4, #4]
 8009c36:	bf04      	itt	eq
 8009c38:	1949      	addeq	r1, r1, r5
 8009c3a:	6021      	streq	r1, [r4, #0]
 8009c3c:	6054      	str	r4, [r2, #4]
 8009c3e:	e7ca      	b.n	8009bd6 <_free_r+0x26>
 8009c40:	b003      	add	sp, #12
 8009c42:	bd30      	pop	{r4, r5, pc}
 8009c44:	20000da4 	.word	0x20000da4

08009c48 <sbrk_aligned>:
 8009c48:	b570      	push	{r4, r5, r6, lr}
 8009c4a:	4e0e      	ldr	r6, [pc, #56]	; (8009c84 <sbrk_aligned+0x3c>)
 8009c4c:	460c      	mov	r4, r1
 8009c4e:	6831      	ldr	r1, [r6, #0]
 8009c50:	4605      	mov	r5, r0
 8009c52:	b911      	cbnz	r1, 8009c5a <sbrk_aligned+0x12>
 8009c54:	f000 f9f0 	bl	800a038 <_sbrk_r>
 8009c58:	6030      	str	r0, [r6, #0]
 8009c5a:	4621      	mov	r1, r4
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	f000 f9eb 	bl	800a038 <_sbrk_r>
 8009c62:	1c43      	adds	r3, r0, #1
 8009c64:	d00a      	beq.n	8009c7c <sbrk_aligned+0x34>
 8009c66:	1cc4      	adds	r4, r0, #3
 8009c68:	f024 0403 	bic.w	r4, r4, #3
 8009c6c:	42a0      	cmp	r0, r4
 8009c6e:	d007      	beq.n	8009c80 <sbrk_aligned+0x38>
 8009c70:	1a21      	subs	r1, r4, r0
 8009c72:	4628      	mov	r0, r5
 8009c74:	f000 f9e0 	bl	800a038 <_sbrk_r>
 8009c78:	3001      	adds	r0, #1
 8009c7a:	d101      	bne.n	8009c80 <sbrk_aligned+0x38>
 8009c7c:	f04f 34ff 	mov.w	r4, #4294967295
 8009c80:	4620      	mov	r0, r4
 8009c82:	bd70      	pop	{r4, r5, r6, pc}
 8009c84:	20000da8 	.word	0x20000da8

08009c88 <_malloc_r>:
 8009c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c8c:	1ccd      	adds	r5, r1, #3
 8009c8e:	f025 0503 	bic.w	r5, r5, #3
 8009c92:	3508      	adds	r5, #8
 8009c94:	2d0c      	cmp	r5, #12
 8009c96:	bf38      	it	cc
 8009c98:	250c      	movcc	r5, #12
 8009c9a:	2d00      	cmp	r5, #0
 8009c9c:	4607      	mov	r7, r0
 8009c9e:	db01      	blt.n	8009ca4 <_malloc_r+0x1c>
 8009ca0:	42a9      	cmp	r1, r5
 8009ca2:	d905      	bls.n	8009cb0 <_malloc_r+0x28>
 8009ca4:	230c      	movs	r3, #12
 8009ca6:	603b      	str	r3, [r7, #0]
 8009ca8:	2600      	movs	r6, #0
 8009caa:	4630      	mov	r0, r6
 8009cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cb0:	4e2e      	ldr	r6, [pc, #184]	; (8009d6c <_malloc_r+0xe4>)
 8009cb2:	f000 fa3d 	bl	800a130 <__malloc_lock>
 8009cb6:	6833      	ldr	r3, [r6, #0]
 8009cb8:	461c      	mov	r4, r3
 8009cba:	bb34      	cbnz	r4, 8009d0a <_malloc_r+0x82>
 8009cbc:	4629      	mov	r1, r5
 8009cbe:	4638      	mov	r0, r7
 8009cc0:	f7ff ffc2 	bl	8009c48 <sbrk_aligned>
 8009cc4:	1c43      	adds	r3, r0, #1
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	d14d      	bne.n	8009d66 <_malloc_r+0xde>
 8009cca:	6834      	ldr	r4, [r6, #0]
 8009ccc:	4626      	mov	r6, r4
 8009cce:	2e00      	cmp	r6, #0
 8009cd0:	d140      	bne.n	8009d54 <_malloc_r+0xcc>
 8009cd2:	6823      	ldr	r3, [r4, #0]
 8009cd4:	4631      	mov	r1, r6
 8009cd6:	4638      	mov	r0, r7
 8009cd8:	eb04 0803 	add.w	r8, r4, r3
 8009cdc:	f000 f9ac 	bl	800a038 <_sbrk_r>
 8009ce0:	4580      	cmp	r8, r0
 8009ce2:	d13a      	bne.n	8009d5a <_malloc_r+0xd2>
 8009ce4:	6821      	ldr	r1, [r4, #0]
 8009ce6:	3503      	adds	r5, #3
 8009ce8:	1a6d      	subs	r5, r5, r1
 8009cea:	f025 0503 	bic.w	r5, r5, #3
 8009cee:	3508      	adds	r5, #8
 8009cf0:	2d0c      	cmp	r5, #12
 8009cf2:	bf38      	it	cc
 8009cf4:	250c      	movcc	r5, #12
 8009cf6:	4629      	mov	r1, r5
 8009cf8:	4638      	mov	r0, r7
 8009cfa:	f7ff ffa5 	bl	8009c48 <sbrk_aligned>
 8009cfe:	3001      	adds	r0, #1
 8009d00:	d02b      	beq.n	8009d5a <_malloc_r+0xd2>
 8009d02:	6823      	ldr	r3, [r4, #0]
 8009d04:	442b      	add	r3, r5
 8009d06:	6023      	str	r3, [r4, #0]
 8009d08:	e00e      	b.n	8009d28 <_malloc_r+0xa0>
 8009d0a:	6822      	ldr	r2, [r4, #0]
 8009d0c:	1b52      	subs	r2, r2, r5
 8009d0e:	d41e      	bmi.n	8009d4e <_malloc_r+0xc6>
 8009d10:	2a0b      	cmp	r2, #11
 8009d12:	d916      	bls.n	8009d42 <_malloc_r+0xba>
 8009d14:	1961      	adds	r1, r4, r5
 8009d16:	42a3      	cmp	r3, r4
 8009d18:	6025      	str	r5, [r4, #0]
 8009d1a:	bf18      	it	ne
 8009d1c:	6059      	strne	r1, [r3, #4]
 8009d1e:	6863      	ldr	r3, [r4, #4]
 8009d20:	bf08      	it	eq
 8009d22:	6031      	streq	r1, [r6, #0]
 8009d24:	5162      	str	r2, [r4, r5]
 8009d26:	604b      	str	r3, [r1, #4]
 8009d28:	4638      	mov	r0, r7
 8009d2a:	f104 060b 	add.w	r6, r4, #11
 8009d2e:	f000 fa05 	bl	800a13c <__malloc_unlock>
 8009d32:	f026 0607 	bic.w	r6, r6, #7
 8009d36:	1d23      	adds	r3, r4, #4
 8009d38:	1af2      	subs	r2, r6, r3
 8009d3a:	d0b6      	beq.n	8009caa <_malloc_r+0x22>
 8009d3c:	1b9b      	subs	r3, r3, r6
 8009d3e:	50a3      	str	r3, [r4, r2]
 8009d40:	e7b3      	b.n	8009caa <_malloc_r+0x22>
 8009d42:	6862      	ldr	r2, [r4, #4]
 8009d44:	42a3      	cmp	r3, r4
 8009d46:	bf0c      	ite	eq
 8009d48:	6032      	streq	r2, [r6, #0]
 8009d4a:	605a      	strne	r2, [r3, #4]
 8009d4c:	e7ec      	b.n	8009d28 <_malloc_r+0xa0>
 8009d4e:	4623      	mov	r3, r4
 8009d50:	6864      	ldr	r4, [r4, #4]
 8009d52:	e7b2      	b.n	8009cba <_malloc_r+0x32>
 8009d54:	4634      	mov	r4, r6
 8009d56:	6876      	ldr	r6, [r6, #4]
 8009d58:	e7b9      	b.n	8009cce <_malloc_r+0x46>
 8009d5a:	230c      	movs	r3, #12
 8009d5c:	603b      	str	r3, [r7, #0]
 8009d5e:	4638      	mov	r0, r7
 8009d60:	f000 f9ec 	bl	800a13c <__malloc_unlock>
 8009d64:	e7a1      	b.n	8009caa <_malloc_r+0x22>
 8009d66:	6025      	str	r5, [r4, #0]
 8009d68:	e7de      	b.n	8009d28 <_malloc_r+0xa0>
 8009d6a:	bf00      	nop
 8009d6c:	20000da4 	.word	0x20000da4

08009d70 <__ssputs_r>:
 8009d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d74:	688e      	ldr	r6, [r1, #8]
 8009d76:	429e      	cmp	r6, r3
 8009d78:	4682      	mov	sl, r0
 8009d7a:	460c      	mov	r4, r1
 8009d7c:	4690      	mov	r8, r2
 8009d7e:	461f      	mov	r7, r3
 8009d80:	d838      	bhi.n	8009df4 <__ssputs_r+0x84>
 8009d82:	898a      	ldrh	r2, [r1, #12]
 8009d84:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009d88:	d032      	beq.n	8009df0 <__ssputs_r+0x80>
 8009d8a:	6825      	ldr	r5, [r4, #0]
 8009d8c:	6909      	ldr	r1, [r1, #16]
 8009d8e:	eba5 0901 	sub.w	r9, r5, r1
 8009d92:	6965      	ldr	r5, [r4, #20]
 8009d94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d98:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d9c:	3301      	adds	r3, #1
 8009d9e:	444b      	add	r3, r9
 8009da0:	106d      	asrs	r5, r5, #1
 8009da2:	429d      	cmp	r5, r3
 8009da4:	bf38      	it	cc
 8009da6:	461d      	movcc	r5, r3
 8009da8:	0553      	lsls	r3, r2, #21
 8009daa:	d531      	bpl.n	8009e10 <__ssputs_r+0xa0>
 8009dac:	4629      	mov	r1, r5
 8009dae:	f7ff ff6b 	bl	8009c88 <_malloc_r>
 8009db2:	4606      	mov	r6, r0
 8009db4:	b950      	cbnz	r0, 8009dcc <__ssputs_r+0x5c>
 8009db6:	230c      	movs	r3, #12
 8009db8:	f8ca 3000 	str.w	r3, [sl]
 8009dbc:	89a3      	ldrh	r3, [r4, #12]
 8009dbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dc2:	81a3      	strh	r3, [r4, #12]
 8009dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dcc:	6921      	ldr	r1, [r4, #16]
 8009dce:	464a      	mov	r2, r9
 8009dd0:	f7fc fc92 	bl	80066f8 <memcpy>
 8009dd4:	89a3      	ldrh	r3, [r4, #12]
 8009dd6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009dda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dde:	81a3      	strh	r3, [r4, #12]
 8009de0:	6126      	str	r6, [r4, #16]
 8009de2:	6165      	str	r5, [r4, #20]
 8009de4:	444e      	add	r6, r9
 8009de6:	eba5 0509 	sub.w	r5, r5, r9
 8009dea:	6026      	str	r6, [r4, #0]
 8009dec:	60a5      	str	r5, [r4, #8]
 8009dee:	463e      	mov	r6, r7
 8009df0:	42be      	cmp	r6, r7
 8009df2:	d900      	bls.n	8009df6 <__ssputs_r+0x86>
 8009df4:	463e      	mov	r6, r7
 8009df6:	6820      	ldr	r0, [r4, #0]
 8009df8:	4632      	mov	r2, r6
 8009dfa:	4641      	mov	r1, r8
 8009dfc:	f000 f97e 	bl	800a0fc <memmove>
 8009e00:	68a3      	ldr	r3, [r4, #8]
 8009e02:	1b9b      	subs	r3, r3, r6
 8009e04:	60a3      	str	r3, [r4, #8]
 8009e06:	6823      	ldr	r3, [r4, #0]
 8009e08:	4433      	add	r3, r6
 8009e0a:	6023      	str	r3, [r4, #0]
 8009e0c:	2000      	movs	r0, #0
 8009e0e:	e7db      	b.n	8009dc8 <__ssputs_r+0x58>
 8009e10:	462a      	mov	r2, r5
 8009e12:	f000 f999 	bl	800a148 <_realloc_r>
 8009e16:	4606      	mov	r6, r0
 8009e18:	2800      	cmp	r0, #0
 8009e1a:	d1e1      	bne.n	8009de0 <__ssputs_r+0x70>
 8009e1c:	6921      	ldr	r1, [r4, #16]
 8009e1e:	4650      	mov	r0, sl
 8009e20:	f7ff fec6 	bl	8009bb0 <_free_r>
 8009e24:	e7c7      	b.n	8009db6 <__ssputs_r+0x46>
	...

08009e28 <_svfiprintf_r>:
 8009e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e2c:	4698      	mov	r8, r3
 8009e2e:	898b      	ldrh	r3, [r1, #12]
 8009e30:	061b      	lsls	r3, r3, #24
 8009e32:	b09d      	sub	sp, #116	; 0x74
 8009e34:	4607      	mov	r7, r0
 8009e36:	460d      	mov	r5, r1
 8009e38:	4614      	mov	r4, r2
 8009e3a:	d50e      	bpl.n	8009e5a <_svfiprintf_r+0x32>
 8009e3c:	690b      	ldr	r3, [r1, #16]
 8009e3e:	b963      	cbnz	r3, 8009e5a <_svfiprintf_r+0x32>
 8009e40:	2140      	movs	r1, #64	; 0x40
 8009e42:	f7ff ff21 	bl	8009c88 <_malloc_r>
 8009e46:	6028      	str	r0, [r5, #0]
 8009e48:	6128      	str	r0, [r5, #16]
 8009e4a:	b920      	cbnz	r0, 8009e56 <_svfiprintf_r+0x2e>
 8009e4c:	230c      	movs	r3, #12
 8009e4e:	603b      	str	r3, [r7, #0]
 8009e50:	f04f 30ff 	mov.w	r0, #4294967295
 8009e54:	e0d1      	b.n	8009ffa <_svfiprintf_r+0x1d2>
 8009e56:	2340      	movs	r3, #64	; 0x40
 8009e58:	616b      	str	r3, [r5, #20]
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e5e:	2320      	movs	r3, #32
 8009e60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e64:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e68:	2330      	movs	r3, #48	; 0x30
 8009e6a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a014 <_svfiprintf_r+0x1ec>
 8009e6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e72:	f04f 0901 	mov.w	r9, #1
 8009e76:	4623      	mov	r3, r4
 8009e78:	469a      	mov	sl, r3
 8009e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e7e:	b10a      	cbz	r2, 8009e84 <_svfiprintf_r+0x5c>
 8009e80:	2a25      	cmp	r2, #37	; 0x25
 8009e82:	d1f9      	bne.n	8009e78 <_svfiprintf_r+0x50>
 8009e84:	ebba 0b04 	subs.w	fp, sl, r4
 8009e88:	d00b      	beq.n	8009ea2 <_svfiprintf_r+0x7a>
 8009e8a:	465b      	mov	r3, fp
 8009e8c:	4622      	mov	r2, r4
 8009e8e:	4629      	mov	r1, r5
 8009e90:	4638      	mov	r0, r7
 8009e92:	f7ff ff6d 	bl	8009d70 <__ssputs_r>
 8009e96:	3001      	adds	r0, #1
 8009e98:	f000 80aa 	beq.w	8009ff0 <_svfiprintf_r+0x1c8>
 8009e9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e9e:	445a      	add	r2, fp
 8009ea0:	9209      	str	r2, [sp, #36]	; 0x24
 8009ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	f000 80a2 	beq.w	8009ff0 <_svfiprintf_r+0x1c8>
 8009eac:	2300      	movs	r3, #0
 8009eae:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009eb6:	f10a 0a01 	add.w	sl, sl, #1
 8009eba:	9304      	str	r3, [sp, #16]
 8009ebc:	9307      	str	r3, [sp, #28]
 8009ebe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ec2:	931a      	str	r3, [sp, #104]	; 0x68
 8009ec4:	4654      	mov	r4, sl
 8009ec6:	2205      	movs	r2, #5
 8009ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ecc:	4851      	ldr	r0, [pc, #324]	; (800a014 <_svfiprintf_r+0x1ec>)
 8009ece:	f7f6 f98f 	bl	80001f0 <memchr>
 8009ed2:	9a04      	ldr	r2, [sp, #16]
 8009ed4:	b9d8      	cbnz	r0, 8009f0e <_svfiprintf_r+0xe6>
 8009ed6:	06d0      	lsls	r0, r2, #27
 8009ed8:	bf44      	itt	mi
 8009eda:	2320      	movmi	r3, #32
 8009edc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ee0:	0711      	lsls	r1, r2, #28
 8009ee2:	bf44      	itt	mi
 8009ee4:	232b      	movmi	r3, #43	; 0x2b
 8009ee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009eea:	f89a 3000 	ldrb.w	r3, [sl]
 8009eee:	2b2a      	cmp	r3, #42	; 0x2a
 8009ef0:	d015      	beq.n	8009f1e <_svfiprintf_r+0xf6>
 8009ef2:	9a07      	ldr	r2, [sp, #28]
 8009ef4:	4654      	mov	r4, sl
 8009ef6:	2000      	movs	r0, #0
 8009ef8:	f04f 0c0a 	mov.w	ip, #10
 8009efc:	4621      	mov	r1, r4
 8009efe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f02:	3b30      	subs	r3, #48	; 0x30
 8009f04:	2b09      	cmp	r3, #9
 8009f06:	d94e      	bls.n	8009fa6 <_svfiprintf_r+0x17e>
 8009f08:	b1b0      	cbz	r0, 8009f38 <_svfiprintf_r+0x110>
 8009f0a:	9207      	str	r2, [sp, #28]
 8009f0c:	e014      	b.n	8009f38 <_svfiprintf_r+0x110>
 8009f0e:	eba0 0308 	sub.w	r3, r0, r8
 8009f12:	fa09 f303 	lsl.w	r3, r9, r3
 8009f16:	4313      	orrs	r3, r2
 8009f18:	9304      	str	r3, [sp, #16]
 8009f1a:	46a2      	mov	sl, r4
 8009f1c:	e7d2      	b.n	8009ec4 <_svfiprintf_r+0x9c>
 8009f1e:	9b03      	ldr	r3, [sp, #12]
 8009f20:	1d19      	adds	r1, r3, #4
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	9103      	str	r1, [sp, #12]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	bfbb      	ittet	lt
 8009f2a:	425b      	neglt	r3, r3
 8009f2c:	f042 0202 	orrlt.w	r2, r2, #2
 8009f30:	9307      	strge	r3, [sp, #28]
 8009f32:	9307      	strlt	r3, [sp, #28]
 8009f34:	bfb8      	it	lt
 8009f36:	9204      	strlt	r2, [sp, #16]
 8009f38:	7823      	ldrb	r3, [r4, #0]
 8009f3a:	2b2e      	cmp	r3, #46	; 0x2e
 8009f3c:	d10c      	bne.n	8009f58 <_svfiprintf_r+0x130>
 8009f3e:	7863      	ldrb	r3, [r4, #1]
 8009f40:	2b2a      	cmp	r3, #42	; 0x2a
 8009f42:	d135      	bne.n	8009fb0 <_svfiprintf_r+0x188>
 8009f44:	9b03      	ldr	r3, [sp, #12]
 8009f46:	1d1a      	adds	r2, r3, #4
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	9203      	str	r2, [sp, #12]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	bfb8      	it	lt
 8009f50:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f54:	3402      	adds	r4, #2
 8009f56:	9305      	str	r3, [sp, #20]
 8009f58:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a024 <_svfiprintf_r+0x1fc>
 8009f5c:	7821      	ldrb	r1, [r4, #0]
 8009f5e:	2203      	movs	r2, #3
 8009f60:	4650      	mov	r0, sl
 8009f62:	f7f6 f945 	bl	80001f0 <memchr>
 8009f66:	b140      	cbz	r0, 8009f7a <_svfiprintf_r+0x152>
 8009f68:	2340      	movs	r3, #64	; 0x40
 8009f6a:	eba0 000a 	sub.w	r0, r0, sl
 8009f6e:	fa03 f000 	lsl.w	r0, r3, r0
 8009f72:	9b04      	ldr	r3, [sp, #16]
 8009f74:	4303      	orrs	r3, r0
 8009f76:	3401      	adds	r4, #1
 8009f78:	9304      	str	r3, [sp, #16]
 8009f7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f7e:	4826      	ldr	r0, [pc, #152]	; (800a018 <_svfiprintf_r+0x1f0>)
 8009f80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f84:	2206      	movs	r2, #6
 8009f86:	f7f6 f933 	bl	80001f0 <memchr>
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	d038      	beq.n	800a000 <_svfiprintf_r+0x1d8>
 8009f8e:	4b23      	ldr	r3, [pc, #140]	; (800a01c <_svfiprintf_r+0x1f4>)
 8009f90:	bb1b      	cbnz	r3, 8009fda <_svfiprintf_r+0x1b2>
 8009f92:	9b03      	ldr	r3, [sp, #12]
 8009f94:	3307      	adds	r3, #7
 8009f96:	f023 0307 	bic.w	r3, r3, #7
 8009f9a:	3308      	adds	r3, #8
 8009f9c:	9303      	str	r3, [sp, #12]
 8009f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fa0:	4433      	add	r3, r6
 8009fa2:	9309      	str	r3, [sp, #36]	; 0x24
 8009fa4:	e767      	b.n	8009e76 <_svfiprintf_r+0x4e>
 8009fa6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009faa:	460c      	mov	r4, r1
 8009fac:	2001      	movs	r0, #1
 8009fae:	e7a5      	b.n	8009efc <_svfiprintf_r+0xd4>
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	3401      	adds	r4, #1
 8009fb4:	9305      	str	r3, [sp, #20]
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	f04f 0c0a 	mov.w	ip, #10
 8009fbc:	4620      	mov	r0, r4
 8009fbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fc2:	3a30      	subs	r2, #48	; 0x30
 8009fc4:	2a09      	cmp	r2, #9
 8009fc6:	d903      	bls.n	8009fd0 <_svfiprintf_r+0x1a8>
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d0c5      	beq.n	8009f58 <_svfiprintf_r+0x130>
 8009fcc:	9105      	str	r1, [sp, #20]
 8009fce:	e7c3      	b.n	8009f58 <_svfiprintf_r+0x130>
 8009fd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fd4:	4604      	mov	r4, r0
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	e7f0      	b.n	8009fbc <_svfiprintf_r+0x194>
 8009fda:	ab03      	add	r3, sp, #12
 8009fdc:	9300      	str	r3, [sp, #0]
 8009fde:	462a      	mov	r2, r5
 8009fe0:	4b0f      	ldr	r3, [pc, #60]	; (800a020 <_svfiprintf_r+0x1f8>)
 8009fe2:	a904      	add	r1, sp, #16
 8009fe4:	4638      	mov	r0, r7
 8009fe6:	f7fc fc3d 	bl	8006864 <_printf_float>
 8009fea:	1c42      	adds	r2, r0, #1
 8009fec:	4606      	mov	r6, r0
 8009fee:	d1d6      	bne.n	8009f9e <_svfiprintf_r+0x176>
 8009ff0:	89ab      	ldrh	r3, [r5, #12]
 8009ff2:	065b      	lsls	r3, r3, #25
 8009ff4:	f53f af2c 	bmi.w	8009e50 <_svfiprintf_r+0x28>
 8009ff8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ffa:	b01d      	add	sp, #116	; 0x74
 8009ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a000:	ab03      	add	r3, sp, #12
 800a002:	9300      	str	r3, [sp, #0]
 800a004:	462a      	mov	r2, r5
 800a006:	4b06      	ldr	r3, [pc, #24]	; (800a020 <_svfiprintf_r+0x1f8>)
 800a008:	a904      	add	r1, sp, #16
 800a00a:	4638      	mov	r0, r7
 800a00c:	f7fc fece 	bl	8006dac <_printf_i>
 800a010:	e7eb      	b.n	8009fea <_svfiprintf_r+0x1c2>
 800a012:	bf00      	nop
 800a014:	0800b764 	.word	0x0800b764
 800a018:	0800b76e 	.word	0x0800b76e
 800a01c:	08006865 	.word	0x08006865
 800a020:	08009d71 	.word	0x08009d71
 800a024:	0800b76a 	.word	0x0800b76a

0800a028 <nan>:
 800a028:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a030 <nan+0x8>
 800a02c:	4770      	bx	lr
 800a02e:	bf00      	nop
 800a030:	00000000 	.word	0x00000000
 800a034:	7ff80000 	.word	0x7ff80000

0800a038 <_sbrk_r>:
 800a038:	b538      	push	{r3, r4, r5, lr}
 800a03a:	4d06      	ldr	r5, [pc, #24]	; (800a054 <_sbrk_r+0x1c>)
 800a03c:	2300      	movs	r3, #0
 800a03e:	4604      	mov	r4, r0
 800a040:	4608      	mov	r0, r1
 800a042:	602b      	str	r3, [r5, #0]
 800a044:	f7f9 f866 	bl	8003114 <_sbrk>
 800a048:	1c43      	adds	r3, r0, #1
 800a04a:	d102      	bne.n	800a052 <_sbrk_r+0x1a>
 800a04c:	682b      	ldr	r3, [r5, #0]
 800a04e:	b103      	cbz	r3, 800a052 <_sbrk_r+0x1a>
 800a050:	6023      	str	r3, [r4, #0]
 800a052:	bd38      	pop	{r3, r4, r5, pc}
 800a054:	20000dac 	.word	0x20000dac

0800a058 <strncmp>:
 800a058:	b510      	push	{r4, lr}
 800a05a:	b17a      	cbz	r2, 800a07c <strncmp+0x24>
 800a05c:	4603      	mov	r3, r0
 800a05e:	3901      	subs	r1, #1
 800a060:	1884      	adds	r4, r0, r2
 800a062:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a066:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a06a:	4290      	cmp	r0, r2
 800a06c:	d101      	bne.n	800a072 <strncmp+0x1a>
 800a06e:	42a3      	cmp	r3, r4
 800a070:	d101      	bne.n	800a076 <strncmp+0x1e>
 800a072:	1a80      	subs	r0, r0, r2
 800a074:	bd10      	pop	{r4, pc}
 800a076:	2800      	cmp	r0, #0
 800a078:	d1f3      	bne.n	800a062 <strncmp+0xa>
 800a07a:	e7fa      	b.n	800a072 <strncmp+0x1a>
 800a07c:	4610      	mov	r0, r2
 800a07e:	e7f9      	b.n	800a074 <strncmp+0x1c>

0800a080 <__ascii_wctomb>:
 800a080:	b149      	cbz	r1, 800a096 <__ascii_wctomb+0x16>
 800a082:	2aff      	cmp	r2, #255	; 0xff
 800a084:	bf85      	ittet	hi
 800a086:	238a      	movhi	r3, #138	; 0x8a
 800a088:	6003      	strhi	r3, [r0, #0]
 800a08a:	700a      	strbls	r2, [r1, #0]
 800a08c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a090:	bf98      	it	ls
 800a092:	2001      	movls	r0, #1
 800a094:	4770      	bx	lr
 800a096:	4608      	mov	r0, r1
 800a098:	4770      	bx	lr
	...

0800a09c <__assert_func>:
 800a09c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a09e:	4614      	mov	r4, r2
 800a0a0:	461a      	mov	r2, r3
 800a0a2:	4b09      	ldr	r3, [pc, #36]	; (800a0c8 <__assert_func+0x2c>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4605      	mov	r5, r0
 800a0a8:	68d8      	ldr	r0, [r3, #12]
 800a0aa:	b14c      	cbz	r4, 800a0c0 <__assert_func+0x24>
 800a0ac:	4b07      	ldr	r3, [pc, #28]	; (800a0cc <__assert_func+0x30>)
 800a0ae:	9100      	str	r1, [sp, #0]
 800a0b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a0b4:	4906      	ldr	r1, [pc, #24]	; (800a0d0 <__assert_func+0x34>)
 800a0b6:	462b      	mov	r3, r5
 800a0b8:	f000 f80e 	bl	800a0d8 <fiprintf>
 800a0bc:	f000 fa8c 	bl	800a5d8 <abort>
 800a0c0:	4b04      	ldr	r3, [pc, #16]	; (800a0d4 <__assert_func+0x38>)
 800a0c2:	461c      	mov	r4, r3
 800a0c4:	e7f3      	b.n	800a0ae <__assert_func+0x12>
 800a0c6:	bf00      	nop
 800a0c8:	2000000c 	.word	0x2000000c
 800a0cc:	0800b775 	.word	0x0800b775
 800a0d0:	0800b782 	.word	0x0800b782
 800a0d4:	0800b7b0 	.word	0x0800b7b0

0800a0d8 <fiprintf>:
 800a0d8:	b40e      	push	{r1, r2, r3}
 800a0da:	b503      	push	{r0, r1, lr}
 800a0dc:	4601      	mov	r1, r0
 800a0de:	ab03      	add	r3, sp, #12
 800a0e0:	4805      	ldr	r0, [pc, #20]	; (800a0f8 <fiprintf+0x20>)
 800a0e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0e6:	6800      	ldr	r0, [r0, #0]
 800a0e8:	9301      	str	r3, [sp, #4]
 800a0ea:	f000 f885 	bl	800a1f8 <_vfiprintf_r>
 800a0ee:	b002      	add	sp, #8
 800a0f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0f4:	b003      	add	sp, #12
 800a0f6:	4770      	bx	lr
 800a0f8:	2000000c 	.word	0x2000000c

0800a0fc <memmove>:
 800a0fc:	4288      	cmp	r0, r1
 800a0fe:	b510      	push	{r4, lr}
 800a100:	eb01 0402 	add.w	r4, r1, r2
 800a104:	d902      	bls.n	800a10c <memmove+0x10>
 800a106:	4284      	cmp	r4, r0
 800a108:	4623      	mov	r3, r4
 800a10a:	d807      	bhi.n	800a11c <memmove+0x20>
 800a10c:	1e43      	subs	r3, r0, #1
 800a10e:	42a1      	cmp	r1, r4
 800a110:	d008      	beq.n	800a124 <memmove+0x28>
 800a112:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a116:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a11a:	e7f8      	b.n	800a10e <memmove+0x12>
 800a11c:	4402      	add	r2, r0
 800a11e:	4601      	mov	r1, r0
 800a120:	428a      	cmp	r2, r1
 800a122:	d100      	bne.n	800a126 <memmove+0x2a>
 800a124:	bd10      	pop	{r4, pc}
 800a126:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a12a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a12e:	e7f7      	b.n	800a120 <memmove+0x24>

0800a130 <__malloc_lock>:
 800a130:	4801      	ldr	r0, [pc, #4]	; (800a138 <__malloc_lock+0x8>)
 800a132:	f000 bc11 	b.w	800a958 <__retarget_lock_acquire_recursive>
 800a136:	bf00      	nop
 800a138:	20000db0 	.word	0x20000db0

0800a13c <__malloc_unlock>:
 800a13c:	4801      	ldr	r0, [pc, #4]	; (800a144 <__malloc_unlock+0x8>)
 800a13e:	f000 bc0c 	b.w	800a95a <__retarget_lock_release_recursive>
 800a142:	bf00      	nop
 800a144:	20000db0 	.word	0x20000db0

0800a148 <_realloc_r>:
 800a148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a14c:	4680      	mov	r8, r0
 800a14e:	4614      	mov	r4, r2
 800a150:	460e      	mov	r6, r1
 800a152:	b921      	cbnz	r1, 800a15e <_realloc_r+0x16>
 800a154:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a158:	4611      	mov	r1, r2
 800a15a:	f7ff bd95 	b.w	8009c88 <_malloc_r>
 800a15e:	b92a      	cbnz	r2, 800a16c <_realloc_r+0x24>
 800a160:	f7ff fd26 	bl	8009bb0 <_free_r>
 800a164:	4625      	mov	r5, r4
 800a166:	4628      	mov	r0, r5
 800a168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a16c:	f000 fc5c 	bl	800aa28 <_malloc_usable_size_r>
 800a170:	4284      	cmp	r4, r0
 800a172:	4607      	mov	r7, r0
 800a174:	d802      	bhi.n	800a17c <_realloc_r+0x34>
 800a176:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a17a:	d812      	bhi.n	800a1a2 <_realloc_r+0x5a>
 800a17c:	4621      	mov	r1, r4
 800a17e:	4640      	mov	r0, r8
 800a180:	f7ff fd82 	bl	8009c88 <_malloc_r>
 800a184:	4605      	mov	r5, r0
 800a186:	2800      	cmp	r0, #0
 800a188:	d0ed      	beq.n	800a166 <_realloc_r+0x1e>
 800a18a:	42bc      	cmp	r4, r7
 800a18c:	4622      	mov	r2, r4
 800a18e:	4631      	mov	r1, r6
 800a190:	bf28      	it	cs
 800a192:	463a      	movcs	r2, r7
 800a194:	f7fc fab0 	bl	80066f8 <memcpy>
 800a198:	4631      	mov	r1, r6
 800a19a:	4640      	mov	r0, r8
 800a19c:	f7ff fd08 	bl	8009bb0 <_free_r>
 800a1a0:	e7e1      	b.n	800a166 <_realloc_r+0x1e>
 800a1a2:	4635      	mov	r5, r6
 800a1a4:	e7df      	b.n	800a166 <_realloc_r+0x1e>

0800a1a6 <__sfputc_r>:
 800a1a6:	6893      	ldr	r3, [r2, #8]
 800a1a8:	3b01      	subs	r3, #1
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	b410      	push	{r4}
 800a1ae:	6093      	str	r3, [r2, #8]
 800a1b0:	da08      	bge.n	800a1c4 <__sfputc_r+0x1e>
 800a1b2:	6994      	ldr	r4, [r2, #24]
 800a1b4:	42a3      	cmp	r3, r4
 800a1b6:	db01      	blt.n	800a1bc <__sfputc_r+0x16>
 800a1b8:	290a      	cmp	r1, #10
 800a1ba:	d103      	bne.n	800a1c4 <__sfputc_r+0x1e>
 800a1bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1c0:	f000 b94a 	b.w	800a458 <__swbuf_r>
 800a1c4:	6813      	ldr	r3, [r2, #0]
 800a1c6:	1c58      	adds	r0, r3, #1
 800a1c8:	6010      	str	r0, [r2, #0]
 800a1ca:	7019      	strb	r1, [r3, #0]
 800a1cc:	4608      	mov	r0, r1
 800a1ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1d2:	4770      	bx	lr

0800a1d4 <__sfputs_r>:
 800a1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1d6:	4606      	mov	r6, r0
 800a1d8:	460f      	mov	r7, r1
 800a1da:	4614      	mov	r4, r2
 800a1dc:	18d5      	adds	r5, r2, r3
 800a1de:	42ac      	cmp	r4, r5
 800a1e0:	d101      	bne.n	800a1e6 <__sfputs_r+0x12>
 800a1e2:	2000      	movs	r0, #0
 800a1e4:	e007      	b.n	800a1f6 <__sfputs_r+0x22>
 800a1e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1ea:	463a      	mov	r2, r7
 800a1ec:	4630      	mov	r0, r6
 800a1ee:	f7ff ffda 	bl	800a1a6 <__sfputc_r>
 800a1f2:	1c43      	adds	r3, r0, #1
 800a1f4:	d1f3      	bne.n	800a1de <__sfputs_r+0xa>
 800a1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a1f8 <_vfiprintf_r>:
 800a1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1fc:	460d      	mov	r5, r1
 800a1fe:	b09d      	sub	sp, #116	; 0x74
 800a200:	4614      	mov	r4, r2
 800a202:	4698      	mov	r8, r3
 800a204:	4606      	mov	r6, r0
 800a206:	b118      	cbz	r0, 800a210 <_vfiprintf_r+0x18>
 800a208:	6983      	ldr	r3, [r0, #24]
 800a20a:	b90b      	cbnz	r3, 800a210 <_vfiprintf_r+0x18>
 800a20c:	f000 fb06 	bl	800a81c <__sinit>
 800a210:	4b89      	ldr	r3, [pc, #548]	; (800a438 <_vfiprintf_r+0x240>)
 800a212:	429d      	cmp	r5, r3
 800a214:	d11b      	bne.n	800a24e <_vfiprintf_r+0x56>
 800a216:	6875      	ldr	r5, [r6, #4]
 800a218:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a21a:	07d9      	lsls	r1, r3, #31
 800a21c:	d405      	bmi.n	800a22a <_vfiprintf_r+0x32>
 800a21e:	89ab      	ldrh	r3, [r5, #12]
 800a220:	059a      	lsls	r2, r3, #22
 800a222:	d402      	bmi.n	800a22a <_vfiprintf_r+0x32>
 800a224:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a226:	f000 fb97 	bl	800a958 <__retarget_lock_acquire_recursive>
 800a22a:	89ab      	ldrh	r3, [r5, #12]
 800a22c:	071b      	lsls	r3, r3, #28
 800a22e:	d501      	bpl.n	800a234 <_vfiprintf_r+0x3c>
 800a230:	692b      	ldr	r3, [r5, #16]
 800a232:	b9eb      	cbnz	r3, 800a270 <_vfiprintf_r+0x78>
 800a234:	4629      	mov	r1, r5
 800a236:	4630      	mov	r0, r6
 800a238:	f000 f960 	bl	800a4fc <__swsetup_r>
 800a23c:	b1c0      	cbz	r0, 800a270 <_vfiprintf_r+0x78>
 800a23e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a240:	07dc      	lsls	r4, r3, #31
 800a242:	d50e      	bpl.n	800a262 <_vfiprintf_r+0x6a>
 800a244:	f04f 30ff 	mov.w	r0, #4294967295
 800a248:	b01d      	add	sp, #116	; 0x74
 800a24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a24e:	4b7b      	ldr	r3, [pc, #492]	; (800a43c <_vfiprintf_r+0x244>)
 800a250:	429d      	cmp	r5, r3
 800a252:	d101      	bne.n	800a258 <_vfiprintf_r+0x60>
 800a254:	68b5      	ldr	r5, [r6, #8]
 800a256:	e7df      	b.n	800a218 <_vfiprintf_r+0x20>
 800a258:	4b79      	ldr	r3, [pc, #484]	; (800a440 <_vfiprintf_r+0x248>)
 800a25a:	429d      	cmp	r5, r3
 800a25c:	bf08      	it	eq
 800a25e:	68f5      	ldreq	r5, [r6, #12]
 800a260:	e7da      	b.n	800a218 <_vfiprintf_r+0x20>
 800a262:	89ab      	ldrh	r3, [r5, #12]
 800a264:	0598      	lsls	r0, r3, #22
 800a266:	d4ed      	bmi.n	800a244 <_vfiprintf_r+0x4c>
 800a268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a26a:	f000 fb76 	bl	800a95a <__retarget_lock_release_recursive>
 800a26e:	e7e9      	b.n	800a244 <_vfiprintf_r+0x4c>
 800a270:	2300      	movs	r3, #0
 800a272:	9309      	str	r3, [sp, #36]	; 0x24
 800a274:	2320      	movs	r3, #32
 800a276:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a27a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a27e:	2330      	movs	r3, #48	; 0x30
 800a280:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a444 <_vfiprintf_r+0x24c>
 800a284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a288:	f04f 0901 	mov.w	r9, #1
 800a28c:	4623      	mov	r3, r4
 800a28e:	469a      	mov	sl, r3
 800a290:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a294:	b10a      	cbz	r2, 800a29a <_vfiprintf_r+0xa2>
 800a296:	2a25      	cmp	r2, #37	; 0x25
 800a298:	d1f9      	bne.n	800a28e <_vfiprintf_r+0x96>
 800a29a:	ebba 0b04 	subs.w	fp, sl, r4
 800a29e:	d00b      	beq.n	800a2b8 <_vfiprintf_r+0xc0>
 800a2a0:	465b      	mov	r3, fp
 800a2a2:	4622      	mov	r2, r4
 800a2a4:	4629      	mov	r1, r5
 800a2a6:	4630      	mov	r0, r6
 800a2a8:	f7ff ff94 	bl	800a1d4 <__sfputs_r>
 800a2ac:	3001      	adds	r0, #1
 800a2ae:	f000 80aa 	beq.w	800a406 <_vfiprintf_r+0x20e>
 800a2b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2b4:	445a      	add	r2, fp
 800a2b6:	9209      	str	r2, [sp, #36]	; 0x24
 800a2b8:	f89a 3000 	ldrb.w	r3, [sl]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	f000 80a2 	beq.w	800a406 <_vfiprintf_r+0x20e>
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	f04f 32ff 	mov.w	r2, #4294967295
 800a2c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2cc:	f10a 0a01 	add.w	sl, sl, #1
 800a2d0:	9304      	str	r3, [sp, #16]
 800a2d2:	9307      	str	r3, [sp, #28]
 800a2d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2d8:	931a      	str	r3, [sp, #104]	; 0x68
 800a2da:	4654      	mov	r4, sl
 800a2dc:	2205      	movs	r2, #5
 800a2de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2e2:	4858      	ldr	r0, [pc, #352]	; (800a444 <_vfiprintf_r+0x24c>)
 800a2e4:	f7f5 ff84 	bl	80001f0 <memchr>
 800a2e8:	9a04      	ldr	r2, [sp, #16]
 800a2ea:	b9d8      	cbnz	r0, 800a324 <_vfiprintf_r+0x12c>
 800a2ec:	06d1      	lsls	r1, r2, #27
 800a2ee:	bf44      	itt	mi
 800a2f0:	2320      	movmi	r3, #32
 800a2f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2f6:	0713      	lsls	r3, r2, #28
 800a2f8:	bf44      	itt	mi
 800a2fa:	232b      	movmi	r3, #43	; 0x2b
 800a2fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a300:	f89a 3000 	ldrb.w	r3, [sl]
 800a304:	2b2a      	cmp	r3, #42	; 0x2a
 800a306:	d015      	beq.n	800a334 <_vfiprintf_r+0x13c>
 800a308:	9a07      	ldr	r2, [sp, #28]
 800a30a:	4654      	mov	r4, sl
 800a30c:	2000      	movs	r0, #0
 800a30e:	f04f 0c0a 	mov.w	ip, #10
 800a312:	4621      	mov	r1, r4
 800a314:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a318:	3b30      	subs	r3, #48	; 0x30
 800a31a:	2b09      	cmp	r3, #9
 800a31c:	d94e      	bls.n	800a3bc <_vfiprintf_r+0x1c4>
 800a31e:	b1b0      	cbz	r0, 800a34e <_vfiprintf_r+0x156>
 800a320:	9207      	str	r2, [sp, #28]
 800a322:	e014      	b.n	800a34e <_vfiprintf_r+0x156>
 800a324:	eba0 0308 	sub.w	r3, r0, r8
 800a328:	fa09 f303 	lsl.w	r3, r9, r3
 800a32c:	4313      	orrs	r3, r2
 800a32e:	9304      	str	r3, [sp, #16]
 800a330:	46a2      	mov	sl, r4
 800a332:	e7d2      	b.n	800a2da <_vfiprintf_r+0xe2>
 800a334:	9b03      	ldr	r3, [sp, #12]
 800a336:	1d19      	adds	r1, r3, #4
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	9103      	str	r1, [sp, #12]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	bfbb      	ittet	lt
 800a340:	425b      	neglt	r3, r3
 800a342:	f042 0202 	orrlt.w	r2, r2, #2
 800a346:	9307      	strge	r3, [sp, #28]
 800a348:	9307      	strlt	r3, [sp, #28]
 800a34a:	bfb8      	it	lt
 800a34c:	9204      	strlt	r2, [sp, #16]
 800a34e:	7823      	ldrb	r3, [r4, #0]
 800a350:	2b2e      	cmp	r3, #46	; 0x2e
 800a352:	d10c      	bne.n	800a36e <_vfiprintf_r+0x176>
 800a354:	7863      	ldrb	r3, [r4, #1]
 800a356:	2b2a      	cmp	r3, #42	; 0x2a
 800a358:	d135      	bne.n	800a3c6 <_vfiprintf_r+0x1ce>
 800a35a:	9b03      	ldr	r3, [sp, #12]
 800a35c:	1d1a      	adds	r2, r3, #4
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	9203      	str	r2, [sp, #12]
 800a362:	2b00      	cmp	r3, #0
 800a364:	bfb8      	it	lt
 800a366:	f04f 33ff 	movlt.w	r3, #4294967295
 800a36a:	3402      	adds	r4, #2
 800a36c:	9305      	str	r3, [sp, #20]
 800a36e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a454 <_vfiprintf_r+0x25c>
 800a372:	7821      	ldrb	r1, [r4, #0]
 800a374:	2203      	movs	r2, #3
 800a376:	4650      	mov	r0, sl
 800a378:	f7f5 ff3a 	bl	80001f0 <memchr>
 800a37c:	b140      	cbz	r0, 800a390 <_vfiprintf_r+0x198>
 800a37e:	2340      	movs	r3, #64	; 0x40
 800a380:	eba0 000a 	sub.w	r0, r0, sl
 800a384:	fa03 f000 	lsl.w	r0, r3, r0
 800a388:	9b04      	ldr	r3, [sp, #16]
 800a38a:	4303      	orrs	r3, r0
 800a38c:	3401      	adds	r4, #1
 800a38e:	9304      	str	r3, [sp, #16]
 800a390:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a394:	482c      	ldr	r0, [pc, #176]	; (800a448 <_vfiprintf_r+0x250>)
 800a396:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a39a:	2206      	movs	r2, #6
 800a39c:	f7f5 ff28 	bl	80001f0 <memchr>
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	d03f      	beq.n	800a424 <_vfiprintf_r+0x22c>
 800a3a4:	4b29      	ldr	r3, [pc, #164]	; (800a44c <_vfiprintf_r+0x254>)
 800a3a6:	bb1b      	cbnz	r3, 800a3f0 <_vfiprintf_r+0x1f8>
 800a3a8:	9b03      	ldr	r3, [sp, #12]
 800a3aa:	3307      	adds	r3, #7
 800a3ac:	f023 0307 	bic.w	r3, r3, #7
 800a3b0:	3308      	adds	r3, #8
 800a3b2:	9303      	str	r3, [sp, #12]
 800a3b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3b6:	443b      	add	r3, r7
 800a3b8:	9309      	str	r3, [sp, #36]	; 0x24
 800a3ba:	e767      	b.n	800a28c <_vfiprintf_r+0x94>
 800a3bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3c0:	460c      	mov	r4, r1
 800a3c2:	2001      	movs	r0, #1
 800a3c4:	e7a5      	b.n	800a312 <_vfiprintf_r+0x11a>
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	3401      	adds	r4, #1
 800a3ca:	9305      	str	r3, [sp, #20]
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	f04f 0c0a 	mov.w	ip, #10
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3d8:	3a30      	subs	r2, #48	; 0x30
 800a3da:	2a09      	cmp	r2, #9
 800a3dc:	d903      	bls.n	800a3e6 <_vfiprintf_r+0x1ee>
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d0c5      	beq.n	800a36e <_vfiprintf_r+0x176>
 800a3e2:	9105      	str	r1, [sp, #20]
 800a3e4:	e7c3      	b.n	800a36e <_vfiprintf_r+0x176>
 800a3e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3ea:	4604      	mov	r4, r0
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e7f0      	b.n	800a3d2 <_vfiprintf_r+0x1da>
 800a3f0:	ab03      	add	r3, sp, #12
 800a3f2:	9300      	str	r3, [sp, #0]
 800a3f4:	462a      	mov	r2, r5
 800a3f6:	4b16      	ldr	r3, [pc, #88]	; (800a450 <_vfiprintf_r+0x258>)
 800a3f8:	a904      	add	r1, sp, #16
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	f7fc fa32 	bl	8006864 <_printf_float>
 800a400:	4607      	mov	r7, r0
 800a402:	1c78      	adds	r0, r7, #1
 800a404:	d1d6      	bne.n	800a3b4 <_vfiprintf_r+0x1bc>
 800a406:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a408:	07d9      	lsls	r1, r3, #31
 800a40a:	d405      	bmi.n	800a418 <_vfiprintf_r+0x220>
 800a40c:	89ab      	ldrh	r3, [r5, #12]
 800a40e:	059a      	lsls	r2, r3, #22
 800a410:	d402      	bmi.n	800a418 <_vfiprintf_r+0x220>
 800a412:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a414:	f000 faa1 	bl	800a95a <__retarget_lock_release_recursive>
 800a418:	89ab      	ldrh	r3, [r5, #12]
 800a41a:	065b      	lsls	r3, r3, #25
 800a41c:	f53f af12 	bmi.w	800a244 <_vfiprintf_r+0x4c>
 800a420:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a422:	e711      	b.n	800a248 <_vfiprintf_r+0x50>
 800a424:	ab03      	add	r3, sp, #12
 800a426:	9300      	str	r3, [sp, #0]
 800a428:	462a      	mov	r2, r5
 800a42a:	4b09      	ldr	r3, [pc, #36]	; (800a450 <_vfiprintf_r+0x258>)
 800a42c:	a904      	add	r1, sp, #16
 800a42e:	4630      	mov	r0, r6
 800a430:	f7fc fcbc 	bl	8006dac <_printf_i>
 800a434:	e7e4      	b.n	800a400 <_vfiprintf_r+0x208>
 800a436:	bf00      	nop
 800a438:	0800b7d4 	.word	0x0800b7d4
 800a43c:	0800b7f4 	.word	0x0800b7f4
 800a440:	0800b7b4 	.word	0x0800b7b4
 800a444:	0800b764 	.word	0x0800b764
 800a448:	0800b76e 	.word	0x0800b76e
 800a44c:	08006865 	.word	0x08006865
 800a450:	0800a1d5 	.word	0x0800a1d5
 800a454:	0800b76a 	.word	0x0800b76a

0800a458 <__swbuf_r>:
 800a458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45a:	460e      	mov	r6, r1
 800a45c:	4614      	mov	r4, r2
 800a45e:	4605      	mov	r5, r0
 800a460:	b118      	cbz	r0, 800a46a <__swbuf_r+0x12>
 800a462:	6983      	ldr	r3, [r0, #24]
 800a464:	b90b      	cbnz	r3, 800a46a <__swbuf_r+0x12>
 800a466:	f000 f9d9 	bl	800a81c <__sinit>
 800a46a:	4b21      	ldr	r3, [pc, #132]	; (800a4f0 <__swbuf_r+0x98>)
 800a46c:	429c      	cmp	r4, r3
 800a46e:	d12b      	bne.n	800a4c8 <__swbuf_r+0x70>
 800a470:	686c      	ldr	r4, [r5, #4]
 800a472:	69a3      	ldr	r3, [r4, #24]
 800a474:	60a3      	str	r3, [r4, #8]
 800a476:	89a3      	ldrh	r3, [r4, #12]
 800a478:	071a      	lsls	r2, r3, #28
 800a47a:	d52f      	bpl.n	800a4dc <__swbuf_r+0x84>
 800a47c:	6923      	ldr	r3, [r4, #16]
 800a47e:	b36b      	cbz	r3, 800a4dc <__swbuf_r+0x84>
 800a480:	6923      	ldr	r3, [r4, #16]
 800a482:	6820      	ldr	r0, [r4, #0]
 800a484:	1ac0      	subs	r0, r0, r3
 800a486:	6963      	ldr	r3, [r4, #20]
 800a488:	b2f6      	uxtb	r6, r6
 800a48a:	4283      	cmp	r3, r0
 800a48c:	4637      	mov	r7, r6
 800a48e:	dc04      	bgt.n	800a49a <__swbuf_r+0x42>
 800a490:	4621      	mov	r1, r4
 800a492:	4628      	mov	r0, r5
 800a494:	f000 f92e 	bl	800a6f4 <_fflush_r>
 800a498:	bb30      	cbnz	r0, 800a4e8 <__swbuf_r+0x90>
 800a49a:	68a3      	ldr	r3, [r4, #8]
 800a49c:	3b01      	subs	r3, #1
 800a49e:	60a3      	str	r3, [r4, #8]
 800a4a0:	6823      	ldr	r3, [r4, #0]
 800a4a2:	1c5a      	adds	r2, r3, #1
 800a4a4:	6022      	str	r2, [r4, #0]
 800a4a6:	701e      	strb	r6, [r3, #0]
 800a4a8:	6963      	ldr	r3, [r4, #20]
 800a4aa:	3001      	adds	r0, #1
 800a4ac:	4283      	cmp	r3, r0
 800a4ae:	d004      	beq.n	800a4ba <__swbuf_r+0x62>
 800a4b0:	89a3      	ldrh	r3, [r4, #12]
 800a4b2:	07db      	lsls	r3, r3, #31
 800a4b4:	d506      	bpl.n	800a4c4 <__swbuf_r+0x6c>
 800a4b6:	2e0a      	cmp	r6, #10
 800a4b8:	d104      	bne.n	800a4c4 <__swbuf_r+0x6c>
 800a4ba:	4621      	mov	r1, r4
 800a4bc:	4628      	mov	r0, r5
 800a4be:	f000 f919 	bl	800a6f4 <_fflush_r>
 800a4c2:	b988      	cbnz	r0, 800a4e8 <__swbuf_r+0x90>
 800a4c4:	4638      	mov	r0, r7
 800a4c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4c8:	4b0a      	ldr	r3, [pc, #40]	; (800a4f4 <__swbuf_r+0x9c>)
 800a4ca:	429c      	cmp	r4, r3
 800a4cc:	d101      	bne.n	800a4d2 <__swbuf_r+0x7a>
 800a4ce:	68ac      	ldr	r4, [r5, #8]
 800a4d0:	e7cf      	b.n	800a472 <__swbuf_r+0x1a>
 800a4d2:	4b09      	ldr	r3, [pc, #36]	; (800a4f8 <__swbuf_r+0xa0>)
 800a4d4:	429c      	cmp	r4, r3
 800a4d6:	bf08      	it	eq
 800a4d8:	68ec      	ldreq	r4, [r5, #12]
 800a4da:	e7ca      	b.n	800a472 <__swbuf_r+0x1a>
 800a4dc:	4621      	mov	r1, r4
 800a4de:	4628      	mov	r0, r5
 800a4e0:	f000 f80c 	bl	800a4fc <__swsetup_r>
 800a4e4:	2800      	cmp	r0, #0
 800a4e6:	d0cb      	beq.n	800a480 <__swbuf_r+0x28>
 800a4e8:	f04f 37ff 	mov.w	r7, #4294967295
 800a4ec:	e7ea      	b.n	800a4c4 <__swbuf_r+0x6c>
 800a4ee:	bf00      	nop
 800a4f0:	0800b7d4 	.word	0x0800b7d4
 800a4f4:	0800b7f4 	.word	0x0800b7f4
 800a4f8:	0800b7b4 	.word	0x0800b7b4

0800a4fc <__swsetup_r>:
 800a4fc:	4b32      	ldr	r3, [pc, #200]	; (800a5c8 <__swsetup_r+0xcc>)
 800a4fe:	b570      	push	{r4, r5, r6, lr}
 800a500:	681d      	ldr	r5, [r3, #0]
 800a502:	4606      	mov	r6, r0
 800a504:	460c      	mov	r4, r1
 800a506:	b125      	cbz	r5, 800a512 <__swsetup_r+0x16>
 800a508:	69ab      	ldr	r3, [r5, #24]
 800a50a:	b913      	cbnz	r3, 800a512 <__swsetup_r+0x16>
 800a50c:	4628      	mov	r0, r5
 800a50e:	f000 f985 	bl	800a81c <__sinit>
 800a512:	4b2e      	ldr	r3, [pc, #184]	; (800a5cc <__swsetup_r+0xd0>)
 800a514:	429c      	cmp	r4, r3
 800a516:	d10f      	bne.n	800a538 <__swsetup_r+0x3c>
 800a518:	686c      	ldr	r4, [r5, #4]
 800a51a:	89a3      	ldrh	r3, [r4, #12]
 800a51c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a520:	0719      	lsls	r1, r3, #28
 800a522:	d42c      	bmi.n	800a57e <__swsetup_r+0x82>
 800a524:	06dd      	lsls	r5, r3, #27
 800a526:	d411      	bmi.n	800a54c <__swsetup_r+0x50>
 800a528:	2309      	movs	r3, #9
 800a52a:	6033      	str	r3, [r6, #0]
 800a52c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a530:	81a3      	strh	r3, [r4, #12]
 800a532:	f04f 30ff 	mov.w	r0, #4294967295
 800a536:	e03e      	b.n	800a5b6 <__swsetup_r+0xba>
 800a538:	4b25      	ldr	r3, [pc, #148]	; (800a5d0 <__swsetup_r+0xd4>)
 800a53a:	429c      	cmp	r4, r3
 800a53c:	d101      	bne.n	800a542 <__swsetup_r+0x46>
 800a53e:	68ac      	ldr	r4, [r5, #8]
 800a540:	e7eb      	b.n	800a51a <__swsetup_r+0x1e>
 800a542:	4b24      	ldr	r3, [pc, #144]	; (800a5d4 <__swsetup_r+0xd8>)
 800a544:	429c      	cmp	r4, r3
 800a546:	bf08      	it	eq
 800a548:	68ec      	ldreq	r4, [r5, #12]
 800a54a:	e7e6      	b.n	800a51a <__swsetup_r+0x1e>
 800a54c:	0758      	lsls	r0, r3, #29
 800a54e:	d512      	bpl.n	800a576 <__swsetup_r+0x7a>
 800a550:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a552:	b141      	cbz	r1, 800a566 <__swsetup_r+0x6a>
 800a554:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a558:	4299      	cmp	r1, r3
 800a55a:	d002      	beq.n	800a562 <__swsetup_r+0x66>
 800a55c:	4630      	mov	r0, r6
 800a55e:	f7ff fb27 	bl	8009bb0 <_free_r>
 800a562:	2300      	movs	r3, #0
 800a564:	6363      	str	r3, [r4, #52]	; 0x34
 800a566:	89a3      	ldrh	r3, [r4, #12]
 800a568:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a56c:	81a3      	strh	r3, [r4, #12]
 800a56e:	2300      	movs	r3, #0
 800a570:	6063      	str	r3, [r4, #4]
 800a572:	6923      	ldr	r3, [r4, #16]
 800a574:	6023      	str	r3, [r4, #0]
 800a576:	89a3      	ldrh	r3, [r4, #12]
 800a578:	f043 0308 	orr.w	r3, r3, #8
 800a57c:	81a3      	strh	r3, [r4, #12]
 800a57e:	6923      	ldr	r3, [r4, #16]
 800a580:	b94b      	cbnz	r3, 800a596 <__swsetup_r+0x9a>
 800a582:	89a3      	ldrh	r3, [r4, #12]
 800a584:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a588:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a58c:	d003      	beq.n	800a596 <__swsetup_r+0x9a>
 800a58e:	4621      	mov	r1, r4
 800a590:	4630      	mov	r0, r6
 800a592:	f000 fa09 	bl	800a9a8 <__smakebuf_r>
 800a596:	89a0      	ldrh	r0, [r4, #12]
 800a598:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a59c:	f010 0301 	ands.w	r3, r0, #1
 800a5a0:	d00a      	beq.n	800a5b8 <__swsetup_r+0xbc>
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	60a3      	str	r3, [r4, #8]
 800a5a6:	6963      	ldr	r3, [r4, #20]
 800a5a8:	425b      	negs	r3, r3
 800a5aa:	61a3      	str	r3, [r4, #24]
 800a5ac:	6923      	ldr	r3, [r4, #16]
 800a5ae:	b943      	cbnz	r3, 800a5c2 <__swsetup_r+0xc6>
 800a5b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a5b4:	d1ba      	bne.n	800a52c <__swsetup_r+0x30>
 800a5b6:	bd70      	pop	{r4, r5, r6, pc}
 800a5b8:	0781      	lsls	r1, r0, #30
 800a5ba:	bf58      	it	pl
 800a5bc:	6963      	ldrpl	r3, [r4, #20]
 800a5be:	60a3      	str	r3, [r4, #8]
 800a5c0:	e7f4      	b.n	800a5ac <__swsetup_r+0xb0>
 800a5c2:	2000      	movs	r0, #0
 800a5c4:	e7f7      	b.n	800a5b6 <__swsetup_r+0xba>
 800a5c6:	bf00      	nop
 800a5c8:	2000000c 	.word	0x2000000c
 800a5cc:	0800b7d4 	.word	0x0800b7d4
 800a5d0:	0800b7f4 	.word	0x0800b7f4
 800a5d4:	0800b7b4 	.word	0x0800b7b4

0800a5d8 <abort>:
 800a5d8:	b508      	push	{r3, lr}
 800a5da:	2006      	movs	r0, #6
 800a5dc:	f000 fa54 	bl	800aa88 <raise>
 800a5e0:	2001      	movs	r0, #1
 800a5e2:	f7f8 fd1f 	bl	8003024 <_exit>
	...

0800a5e8 <__sflush_r>:
 800a5e8:	898a      	ldrh	r2, [r1, #12]
 800a5ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5ee:	4605      	mov	r5, r0
 800a5f0:	0710      	lsls	r0, r2, #28
 800a5f2:	460c      	mov	r4, r1
 800a5f4:	d458      	bmi.n	800a6a8 <__sflush_r+0xc0>
 800a5f6:	684b      	ldr	r3, [r1, #4]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	dc05      	bgt.n	800a608 <__sflush_r+0x20>
 800a5fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	dc02      	bgt.n	800a608 <__sflush_r+0x20>
 800a602:	2000      	movs	r0, #0
 800a604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a608:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a60a:	2e00      	cmp	r6, #0
 800a60c:	d0f9      	beq.n	800a602 <__sflush_r+0x1a>
 800a60e:	2300      	movs	r3, #0
 800a610:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a614:	682f      	ldr	r7, [r5, #0]
 800a616:	602b      	str	r3, [r5, #0]
 800a618:	d032      	beq.n	800a680 <__sflush_r+0x98>
 800a61a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a61c:	89a3      	ldrh	r3, [r4, #12]
 800a61e:	075a      	lsls	r2, r3, #29
 800a620:	d505      	bpl.n	800a62e <__sflush_r+0x46>
 800a622:	6863      	ldr	r3, [r4, #4]
 800a624:	1ac0      	subs	r0, r0, r3
 800a626:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a628:	b10b      	cbz	r3, 800a62e <__sflush_r+0x46>
 800a62a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a62c:	1ac0      	subs	r0, r0, r3
 800a62e:	2300      	movs	r3, #0
 800a630:	4602      	mov	r2, r0
 800a632:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a634:	6a21      	ldr	r1, [r4, #32]
 800a636:	4628      	mov	r0, r5
 800a638:	47b0      	blx	r6
 800a63a:	1c43      	adds	r3, r0, #1
 800a63c:	89a3      	ldrh	r3, [r4, #12]
 800a63e:	d106      	bne.n	800a64e <__sflush_r+0x66>
 800a640:	6829      	ldr	r1, [r5, #0]
 800a642:	291d      	cmp	r1, #29
 800a644:	d82c      	bhi.n	800a6a0 <__sflush_r+0xb8>
 800a646:	4a2a      	ldr	r2, [pc, #168]	; (800a6f0 <__sflush_r+0x108>)
 800a648:	40ca      	lsrs	r2, r1
 800a64a:	07d6      	lsls	r6, r2, #31
 800a64c:	d528      	bpl.n	800a6a0 <__sflush_r+0xb8>
 800a64e:	2200      	movs	r2, #0
 800a650:	6062      	str	r2, [r4, #4]
 800a652:	04d9      	lsls	r1, r3, #19
 800a654:	6922      	ldr	r2, [r4, #16]
 800a656:	6022      	str	r2, [r4, #0]
 800a658:	d504      	bpl.n	800a664 <__sflush_r+0x7c>
 800a65a:	1c42      	adds	r2, r0, #1
 800a65c:	d101      	bne.n	800a662 <__sflush_r+0x7a>
 800a65e:	682b      	ldr	r3, [r5, #0]
 800a660:	b903      	cbnz	r3, 800a664 <__sflush_r+0x7c>
 800a662:	6560      	str	r0, [r4, #84]	; 0x54
 800a664:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a666:	602f      	str	r7, [r5, #0]
 800a668:	2900      	cmp	r1, #0
 800a66a:	d0ca      	beq.n	800a602 <__sflush_r+0x1a>
 800a66c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a670:	4299      	cmp	r1, r3
 800a672:	d002      	beq.n	800a67a <__sflush_r+0x92>
 800a674:	4628      	mov	r0, r5
 800a676:	f7ff fa9b 	bl	8009bb0 <_free_r>
 800a67a:	2000      	movs	r0, #0
 800a67c:	6360      	str	r0, [r4, #52]	; 0x34
 800a67e:	e7c1      	b.n	800a604 <__sflush_r+0x1c>
 800a680:	6a21      	ldr	r1, [r4, #32]
 800a682:	2301      	movs	r3, #1
 800a684:	4628      	mov	r0, r5
 800a686:	47b0      	blx	r6
 800a688:	1c41      	adds	r1, r0, #1
 800a68a:	d1c7      	bne.n	800a61c <__sflush_r+0x34>
 800a68c:	682b      	ldr	r3, [r5, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d0c4      	beq.n	800a61c <__sflush_r+0x34>
 800a692:	2b1d      	cmp	r3, #29
 800a694:	d001      	beq.n	800a69a <__sflush_r+0xb2>
 800a696:	2b16      	cmp	r3, #22
 800a698:	d101      	bne.n	800a69e <__sflush_r+0xb6>
 800a69a:	602f      	str	r7, [r5, #0]
 800a69c:	e7b1      	b.n	800a602 <__sflush_r+0x1a>
 800a69e:	89a3      	ldrh	r3, [r4, #12]
 800a6a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6a4:	81a3      	strh	r3, [r4, #12]
 800a6a6:	e7ad      	b.n	800a604 <__sflush_r+0x1c>
 800a6a8:	690f      	ldr	r7, [r1, #16]
 800a6aa:	2f00      	cmp	r7, #0
 800a6ac:	d0a9      	beq.n	800a602 <__sflush_r+0x1a>
 800a6ae:	0793      	lsls	r3, r2, #30
 800a6b0:	680e      	ldr	r6, [r1, #0]
 800a6b2:	bf08      	it	eq
 800a6b4:	694b      	ldreq	r3, [r1, #20]
 800a6b6:	600f      	str	r7, [r1, #0]
 800a6b8:	bf18      	it	ne
 800a6ba:	2300      	movne	r3, #0
 800a6bc:	eba6 0807 	sub.w	r8, r6, r7
 800a6c0:	608b      	str	r3, [r1, #8]
 800a6c2:	f1b8 0f00 	cmp.w	r8, #0
 800a6c6:	dd9c      	ble.n	800a602 <__sflush_r+0x1a>
 800a6c8:	6a21      	ldr	r1, [r4, #32]
 800a6ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a6cc:	4643      	mov	r3, r8
 800a6ce:	463a      	mov	r2, r7
 800a6d0:	4628      	mov	r0, r5
 800a6d2:	47b0      	blx	r6
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	dc06      	bgt.n	800a6e6 <__sflush_r+0xfe>
 800a6d8:	89a3      	ldrh	r3, [r4, #12]
 800a6da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6de:	81a3      	strh	r3, [r4, #12]
 800a6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a6e4:	e78e      	b.n	800a604 <__sflush_r+0x1c>
 800a6e6:	4407      	add	r7, r0
 800a6e8:	eba8 0800 	sub.w	r8, r8, r0
 800a6ec:	e7e9      	b.n	800a6c2 <__sflush_r+0xda>
 800a6ee:	bf00      	nop
 800a6f0:	20400001 	.word	0x20400001

0800a6f4 <_fflush_r>:
 800a6f4:	b538      	push	{r3, r4, r5, lr}
 800a6f6:	690b      	ldr	r3, [r1, #16]
 800a6f8:	4605      	mov	r5, r0
 800a6fa:	460c      	mov	r4, r1
 800a6fc:	b913      	cbnz	r3, 800a704 <_fflush_r+0x10>
 800a6fe:	2500      	movs	r5, #0
 800a700:	4628      	mov	r0, r5
 800a702:	bd38      	pop	{r3, r4, r5, pc}
 800a704:	b118      	cbz	r0, 800a70e <_fflush_r+0x1a>
 800a706:	6983      	ldr	r3, [r0, #24]
 800a708:	b90b      	cbnz	r3, 800a70e <_fflush_r+0x1a>
 800a70a:	f000 f887 	bl	800a81c <__sinit>
 800a70e:	4b14      	ldr	r3, [pc, #80]	; (800a760 <_fflush_r+0x6c>)
 800a710:	429c      	cmp	r4, r3
 800a712:	d11b      	bne.n	800a74c <_fflush_r+0x58>
 800a714:	686c      	ldr	r4, [r5, #4]
 800a716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d0ef      	beq.n	800a6fe <_fflush_r+0xa>
 800a71e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a720:	07d0      	lsls	r0, r2, #31
 800a722:	d404      	bmi.n	800a72e <_fflush_r+0x3a>
 800a724:	0599      	lsls	r1, r3, #22
 800a726:	d402      	bmi.n	800a72e <_fflush_r+0x3a>
 800a728:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a72a:	f000 f915 	bl	800a958 <__retarget_lock_acquire_recursive>
 800a72e:	4628      	mov	r0, r5
 800a730:	4621      	mov	r1, r4
 800a732:	f7ff ff59 	bl	800a5e8 <__sflush_r>
 800a736:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a738:	07da      	lsls	r2, r3, #31
 800a73a:	4605      	mov	r5, r0
 800a73c:	d4e0      	bmi.n	800a700 <_fflush_r+0xc>
 800a73e:	89a3      	ldrh	r3, [r4, #12]
 800a740:	059b      	lsls	r3, r3, #22
 800a742:	d4dd      	bmi.n	800a700 <_fflush_r+0xc>
 800a744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a746:	f000 f908 	bl	800a95a <__retarget_lock_release_recursive>
 800a74a:	e7d9      	b.n	800a700 <_fflush_r+0xc>
 800a74c:	4b05      	ldr	r3, [pc, #20]	; (800a764 <_fflush_r+0x70>)
 800a74e:	429c      	cmp	r4, r3
 800a750:	d101      	bne.n	800a756 <_fflush_r+0x62>
 800a752:	68ac      	ldr	r4, [r5, #8]
 800a754:	e7df      	b.n	800a716 <_fflush_r+0x22>
 800a756:	4b04      	ldr	r3, [pc, #16]	; (800a768 <_fflush_r+0x74>)
 800a758:	429c      	cmp	r4, r3
 800a75a:	bf08      	it	eq
 800a75c:	68ec      	ldreq	r4, [r5, #12]
 800a75e:	e7da      	b.n	800a716 <_fflush_r+0x22>
 800a760:	0800b7d4 	.word	0x0800b7d4
 800a764:	0800b7f4 	.word	0x0800b7f4
 800a768:	0800b7b4 	.word	0x0800b7b4

0800a76c <std>:
 800a76c:	2300      	movs	r3, #0
 800a76e:	b510      	push	{r4, lr}
 800a770:	4604      	mov	r4, r0
 800a772:	e9c0 3300 	strd	r3, r3, [r0]
 800a776:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a77a:	6083      	str	r3, [r0, #8]
 800a77c:	8181      	strh	r1, [r0, #12]
 800a77e:	6643      	str	r3, [r0, #100]	; 0x64
 800a780:	81c2      	strh	r2, [r0, #14]
 800a782:	6183      	str	r3, [r0, #24]
 800a784:	4619      	mov	r1, r3
 800a786:	2208      	movs	r2, #8
 800a788:	305c      	adds	r0, #92	; 0x5c
 800a78a:	f7fb ffc3 	bl	8006714 <memset>
 800a78e:	4b05      	ldr	r3, [pc, #20]	; (800a7a4 <std+0x38>)
 800a790:	6263      	str	r3, [r4, #36]	; 0x24
 800a792:	4b05      	ldr	r3, [pc, #20]	; (800a7a8 <std+0x3c>)
 800a794:	62a3      	str	r3, [r4, #40]	; 0x28
 800a796:	4b05      	ldr	r3, [pc, #20]	; (800a7ac <std+0x40>)
 800a798:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a79a:	4b05      	ldr	r3, [pc, #20]	; (800a7b0 <std+0x44>)
 800a79c:	6224      	str	r4, [r4, #32]
 800a79e:	6323      	str	r3, [r4, #48]	; 0x30
 800a7a0:	bd10      	pop	{r4, pc}
 800a7a2:	bf00      	nop
 800a7a4:	0800aac1 	.word	0x0800aac1
 800a7a8:	0800aae3 	.word	0x0800aae3
 800a7ac:	0800ab1b 	.word	0x0800ab1b
 800a7b0:	0800ab3f 	.word	0x0800ab3f

0800a7b4 <_cleanup_r>:
 800a7b4:	4901      	ldr	r1, [pc, #4]	; (800a7bc <_cleanup_r+0x8>)
 800a7b6:	f000 b8af 	b.w	800a918 <_fwalk_reent>
 800a7ba:	bf00      	nop
 800a7bc:	0800a6f5 	.word	0x0800a6f5

0800a7c0 <__sfmoreglue>:
 800a7c0:	b570      	push	{r4, r5, r6, lr}
 800a7c2:	2268      	movs	r2, #104	; 0x68
 800a7c4:	1e4d      	subs	r5, r1, #1
 800a7c6:	4355      	muls	r5, r2
 800a7c8:	460e      	mov	r6, r1
 800a7ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a7ce:	f7ff fa5b 	bl	8009c88 <_malloc_r>
 800a7d2:	4604      	mov	r4, r0
 800a7d4:	b140      	cbz	r0, 800a7e8 <__sfmoreglue+0x28>
 800a7d6:	2100      	movs	r1, #0
 800a7d8:	e9c0 1600 	strd	r1, r6, [r0]
 800a7dc:	300c      	adds	r0, #12
 800a7de:	60a0      	str	r0, [r4, #8]
 800a7e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a7e4:	f7fb ff96 	bl	8006714 <memset>
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	bd70      	pop	{r4, r5, r6, pc}

0800a7ec <__sfp_lock_acquire>:
 800a7ec:	4801      	ldr	r0, [pc, #4]	; (800a7f4 <__sfp_lock_acquire+0x8>)
 800a7ee:	f000 b8b3 	b.w	800a958 <__retarget_lock_acquire_recursive>
 800a7f2:	bf00      	nop
 800a7f4:	20000db1 	.word	0x20000db1

0800a7f8 <__sfp_lock_release>:
 800a7f8:	4801      	ldr	r0, [pc, #4]	; (800a800 <__sfp_lock_release+0x8>)
 800a7fa:	f000 b8ae 	b.w	800a95a <__retarget_lock_release_recursive>
 800a7fe:	bf00      	nop
 800a800:	20000db1 	.word	0x20000db1

0800a804 <__sinit_lock_acquire>:
 800a804:	4801      	ldr	r0, [pc, #4]	; (800a80c <__sinit_lock_acquire+0x8>)
 800a806:	f000 b8a7 	b.w	800a958 <__retarget_lock_acquire_recursive>
 800a80a:	bf00      	nop
 800a80c:	20000db2 	.word	0x20000db2

0800a810 <__sinit_lock_release>:
 800a810:	4801      	ldr	r0, [pc, #4]	; (800a818 <__sinit_lock_release+0x8>)
 800a812:	f000 b8a2 	b.w	800a95a <__retarget_lock_release_recursive>
 800a816:	bf00      	nop
 800a818:	20000db2 	.word	0x20000db2

0800a81c <__sinit>:
 800a81c:	b510      	push	{r4, lr}
 800a81e:	4604      	mov	r4, r0
 800a820:	f7ff fff0 	bl	800a804 <__sinit_lock_acquire>
 800a824:	69a3      	ldr	r3, [r4, #24]
 800a826:	b11b      	cbz	r3, 800a830 <__sinit+0x14>
 800a828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a82c:	f7ff bff0 	b.w	800a810 <__sinit_lock_release>
 800a830:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a834:	6523      	str	r3, [r4, #80]	; 0x50
 800a836:	4b13      	ldr	r3, [pc, #76]	; (800a884 <__sinit+0x68>)
 800a838:	4a13      	ldr	r2, [pc, #76]	; (800a888 <__sinit+0x6c>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a83e:	42a3      	cmp	r3, r4
 800a840:	bf04      	itt	eq
 800a842:	2301      	moveq	r3, #1
 800a844:	61a3      	streq	r3, [r4, #24]
 800a846:	4620      	mov	r0, r4
 800a848:	f000 f820 	bl	800a88c <__sfp>
 800a84c:	6060      	str	r0, [r4, #4]
 800a84e:	4620      	mov	r0, r4
 800a850:	f000 f81c 	bl	800a88c <__sfp>
 800a854:	60a0      	str	r0, [r4, #8]
 800a856:	4620      	mov	r0, r4
 800a858:	f000 f818 	bl	800a88c <__sfp>
 800a85c:	2200      	movs	r2, #0
 800a85e:	60e0      	str	r0, [r4, #12]
 800a860:	2104      	movs	r1, #4
 800a862:	6860      	ldr	r0, [r4, #4]
 800a864:	f7ff ff82 	bl	800a76c <std>
 800a868:	68a0      	ldr	r0, [r4, #8]
 800a86a:	2201      	movs	r2, #1
 800a86c:	2109      	movs	r1, #9
 800a86e:	f7ff ff7d 	bl	800a76c <std>
 800a872:	68e0      	ldr	r0, [r4, #12]
 800a874:	2202      	movs	r2, #2
 800a876:	2112      	movs	r1, #18
 800a878:	f7ff ff78 	bl	800a76c <std>
 800a87c:	2301      	movs	r3, #1
 800a87e:	61a3      	str	r3, [r4, #24]
 800a880:	e7d2      	b.n	800a828 <__sinit+0xc>
 800a882:	bf00      	nop
 800a884:	0800b378 	.word	0x0800b378
 800a888:	0800a7b5 	.word	0x0800a7b5

0800a88c <__sfp>:
 800a88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a88e:	4607      	mov	r7, r0
 800a890:	f7ff ffac 	bl	800a7ec <__sfp_lock_acquire>
 800a894:	4b1e      	ldr	r3, [pc, #120]	; (800a910 <__sfp+0x84>)
 800a896:	681e      	ldr	r6, [r3, #0]
 800a898:	69b3      	ldr	r3, [r6, #24]
 800a89a:	b913      	cbnz	r3, 800a8a2 <__sfp+0x16>
 800a89c:	4630      	mov	r0, r6
 800a89e:	f7ff ffbd 	bl	800a81c <__sinit>
 800a8a2:	3648      	adds	r6, #72	; 0x48
 800a8a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a8a8:	3b01      	subs	r3, #1
 800a8aa:	d503      	bpl.n	800a8b4 <__sfp+0x28>
 800a8ac:	6833      	ldr	r3, [r6, #0]
 800a8ae:	b30b      	cbz	r3, 800a8f4 <__sfp+0x68>
 800a8b0:	6836      	ldr	r6, [r6, #0]
 800a8b2:	e7f7      	b.n	800a8a4 <__sfp+0x18>
 800a8b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a8b8:	b9d5      	cbnz	r5, 800a8f0 <__sfp+0x64>
 800a8ba:	4b16      	ldr	r3, [pc, #88]	; (800a914 <__sfp+0x88>)
 800a8bc:	60e3      	str	r3, [r4, #12]
 800a8be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a8c2:	6665      	str	r5, [r4, #100]	; 0x64
 800a8c4:	f000 f847 	bl	800a956 <__retarget_lock_init_recursive>
 800a8c8:	f7ff ff96 	bl	800a7f8 <__sfp_lock_release>
 800a8cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a8d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a8d4:	6025      	str	r5, [r4, #0]
 800a8d6:	61a5      	str	r5, [r4, #24]
 800a8d8:	2208      	movs	r2, #8
 800a8da:	4629      	mov	r1, r5
 800a8dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a8e0:	f7fb ff18 	bl	8006714 <memset>
 800a8e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a8e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a8ec:	4620      	mov	r0, r4
 800a8ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8f0:	3468      	adds	r4, #104	; 0x68
 800a8f2:	e7d9      	b.n	800a8a8 <__sfp+0x1c>
 800a8f4:	2104      	movs	r1, #4
 800a8f6:	4638      	mov	r0, r7
 800a8f8:	f7ff ff62 	bl	800a7c0 <__sfmoreglue>
 800a8fc:	4604      	mov	r4, r0
 800a8fe:	6030      	str	r0, [r6, #0]
 800a900:	2800      	cmp	r0, #0
 800a902:	d1d5      	bne.n	800a8b0 <__sfp+0x24>
 800a904:	f7ff ff78 	bl	800a7f8 <__sfp_lock_release>
 800a908:	230c      	movs	r3, #12
 800a90a:	603b      	str	r3, [r7, #0]
 800a90c:	e7ee      	b.n	800a8ec <__sfp+0x60>
 800a90e:	bf00      	nop
 800a910:	0800b378 	.word	0x0800b378
 800a914:	ffff0001 	.word	0xffff0001

0800a918 <_fwalk_reent>:
 800a918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a91c:	4606      	mov	r6, r0
 800a91e:	4688      	mov	r8, r1
 800a920:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a924:	2700      	movs	r7, #0
 800a926:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a92a:	f1b9 0901 	subs.w	r9, r9, #1
 800a92e:	d505      	bpl.n	800a93c <_fwalk_reent+0x24>
 800a930:	6824      	ldr	r4, [r4, #0]
 800a932:	2c00      	cmp	r4, #0
 800a934:	d1f7      	bne.n	800a926 <_fwalk_reent+0xe>
 800a936:	4638      	mov	r0, r7
 800a938:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a93c:	89ab      	ldrh	r3, [r5, #12]
 800a93e:	2b01      	cmp	r3, #1
 800a940:	d907      	bls.n	800a952 <_fwalk_reent+0x3a>
 800a942:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a946:	3301      	adds	r3, #1
 800a948:	d003      	beq.n	800a952 <_fwalk_reent+0x3a>
 800a94a:	4629      	mov	r1, r5
 800a94c:	4630      	mov	r0, r6
 800a94e:	47c0      	blx	r8
 800a950:	4307      	orrs	r7, r0
 800a952:	3568      	adds	r5, #104	; 0x68
 800a954:	e7e9      	b.n	800a92a <_fwalk_reent+0x12>

0800a956 <__retarget_lock_init_recursive>:
 800a956:	4770      	bx	lr

0800a958 <__retarget_lock_acquire_recursive>:
 800a958:	4770      	bx	lr

0800a95a <__retarget_lock_release_recursive>:
 800a95a:	4770      	bx	lr

0800a95c <__swhatbuf_r>:
 800a95c:	b570      	push	{r4, r5, r6, lr}
 800a95e:	460e      	mov	r6, r1
 800a960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a964:	2900      	cmp	r1, #0
 800a966:	b096      	sub	sp, #88	; 0x58
 800a968:	4614      	mov	r4, r2
 800a96a:	461d      	mov	r5, r3
 800a96c:	da08      	bge.n	800a980 <__swhatbuf_r+0x24>
 800a96e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a972:	2200      	movs	r2, #0
 800a974:	602a      	str	r2, [r5, #0]
 800a976:	061a      	lsls	r2, r3, #24
 800a978:	d410      	bmi.n	800a99c <__swhatbuf_r+0x40>
 800a97a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a97e:	e00e      	b.n	800a99e <__swhatbuf_r+0x42>
 800a980:	466a      	mov	r2, sp
 800a982:	f000 f903 	bl	800ab8c <_fstat_r>
 800a986:	2800      	cmp	r0, #0
 800a988:	dbf1      	blt.n	800a96e <__swhatbuf_r+0x12>
 800a98a:	9a01      	ldr	r2, [sp, #4]
 800a98c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a990:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a994:	425a      	negs	r2, r3
 800a996:	415a      	adcs	r2, r3
 800a998:	602a      	str	r2, [r5, #0]
 800a99a:	e7ee      	b.n	800a97a <__swhatbuf_r+0x1e>
 800a99c:	2340      	movs	r3, #64	; 0x40
 800a99e:	2000      	movs	r0, #0
 800a9a0:	6023      	str	r3, [r4, #0]
 800a9a2:	b016      	add	sp, #88	; 0x58
 800a9a4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a9a8 <__smakebuf_r>:
 800a9a8:	898b      	ldrh	r3, [r1, #12]
 800a9aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a9ac:	079d      	lsls	r5, r3, #30
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	460c      	mov	r4, r1
 800a9b2:	d507      	bpl.n	800a9c4 <__smakebuf_r+0x1c>
 800a9b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a9b8:	6023      	str	r3, [r4, #0]
 800a9ba:	6123      	str	r3, [r4, #16]
 800a9bc:	2301      	movs	r3, #1
 800a9be:	6163      	str	r3, [r4, #20]
 800a9c0:	b002      	add	sp, #8
 800a9c2:	bd70      	pop	{r4, r5, r6, pc}
 800a9c4:	ab01      	add	r3, sp, #4
 800a9c6:	466a      	mov	r2, sp
 800a9c8:	f7ff ffc8 	bl	800a95c <__swhatbuf_r>
 800a9cc:	9900      	ldr	r1, [sp, #0]
 800a9ce:	4605      	mov	r5, r0
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7ff f959 	bl	8009c88 <_malloc_r>
 800a9d6:	b948      	cbnz	r0, 800a9ec <__smakebuf_r+0x44>
 800a9d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9dc:	059a      	lsls	r2, r3, #22
 800a9de:	d4ef      	bmi.n	800a9c0 <__smakebuf_r+0x18>
 800a9e0:	f023 0303 	bic.w	r3, r3, #3
 800a9e4:	f043 0302 	orr.w	r3, r3, #2
 800a9e8:	81a3      	strh	r3, [r4, #12]
 800a9ea:	e7e3      	b.n	800a9b4 <__smakebuf_r+0xc>
 800a9ec:	4b0d      	ldr	r3, [pc, #52]	; (800aa24 <__smakebuf_r+0x7c>)
 800a9ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800a9f0:	89a3      	ldrh	r3, [r4, #12]
 800a9f2:	6020      	str	r0, [r4, #0]
 800a9f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9f8:	81a3      	strh	r3, [r4, #12]
 800a9fa:	9b00      	ldr	r3, [sp, #0]
 800a9fc:	6163      	str	r3, [r4, #20]
 800a9fe:	9b01      	ldr	r3, [sp, #4]
 800aa00:	6120      	str	r0, [r4, #16]
 800aa02:	b15b      	cbz	r3, 800aa1c <__smakebuf_r+0x74>
 800aa04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa08:	4630      	mov	r0, r6
 800aa0a:	f000 f8d1 	bl	800abb0 <_isatty_r>
 800aa0e:	b128      	cbz	r0, 800aa1c <__smakebuf_r+0x74>
 800aa10:	89a3      	ldrh	r3, [r4, #12]
 800aa12:	f023 0303 	bic.w	r3, r3, #3
 800aa16:	f043 0301 	orr.w	r3, r3, #1
 800aa1a:	81a3      	strh	r3, [r4, #12]
 800aa1c:	89a0      	ldrh	r0, [r4, #12]
 800aa1e:	4305      	orrs	r5, r0
 800aa20:	81a5      	strh	r5, [r4, #12]
 800aa22:	e7cd      	b.n	800a9c0 <__smakebuf_r+0x18>
 800aa24:	0800a7b5 	.word	0x0800a7b5

0800aa28 <_malloc_usable_size_r>:
 800aa28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa2c:	1f18      	subs	r0, r3, #4
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	bfbc      	itt	lt
 800aa32:	580b      	ldrlt	r3, [r1, r0]
 800aa34:	18c0      	addlt	r0, r0, r3
 800aa36:	4770      	bx	lr

0800aa38 <_raise_r>:
 800aa38:	291f      	cmp	r1, #31
 800aa3a:	b538      	push	{r3, r4, r5, lr}
 800aa3c:	4604      	mov	r4, r0
 800aa3e:	460d      	mov	r5, r1
 800aa40:	d904      	bls.n	800aa4c <_raise_r+0x14>
 800aa42:	2316      	movs	r3, #22
 800aa44:	6003      	str	r3, [r0, #0]
 800aa46:	f04f 30ff 	mov.w	r0, #4294967295
 800aa4a:	bd38      	pop	{r3, r4, r5, pc}
 800aa4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aa4e:	b112      	cbz	r2, 800aa56 <_raise_r+0x1e>
 800aa50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa54:	b94b      	cbnz	r3, 800aa6a <_raise_r+0x32>
 800aa56:	4620      	mov	r0, r4
 800aa58:	f000 f830 	bl	800aabc <_getpid_r>
 800aa5c:	462a      	mov	r2, r5
 800aa5e:	4601      	mov	r1, r0
 800aa60:	4620      	mov	r0, r4
 800aa62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa66:	f000 b817 	b.w	800aa98 <_kill_r>
 800aa6a:	2b01      	cmp	r3, #1
 800aa6c:	d00a      	beq.n	800aa84 <_raise_r+0x4c>
 800aa6e:	1c59      	adds	r1, r3, #1
 800aa70:	d103      	bne.n	800aa7a <_raise_r+0x42>
 800aa72:	2316      	movs	r3, #22
 800aa74:	6003      	str	r3, [r0, #0]
 800aa76:	2001      	movs	r0, #1
 800aa78:	e7e7      	b.n	800aa4a <_raise_r+0x12>
 800aa7a:	2400      	movs	r4, #0
 800aa7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aa80:	4628      	mov	r0, r5
 800aa82:	4798      	blx	r3
 800aa84:	2000      	movs	r0, #0
 800aa86:	e7e0      	b.n	800aa4a <_raise_r+0x12>

0800aa88 <raise>:
 800aa88:	4b02      	ldr	r3, [pc, #8]	; (800aa94 <raise+0xc>)
 800aa8a:	4601      	mov	r1, r0
 800aa8c:	6818      	ldr	r0, [r3, #0]
 800aa8e:	f7ff bfd3 	b.w	800aa38 <_raise_r>
 800aa92:	bf00      	nop
 800aa94:	2000000c 	.word	0x2000000c

0800aa98 <_kill_r>:
 800aa98:	b538      	push	{r3, r4, r5, lr}
 800aa9a:	4d07      	ldr	r5, [pc, #28]	; (800aab8 <_kill_r+0x20>)
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	4608      	mov	r0, r1
 800aaa2:	4611      	mov	r1, r2
 800aaa4:	602b      	str	r3, [r5, #0]
 800aaa6:	f7f8 faad 	bl	8003004 <_kill>
 800aaaa:	1c43      	adds	r3, r0, #1
 800aaac:	d102      	bne.n	800aab4 <_kill_r+0x1c>
 800aaae:	682b      	ldr	r3, [r5, #0]
 800aab0:	b103      	cbz	r3, 800aab4 <_kill_r+0x1c>
 800aab2:	6023      	str	r3, [r4, #0]
 800aab4:	bd38      	pop	{r3, r4, r5, pc}
 800aab6:	bf00      	nop
 800aab8:	20000dac 	.word	0x20000dac

0800aabc <_getpid_r>:
 800aabc:	f7f8 ba9a 	b.w	8002ff4 <_getpid>

0800aac0 <__sread>:
 800aac0:	b510      	push	{r4, lr}
 800aac2:	460c      	mov	r4, r1
 800aac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aac8:	f000 f894 	bl	800abf4 <_read_r>
 800aacc:	2800      	cmp	r0, #0
 800aace:	bfab      	itete	ge
 800aad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aad2:	89a3      	ldrhlt	r3, [r4, #12]
 800aad4:	181b      	addge	r3, r3, r0
 800aad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aada:	bfac      	ite	ge
 800aadc:	6563      	strge	r3, [r4, #84]	; 0x54
 800aade:	81a3      	strhlt	r3, [r4, #12]
 800aae0:	bd10      	pop	{r4, pc}

0800aae2 <__swrite>:
 800aae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aae6:	461f      	mov	r7, r3
 800aae8:	898b      	ldrh	r3, [r1, #12]
 800aaea:	05db      	lsls	r3, r3, #23
 800aaec:	4605      	mov	r5, r0
 800aaee:	460c      	mov	r4, r1
 800aaf0:	4616      	mov	r6, r2
 800aaf2:	d505      	bpl.n	800ab00 <__swrite+0x1e>
 800aaf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaf8:	2302      	movs	r3, #2
 800aafa:	2200      	movs	r2, #0
 800aafc:	f000 f868 	bl	800abd0 <_lseek_r>
 800ab00:	89a3      	ldrh	r3, [r4, #12]
 800ab02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab0a:	81a3      	strh	r3, [r4, #12]
 800ab0c:	4632      	mov	r2, r6
 800ab0e:	463b      	mov	r3, r7
 800ab10:	4628      	mov	r0, r5
 800ab12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab16:	f000 b817 	b.w	800ab48 <_write_r>

0800ab1a <__sseek>:
 800ab1a:	b510      	push	{r4, lr}
 800ab1c:	460c      	mov	r4, r1
 800ab1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab22:	f000 f855 	bl	800abd0 <_lseek_r>
 800ab26:	1c43      	adds	r3, r0, #1
 800ab28:	89a3      	ldrh	r3, [r4, #12]
 800ab2a:	bf15      	itete	ne
 800ab2c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ab2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ab32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ab36:	81a3      	strheq	r3, [r4, #12]
 800ab38:	bf18      	it	ne
 800ab3a:	81a3      	strhne	r3, [r4, #12]
 800ab3c:	bd10      	pop	{r4, pc}

0800ab3e <__sclose>:
 800ab3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab42:	f000 b813 	b.w	800ab6c <_close_r>
	...

0800ab48 <_write_r>:
 800ab48:	b538      	push	{r3, r4, r5, lr}
 800ab4a:	4d07      	ldr	r5, [pc, #28]	; (800ab68 <_write_r+0x20>)
 800ab4c:	4604      	mov	r4, r0
 800ab4e:	4608      	mov	r0, r1
 800ab50:	4611      	mov	r1, r2
 800ab52:	2200      	movs	r2, #0
 800ab54:	602a      	str	r2, [r5, #0]
 800ab56:	461a      	mov	r2, r3
 800ab58:	f7f8 fa8b 	bl	8003072 <_write>
 800ab5c:	1c43      	adds	r3, r0, #1
 800ab5e:	d102      	bne.n	800ab66 <_write_r+0x1e>
 800ab60:	682b      	ldr	r3, [r5, #0]
 800ab62:	b103      	cbz	r3, 800ab66 <_write_r+0x1e>
 800ab64:	6023      	str	r3, [r4, #0]
 800ab66:	bd38      	pop	{r3, r4, r5, pc}
 800ab68:	20000dac 	.word	0x20000dac

0800ab6c <_close_r>:
 800ab6c:	b538      	push	{r3, r4, r5, lr}
 800ab6e:	4d06      	ldr	r5, [pc, #24]	; (800ab88 <_close_r+0x1c>)
 800ab70:	2300      	movs	r3, #0
 800ab72:	4604      	mov	r4, r0
 800ab74:	4608      	mov	r0, r1
 800ab76:	602b      	str	r3, [r5, #0]
 800ab78:	f7f8 fa97 	bl	80030aa <_close>
 800ab7c:	1c43      	adds	r3, r0, #1
 800ab7e:	d102      	bne.n	800ab86 <_close_r+0x1a>
 800ab80:	682b      	ldr	r3, [r5, #0]
 800ab82:	b103      	cbz	r3, 800ab86 <_close_r+0x1a>
 800ab84:	6023      	str	r3, [r4, #0]
 800ab86:	bd38      	pop	{r3, r4, r5, pc}
 800ab88:	20000dac 	.word	0x20000dac

0800ab8c <_fstat_r>:
 800ab8c:	b538      	push	{r3, r4, r5, lr}
 800ab8e:	4d07      	ldr	r5, [pc, #28]	; (800abac <_fstat_r+0x20>)
 800ab90:	2300      	movs	r3, #0
 800ab92:	4604      	mov	r4, r0
 800ab94:	4608      	mov	r0, r1
 800ab96:	4611      	mov	r1, r2
 800ab98:	602b      	str	r3, [r5, #0]
 800ab9a:	f7f8 fa92 	bl	80030c2 <_fstat>
 800ab9e:	1c43      	adds	r3, r0, #1
 800aba0:	d102      	bne.n	800aba8 <_fstat_r+0x1c>
 800aba2:	682b      	ldr	r3, [r5, #0]
 800aba4:	b103      	cbz	r3, 800aba8 <_fstat_r+0x1c>
 800aba6:	6023      	str	r3, [r4, #0]
 800aba8:	bd38      	pop	{r3, r4, r5, pc}
 800abaa:	bf00      	nop
 800abac:	20000dac 	.word	0x20000dac

0800abb0 <_isatty_r>:
 800abb0:	b538      	push	{r3, r4, r5, lr}
 800abb2:	4d06      	ldr	r5, [pc, #24]	; (800abcc <_isatty_r+0x1c>)
 800abb4:	2300      	movs	r3, #0
 800abb6:	4604      	mov	r4, r0
 800abb8:	4608      	mov	r0, r1
 800abba:	602b      	str	r3, [r5, #0]
 800abbc:	f7f8 fa91 	bl	80030e2 <_isatty>
 800abc0:	1c43      	adds	r3, r0, #1
 800abc2:	d102      	bne.n	800abca <_isatty_r+0x1a>
 800abc4:	682b      	ldr	r3, [r5, #0]
 800abc6:	b103      	cbz	r3, 800abca <_isatty_r+0x1a>
 800abc8:	6023      	str	r3, [r4, #0]
 800abca:	bd38      	pop	{r3, r4, r5, pc}
 800abcc:	20000dac 	.word	0x20000dac

0800abd0 <_lseek_r>:
 800abd0:	b538      	push	{r3, r4, r5, lr}
 800abd2:	4d07      	ldr	r5, [pc, #28]	; (800abf0 <_lseek_r+0x20>)
 800abd4:	4604      	mov	r4, r0
 800abd6:	4608      	mov	r0, r1
 800abd8:	4611      	mov	r1, r2
 800abda:	2200      	movs	r2, #0
 800abdc:	602a      	str	r2, [r5, #0]
 800abde:	461a      	mov	r2, r3
 800abe0:	f7f8 fa8a 	bl	80030f8 <_lseek>
 800abe4:	1c43      	adds	r3, r0, #1
 800abe6:	d102      	bne.n	800abee <_lseek_r+0x1e>
 800abe8:	682b      	ldr	r3, [r5, #0]
 800abea:	b103      	cbz	r3, 800abee <_lseek_r+0x1e>
 800abec:	6023      	str	r3, [r4, #0]
 800abee:	bd38      	pop	{r3, r4, r5, pc}
 800abf0:	20000dac 	.word	0x20000dac

0800abf4 <_read_r>:
 800abf4:	b538      	push	{r3, r4, r5, lr}
 800abf6:	4d07      	ldr	r5, [pc, #28]	; (800ac14 <_read_r+0x20>)
 800abf8:	4604      	mov	r4, r0
 800abfa:	4608      	mov	r0, r1
 800abfc:	4611      	mov	r1, r2
 800abfe:	2200      	movs	r2, #0
 800ac00:	602a      	str	r2, [r5, #0]
 800ac02:	461a      	mov	r2, r3
 800ac04:	f7f8 fa18 	bl	8003038 <_read>
 800ac08:	1c43      	adds	r3, r0, #1
 800ac0a:	d102      	bne.n	800ac12 <_read_r+0x1e>
 800ac0c:	682b      	ldr	r3, [r5, #0]
 800ac0e:	b103      	cbz	r3, 800ac12 <_read_r+0x1e>
 800ac10:	6023      	str	r3, [r4, #0]
 800ac12:	bd38      	pop	{r3, r4, r5, pc}
 800ac14:	20000dac 	.word	0x20000dac

0800ac18 <_init>:
 800ac18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac1a:	bf00      	nop
 800ac1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac1e:	bc08      	pop	{r3}
 800ac20:	469e      	mov	lr, r3
 800ac22:	4770      	bx	lr

0800ac24 <_fini>:
 800ac24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac26:	bf00      	nop
 800ac28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac2a:	bc08      	pop	{r3}
 800ac2c:	469e      	mov	lr, r3
 800ac2e:	4770      	bx	lr
