<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_cast" family="Cyclone III" style="COMPLEX"
    fixed-name="false" temporary="false">
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNAMS3PPNH">
        <generic name="WIDTH_INL" value="10"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="11"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNAMS3PPNH.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GN5D52DF5S">
        <generic name="WIDTH_INL" value="10"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="11"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="false"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN5D52DF5S.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GN3TEBP4UY">
        <generic name="WIDTH_INL" value="12"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="10"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="false"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(12-1 downto 0)" width="12" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN3TEBP4UY.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNEBGJHTWJ">
        <generic name="WIDTH_INL" value="24"/>
        <generic name="WIDTH_INR" value="5"/>
        <generic name="WIDTH_OUTL" value="24"/>
        <generic name="WIDTH_OUTR" value="5"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(29-1 downto 0)" width="29" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(29-1 downto 0)" width="29" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNEBGJHTWJ.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNDTOV7QCB">
        <generic name="WIDTH_INL" value="11"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="10"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNDTOV7QCB.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNOFRRSKIV">
        <generic name="WIDTH_INL" value="20"/>
        <generic name="WIDTH_INR" value="5"/>
        <generic name="WIDTH_OUTL" value="20"/>
        <generic name="WIDTH_OUTR" value="5"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(25-1 downto 0)" width="25" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(25-1 downto 0)" width="25" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNOFRRSKIV.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GN7WBBLJKE">
        <generic name="WIDTH_INL" value="12"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="10"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(12-1 downto 0)" width="12" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN7WBBLJKE.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNYUH6P3MU">
        <generic name="WIDTH_INL" value="10"/>
        <generic name="WIDTH_INR" value="0"/>
        <generic name="WIDTH_OUTL" value="10"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNYUH6P3MU.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNOHFS3CO5">
        <generic name="WIDTH_INL" value="24"/>
        <generic name="WIDTH_INR" value="21"/>
        <generic name="WIDTH_OUTL" value="20"/>
        <generic name="WIDTH_OUTR" value="5"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(45-1 downto 0)" width="45" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(25-1 downto 0)" width="25" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNOHFS3CO5.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNUPPLBZZU">
        <generic name="WIDTH_INL" value="20"/>
        <generic name="WIDTH_INR" value="5"/>
        <generic name="WIDTH_OUTL" value="22"/>
        <generic name="WIDTH_OUTR" value="21"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(25-1 downto 0)" width="25" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(43-1 downto 0)" width="43" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNUPPLBZZU.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNXL4CPEZ2">
        <generic name="WIDTH_INL" value="28"/>
        <generic name="WIDTH_INR" value="31"/>
        <generic name="WIDTH_OUTL" value="24"/>
        <generic name="WIDTH_OUTR" value="5"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(59-1 downto 0)" width="59" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(29-1 downto 0)" width="29" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNXL4CPEZ2.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNRUKYXBW3">
        <generic name="WIDTH_INL" value="24"/>
        <generic name="WIDTH_INR" value="5"/>
        <generic name="WIDTH_OUTL" value="26"/>
        <generic name="WIDTH_OUTR" value="5"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(29-1 downto 0)" width="29" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(31-1 downto 0)" width="31" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNRUKYXBW3.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GN55ECKRET">
        <generic name="WIDTH_INL" value="28"/>
        <generic name="WIDTH_INR" value="5"/>
        <generic name="WIDTH_OUTL" value="11"/>
        <generic name="WIDTH_OUTR" value="0"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(33-1 downto 0)" width="33" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN55ECKRET.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GNRMFM2JWT">
        <generic name="WIDTH_INL" value="26"/>
        <generic name="WIDTH_INR" value="15"/>
        <generic name="WIDTH_OUTL" value="26"/>
        <generic name="WIDTH_OUTR" value="31"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(41-1 downto 0)" width="41" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(57-1 downto 0)" width="57" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GNRMFM2JWT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <instance version="13.0" decorated-name="alt_dspbuilder_cast_GN5NV6C7GX">
        <generic name="WIDTH_INL" value="12"/>
        <generic name="WIDTH_INR" value="16"/>
        <generic name="WIDTH_OUTL" value="22"/>
        <generic name="WIDTH_OUTR" value="21"/>
        <generic name="INSIGNED" value="true"/>
        <generic name="OUTSIGNED" value="true"/>
        <generic name="INTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="OUTTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(28-1 downto 0)" width="28" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(43-1 downto 0)" width="43" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_cast_GN5NV6C7GX.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBF.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_ASAT.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_AROUND.vhd"/>
    </instance>
    <parameter-static name="WIDTH_INL" default="8" type="NATURAL"/>
    <parameter-static name="WIDTH_INR" default="0" type="NATURAL"/>
    <parameter-static name="WIDTH_OUTL" default="8" type="NATURAL"/>
    <parameter-static name="WIDTH_OUTR" default="0" type="NATURAL"/>
    <parameter-static name="SATURATE" default="0" type="NATURAL"/>
    <parameter-static name="ROUND" default="0" type="NATURAL"/>
    <parameter-static name="INSIGNED" default="true" type="STRING"/>
    <parameter-static name="OUTSIGNED" default="true" type="STRING"/>
    <parameter-static name="INTYPE" default="STD_LOGIC_VECTOR" type="STRING"/>
    <parameter-static name="OUTTYPE" default="STD_LOGIC_VECTOR" type="STRING"/>
</jvgen>
