<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="activation_accelerator.cpp:621:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 49152 has been inferred" BundleName="gmem0" VarName="in0" LoopLoc="activation_accelerator.cpp:621:9" LoopName="stage_0_load0" ParentFunc="activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)" Length="49152" Direction="read" AccessID="in01932seq" OrigID="for.inc.load.70" OrigAccess-DebugLoc="activation_accelerator.cpp:622:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="activation_accelerator.cpp:625:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 49152 has been inferred" BundleName="gmem1" VarName="in1" LoopLoc="activation_accelerator.cpp:625:9" LoopName="stage_0_load1" ParentFunc="activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)" Length="49152" Direction="read" AccessID="in11933seq" OrigID="for.inc13.load.70" OrigAccess-DebugLoc="activation_accelerator.cpp:626:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="activation_accelerator.cpp:665:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 49152 has been inferred" BundleName="gmem2" VarName="out" LoopLoc="activation_accelerator.cpp:665:9" LoopName="stage_2_store" ParentFunc="activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)" Length="49152" Direction="write" AccessID="out1934seq" OrigID="for.inc55.store.135" OrigAccess-DebugLoc="activation_accelerator.cpp:666:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="activation_accelerator.cpp:625:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="in1" LoopLoc="activation_accelerator.cpp:625:9" LoopName="stage_0_load1" ParentFunc="activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)" OrigID="in11933seq" OrigAccess-DebugLoc="activation_accelerator.cpp:625:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="activation_accelerator.cpp:621:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="in0" LoopLoc="activation_accelerator.cpp:621:9" LoopName="stage_0_load0" ParentFunc="activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)" OrigID="in01932seq" OrigAccess-DebugLoc="activation_accelerator.cpp:621:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="activation_accelerator.cpp:665:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="out" LoopLoc="activation_accelerator.cpp:665:9" LoopName="stage_2_store" ParentFunc="activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)" OrigID="out1934seq" OrigAccess-DebugLoc="activation_accelerator.cpp:665:9" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="activation_accelerator.cpp:621:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load0' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="activation_accelerator.cpp:621:9" LoopName="stage_0_load0" Length="49152" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="activation_accelerator.cpp:625:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="activation_accelerator.cpp:625:9" LoopName="stage_0_load1" Length="49152" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="activation_accelerator.cpp:665:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 49152 and bit width 16 in loop 'stage_2_store' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="activation_accelerator.cpp:665:9" LoopName="stage_2_store" Length="49152" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

