# power-efficient-2D-systolic-array-architecture
Verilog and Python codes for a 2D systolic array for CNN based applications along with power-saving schemes
