{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 28 18:49:43 2011 " "Info: Processing started: Mon Feb 28 18:49:43 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysrlatch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mysrlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mySRlatch " "Info: Found entity 1: mySRlatch" {  } { { "mySRlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/mySRlatch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Info: Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydlatch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mydlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 myDlatch " "Info: Found entity 1: myDlatch" {  } { { "myDlatch.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDlatch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydflipflop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mydflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 myDflipflop " "Info: Found entity 1: myDflipflop" {  } { { "myDflipflop.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/myDflipflop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my8bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file my8bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my8bitregister " "Info: Found entity 1: my8bitregister" {  } { { "my8bitregister.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/my8bitregister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexoutputs.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hexoutputs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hexoutputs " "Info: Found entity 1: hexoutputs" {  } { { "hexoutputs.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/hexoutputs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintohex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bintohex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_hex-logic " "Info: Found design unit 1: bin_to_hex-logic" {  } { { "bintohex.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/bintohex.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_hex " "Info: Found entity 1: bin_to_hex" {  } { { "bintohex.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/bintohex.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexouts.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hexouts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispout-behavior " "Info: Found design unit 1: dispout-behavior" {  } { { "hexouts.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/hexouts.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dispout " "Info: Found entity 1: dispout" {  } { { "hexouts.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/hexouts.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Info: Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/lpm_add_sub1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Info: Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Warning: Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 112 -24 144 128 "SW\[17\]" "" } { 168 -24 144 184 "SW\[7..0\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Warning: Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17\] SW17 " "Warning: Converted element name(s) from \"SW\[17\]\" to \"SW17\"" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 112 -24 144 128 "SW\[17\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Warning: Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 168 -24 144 184 "SW\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 112 -24 144 128 "SW\[17\]" "" } { 168 -24 144 184 "SW\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 376 168 192 376 "" "" } { 320 96 168 336 "1,1,1,1,1,1,1" "" } { 336 168 192 336 "" "" } { 408 168 200 408 "" "" } { 336 168 168 376 "" "" } { 432 168 200 432 "" "" } { 376 168 168 408 "" "" } { 408 168 168 432 "" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX0\[6..0\] " "Warning: Pin \"HEX0\[6..0\]\" is missing source" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 424 200 376 440 "HEX0\[6..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX1\[6..0\] " "Warning: Pin \"HEX1\[6..0\]\" is missing source" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 400 200 376 416 "HEX1\[6..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX2\[6..0\] " "Warning: Pin \"HEX2\[6..0\]\" is missing source" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 368 192 368 384 "HEX2\[6..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispout dispout:inst1 " "Info: Elaborating entity \"dispout\" for hierarchy \"dispout:inst1\"" {  } { { "Lab5.bdf" "inst1" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { -32 560 712 64 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my8bitregister my8bitregister:inst3 " "Info: Elaborating entity \"my8bitregister\" for hierarchy \"my8bitregister:inst3\"" {  } { { "Lab5.bdf" "inst3" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { -32 192 368 64 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myDflipflop my8bitregister:inst3\|myDflipflop:inst " "Info: Elaborating entity \"myDflipflop\" for hierarchy \"my8bitregister:inst3\|myDflipflop:inst\"" {  } { { "my8bitregister.bdf" "inst" { Schematic "E:/EEL3705 Projects/Lab 5/my8bitregister.bdf" { { -8 352 464 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myDlatch my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1 " "Info: Elaborating entity \"myDlatch\" for hierarchy \"my8bitregister:inst3\|myDflipflop:inst\|myDlatch:inst1\"" {  } { { "myDflipflop.bdf" "inst1" { Schematic "E:/EEL3705 Projects/Lab 5/myDflipflop.bdf" { { 184 480 576 280 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 lpm_add_sub1:inst4 " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"lpm_add_sub1:inst4\"" {  } { { "Lab5.bdf" "inst4" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 88 328 488 200 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.vhd" "lpm_add_sub_component" { Text "E:/EEL3705 Projects/Lab 5/lpm_add_sub1.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/lpm_add_sub1.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub1.vhd" "" { Text "E:/EEL3705 Projects/Lab 5/lpm_add_sub1.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_big.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_big.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_big " "Info: Found entity 1: add_sub_big" {  } { { "db/add_sub_big.tdf" "" { Text "E:/EEL3705 Projects/Lab 5/db/add_sub_big.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_big lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated " "Info: Elaborating entity \"add_sub_big\" for hierarchy \"lpm_add_sub1:inst4\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 424 200 376 440 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 424 200 376 440 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 424 200 376 440 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 424 200 376 440 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 424 200 376 440 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 424 200 376 440 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 424 200 376 440 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 400 200 376 416 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 400 200 376 416 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 400 200 376 416 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 400 200 376 416 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 400 200 376 416 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 400 200 376 416 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] GND " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 400 200 376 416 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] GND " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 368 192 368 384 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 368 192 368 384 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 368 192 368 384 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 368 192 368 384 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 368 192 368 384 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 368 192 368 384 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] GND " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 368 192 368 384 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 328 192 368 344 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 328 192 368 344 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 328 192 368 344 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 328 192 368 344 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 328 192 368 344 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 328 192 368 344 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "E:/EEL3705 Projects/Lab 5/Lab5.bdf" { { 328 192 368 344 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Info: Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Info: Implemented 61 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 28 18:49:56 2011 " "Info: Processing ended: Mon Feb 28 18:49:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
