<stg><name>mul<float, 4u, unsigned int, float>5873</name>


<trans_list>

<trans id="666" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split12.0:3 %str_in12_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:4 %trunc_ln674 = trunc i128 %str_in12_read

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:6 %p_Result_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:8 %p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:10 %p_Result_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split12.0:12 %str_in23_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:13 %trunc_ln674_1 = trunc i128 %str_in23_read

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:15 %p_Result_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:17 %p_Result_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:19 %p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:5 %l_valX_m_Val_0 = bitcast i32 %trunc_ln674

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:7 %l_valX_m_Val_1 = bitcast i32 %p_Result_4

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:9 %l_valX_m_Val_2 = bitcast i32 %p_Result_5

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:11 %l_valX_m_Val_3 = bitcast i32 %p_Result_6

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:14 %bitcast_ln102 = bitcast i32 %trunc_ln674_1

]]></Node>
<StgValue><ssdm name="bitcast_ln102"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:16 %bitcast_ln102_4 = bitcast i32 %p_Result_8

]]></Node>
<StgValue><ssdm name="bitcast_ln102_4"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:18 %bitcast_ln102_5 = bitcast i32 %p_Result_9

]]></Node>
<StgValue><ssdm name="bitcast_ln102_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:20 %bitcast_ln102_6 = bitcast i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="bitcast_ln102_6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:21 %mul = fmul i32 %l_valX_m_Val_0, i32 %bitcast_ln102

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:22 %mul_0_1 = fmul i32 %l_valX_m_Val_1, i32 %bitcast_ln102_4

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:23 %mul_0_2 = fmul i32 %l_valX_m_Val_2, i32 %bitcast_ln102_5

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:24 %mul_0_3 = fmul i32 %l_valX_m_Val_3, i32 %bitcast_ln102_6

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:31 %str_in12_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:32 %trunc_ln674_2 = trunc i128 %str_in12_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:34 %p_Result_4_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_1, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:36 %p_Result_5_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_1, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:38 %p_Result_6_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_1, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:40 %str_in23_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:41 %trunc_ln674_3 = trunc i128 %str_in23_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:43 %p_Result_8_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_1, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:45 %p_Result_9_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_1, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:47 %p_Result_10_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_1, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:21 %mul = fmul i32 %l_valX_m_Val_0, i32 %bitcast_ln102

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:22 %mul_0_1 = fmul i32 %l_valX_m_Val_1, i32 %bitcast_ln102_4

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:23 %mul_0_2 = fmul i32 %l_valX_m_Val_2, i32 %bitcast_ln102_5

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:24 %mul_0_3 = fmul i32 %l_valX_m_Val_3, i32 %bitcast_ln102_6

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:33 %l_valX_m_Val_0_1 = bitcast i32 %trunc_ln674_2

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:35 %l_valX_m_Val_1_1 = bitcast i32 %p_Result_4_1

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:37 %l_valX_m_Val_2_1 = bitcast i32 %p_Result_5_1

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:39 %l_valX_m_Val_3_1 = bitcast i32 %p_Result_6_1

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:42 %bitcast_ln102_11 = bitcast i32 %trunc_ln674_3

]]></Node>
<StgValue><ssdm name="bitcast_ln102_11"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:44 %bitcast_ln102_12 = bitcast i32 %p_Result_8_1

]]></Node>
<StgValue><ssdm name="bitcast_ln102_12"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:46 %bitcast_ln102_13 = bitcast i32 %p_Result_9_1

]]></Node>
<StgValue><ssdm name="bitcast_ln102_13"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:48 %bitcast_ln102_14 = bitcast i32 %p_Result_10_1

]]></Node>
<StgValue><ssdm name="bitcast_ln102_14"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:49 %mul_1 = fmul i32 %l_valX_m_Val_0_1, i32 %bitcast_ln102_11

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:50 %mul_1_1 = fmul i32 %l_valX_m_Val_1_1, i32 %bitcast_ln102_12

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:51 %mul_1_2 = fmul i32 %l_valX_m_Val_2_1, i32 %bitcast_ln102_13

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:52 %mul_1_3 = fmul i32 %l_valX_m_Val_3_1, i32 %bitcast_ln102_14

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:59 %str_in12_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:60 %trunc_ln674_4 = trunc i128 %str_in12_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln674_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:62 %p_Result_4_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_2, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:64 %p_Result_5_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_2, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:66 %p_Result_6_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_2, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:68 %str_in23_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:69 %trunc_ln674_5 = trunc i128 %str_in23_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln674_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:71 %p_Result_8_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_2, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:73 %p_Result_9_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_2, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:75 %p_Result_10_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_2, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:21 %mul = fmul i32 %l_valX_m_Val_0, i32 %bitcast_ln102

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:22 %mul_0_1 = fmul i32 %l_valX_m_Val_1, i32 %bitcast_ln102_4

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:23 %mul_0_2 = fmul i32 %l_valX_m_Val_2, i32 %bitcast_ln102_5

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:24 %mul_0_3 = fmul i32 %l_valX_m_Val_3, i32 %bitcast_ln102_6

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:49 %mul_1 = fmul i32 %l_valX_m_Val_0_1, i32 %bitcast_ln102_11

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:50 %mul_1_1 = fmul i32 %l_valX_m_Val_1_1, i32 %bitcast_ln102_12

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:51 %mul_1_2 = fmul i32 %l_valX_m_Val_2_1, i32 %bitcast_ln102_13

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:52 %mul_1_3 = fmul i32 %l_valX_m_Val_3_1, i32 %bitcast_ln102_14

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:61 %l_valX_m_Val_0_2 = bitcast i32 %trunc_ln674_4

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:63 %l_valX_m_Val_1_2 = bitcast i32 %p_Result_4_2

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:65 %l_valX_m_Val_2_2 = bitcast i32 %p_Result_5_2

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:67 %l_valX_m_Val_3_2 = bitcast i32 %p_Result_6_2

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:70 %bitcast_ln102_19 = bitcast i32 %trunc_ln674_5

]]></Node>
<StgValue><ssdm name="bitcast_ln102_19"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:72 %bitcast_ln102_20 = bitcast i32 %p_Result_8_2

]]></Node>
<StgValue><ssdm name="bitcast_ln102_20"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:74 %bitcast_ln102_21 = bitcast i32 %p_Result_9_2

]]></Node>
<StgValue><ssdm name="bitcast_ln102_21"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:76 %bitcast_ln102_22 = bitcast i32 %p_Result_10_2

]]></Node>
<StgValue><ssdm name="bitcast_ln102_22"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:77 %mul_2 = fmul i32 %l_valX_m_Val_0_2, i32 %bitcast_ln102_19

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:78 %mul_2_1 = fmul i32 %l_valX_m_Val_1_2, i32 %bitcast_ln102_20

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:79 %mul_2_2 = fmul i32 %l_valX_m_Val_2_2, i32 %bitcast_ln102_21

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:80 %mul_2_3 = fmul i32 %l_valX_m_Val_3_2, i32 %bitcast_ln102_22

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:87 %str_in12_read_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:88 %trunc_ln674_6 = trunc i128 %str_in12_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln674_6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:90 %p_Result_4_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_3, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:92 %p_Result_5_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_3, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:94 %p_Result_6_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_3, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_3"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:96 %str_in23_read_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:97 %trunc_ln674_7 = trunc i128 %str_in23_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln674_7"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:99 %p_Result_8_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_3, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:101 %p_Result_9_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_3, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_3"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:103 %p_Result_10_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_3, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="110" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:21 %mul = fmul i32 %l_valX_m_Val_0, i32 %bitcast_ln102

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:22 %mul_0_1 = fmul i32 %l_valX_m_Val_1, i32 %bitcast_ln102_4

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:23 %mul_0_2 = fmul i32 %l_valX_m_Val_2, i32 %bitcast_ln102_5

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:24 %mul_0_3 = fmul i32 %l_valX_m_Val_3, i32 %bitcast_ln102_6

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:49 %mul_1 = fmul i32 %l_valX_m_Val_0_1, i32 %bitcast_ln102_11

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:50 %mul_1_1 = fmul i32 %l_valX_m_Val_1_1, i32 %bitcast_ln102_12

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:51 %mul_1_2 = fmul i32 %l_valX_m_Val_2_1, i32 %bitcast_ln102_13

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:52 %mul_1_3 = fmul i32 %l_valX_m_Val_3_1, i32 %bitcast_ln102_14

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:77 %mul_2 = fmul i32 %l_valX_m_Val_0_2, i32 %bitcast_ln102_19

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:78 %mul_2_1 = fmul i32 %l_valX_m_Val_1_2, i32 %bitcast_ln102_20

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:79 %mul_2_2 = fmul i32 %l_valX_m_Val_2_2, i32 %bitcast_ln102_21

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:80 %mul_2_3 = fmul i32 %l_valX_m_Val_3_2, i32 %bitcast_ln102_22

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:89 %l_valX_m_Val_0_3 = bitcast i32 %trunc_ln674_6

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:91 %l_valX_m_Val_1_3 = bitcast i32 %p_Result_4_3

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:93 %l_valX_m_Val_2_3 = bitcast i32 %p_Result_5_3

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:95 %l_valX_m_Val_3_3 = bitcast i32 %p_Result_6_3

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_3"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:98 %bitcast_ln102_27 = bitcast i32 %trunc_ln674_7

]]></Node>
<StgValue><ssdm name="bitcast_ln102_27"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:100 %bitcast_ln102_28 = bitcast i32 %p_Result_8_3

]]></Node>
<StgValue><ssdm name="bitcast_ln102_28"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:102 %bitcast_ln102_29 = bitcast i32 %p_Result_9_3

]]></Node>
<StgValue><ssdm name="bitcast_ln102_29"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:104 %bitcast_ln102_30 = bitcast i32 %p_Result_10_3

]]></Node>
<StgValue><ssdm name="bitcast_ln102_30"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:105 %mul_3 = fmul i32 %l_valX_m_Val_0_3, i32 %bitcast_ln102_27

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:106 %mul_3_1 = fmul i32 %l_valX_m_Val_1_3, i32 %bitcast_ln102_28

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:107 %mul_3_2 = fmul i32 %l_valX_m_Val_2_3, i32 %bitcast_ln102_29

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:108 %mul_3_3 = fmul i32 %l_valX_m_Val_3_3, i32 %bitcast_ln102_30

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:115 %str_in12_read_4 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_4"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:116 %trunc_ln674_8 = trunc i128 %str_in12_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln674_8"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:118 %p_Result_4_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_4"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:120 %p_Result_5_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_4, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_4"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:122 %p_Result_6_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_4, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_4"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:124 %str_in23_read_4 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_4"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:125 %trunc_ln674_9 = trunc i128 %str_in23_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln674_9"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:127 %p_Result_8_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_4"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:129 %p_Result_9_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_4, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_4"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:131 %p_Result_10_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_4, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:25 %bitcast_ln123 = bitcast i32 %mul

]]></Node>
<StgValue><ssdm name="bitcast_ln123"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:26 %bitcast_ln123_631 = bitcast i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_631"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:27 %bitcast_ln123_632 = bitcast i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_632"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:28 %bitcast_ln123_633 = bitcast i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_633"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:29 %p_Result_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_633, i32 %bitcast_ln123_632, i32 %bitcast_ln123_631, i32 %bitcast_ln123

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split12.0:30 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:49 %mul_1 = fmul i32 %l_valX_m_Val_0_1, i32 %bitcast_ln102_11

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:50 %mul_1_1 = fmul i32 %l_valX_m_Val_1_1, i32 %bitcast_ln102_12

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:51 %mul_1_2 = fmul i32 %l_valX_m_Val_2_1, i32 %bitcast_ln102_13

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:52 %mul_1_3 = fmul i32 %l_valX_m_Val_3_1, i32 %bitcast_ln102_14

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:77 %mul_2 = fmul i32 %l_valX_m_Val_0_2, i32 %bitcast_ln102_19

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:78 %mul_2_1 = fmul i32 %l_valX_m_Val_1_2, i32 %bitcast_ln102_20

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:79 %mul_2_2 = fmul i32 %l_valX_m_Val_2_2, i32 %bitcast_ln102_21

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:80 %mul_2_3 = fmul i32 %l_valX_m_Val_3_2, i32 %bitcast_ln102_22

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:105 %mul_3 = fmul i32 %l_valX_m_Val_0_3, i32 %bitcast_ln102_27

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:106 %mul_3_1 = fmul i32 %l_valX_m_Val_1_3, i32 %bitcast_ln102_28

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:107 %mul_3_2 = fmul i32 %l_valX_m_Val_2_3, i32 %bitcast_ln102_29

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:108 %mul_3_3 = fmul i32 %l_valX_m_Val_3_3, i32 %bitcast_ln102_30

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:117 %l_valX_m_Val_0_4 = bitcast i32 %trunc_ln674_8

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_4"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:119 %l_valX_m_Val_1_4 = bitcast i32 %p_Result_4_4

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_4"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:121 %l_valX_m_Val_2_4 = bitcast i32 %p_Result_5_4

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_4"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:123 %l_valX_m_Val_3_4 = bitcast i32 %p_Result_6_4

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_4"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:126 %bitcast_ln102_35 = bitcast i32 %trunc_ln674_9

]]></Node>
<StgValue><ssdm name="bitcast_ln102_35"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:128 %bitcast_ln102_36 = bitcast i32 %p_Result_8_4

]]></Node>
<StgValue><ssdm name="bitcast_ln102_36"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:130 %bitcast_ln102_37 = bitcast i32 %p_Result_9_4

]]></Node>
<StgValue><ssdm name="bitcast_ln102_37"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:132 %bitcast_ln102_38 = bitcast i32 %p_Result_10_4

]]></Node>
<StgValue><ssdm name="bitcast_ln102_38"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:133 %mul_4 = fmul i32 %l_valX_m_Val_0_4, i32 %bitcast_ln102_35

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:134 %mul_4_1 = fmul i32 %l_valX_m_Val_1_4, i32 %bitcast_ln102_36

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:135 %mul_4_2 = fmul i32 %l_valX_m_Val_2_4, i32 %bitcast_ln102_37

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:136 %mul_4_3 = fmul i32 %l_valX_m_Val_3_4, i32 %bitcast_ln102_38

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:143 %str_in12_read_5 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_5"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:144 %trunc_ln674_10 = trunc i128 %str_in12_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln674_10"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:146 %p_Result_4_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_5, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_5"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:148 %p_Result_5_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_5, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_5"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:150 %p_Result_6_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_5, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_5"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:152 %str_in23_read_5 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_5"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:153 %trunc_ln674_11 = trunc i128 %str_in23_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln674_11"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:155 %p_Result_8_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_5, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:157 %p_Result_9_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_5, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_5"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:159 %p_Result_10_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_5, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:53 %bitcast_ln123_634 = bitcast i32 %mul_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_634"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:54 %bitcast_ln123_635 = bitcast i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_635"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:55 %bitcast_ln123_636 = bitcast i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_636"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:56 %bitcast_ln123_637 = bitcast i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_637"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:57 %p_Result_14_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_637, i32 %bitcast_ln123_636, i32 %bitcast_ln123_635, i32 %bitcast_ln123_634

]]></Node>
<StgValue><ssdm name="p_Result_14_1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:58 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:77 %mul_2 = fmul i32 %l_valX_m_Val_0_2, i32 %bitcast_ln102_19

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:78 %mul_2_1 = fmul i32 %l_valX_m_Val_1_2, i32 %bitcast_ln102_20

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:79 %mul_2_2 = fmul i32 %l_valX_m_Val_2_2, i32 %bitcast_ln102_21

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:80 %mul_2_3 = fmul i32 %l_valX_m_Val_3_2, i32 %bitcast_ln102_22

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:105 %mul_3 = fmul i32 %l_valX_m_Val_0_3, i32 %bitcast_ln102_27

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:106 %mul_3_1 = fmul i32 %l_valX_m_Val_1_3, i32 %bitcast_ln102_28

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:107 %mul_3_2 = fmul i32 %l_valX_m_Val_2_3, i32 %bitcast_ln102_29

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:108 %mul_3_3 = fmul i32 %l_valX_m_Val_3_3, i32 %bitcast_ln102_30

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:133 %mul_4 = fmul i32 %l_valX_m_Val_0_4, i32 %bitcast_ln102_35

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:134 %mul_4_1 = fmul i32 %l_valX_m_Val_1_4, i32 %bitcast_ln102_36

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:135 %mul_4_2 = fmul i32 %l_valX_m_Val_2_4, i32 %bitcast_ln102_37

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:136 %mul_4_3 = fmul i32 %l_valX_m_Val_3_4, i32 %bitcast_ln102_38

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:145 %l_valX_m_Val_0_5 = bitcast i32 %trunc_ln674_10

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_5"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:147 %l_valX_m_Val_1_5 = bitcast i32 %p_Result_4_5

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_5"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:149 %l_valX_m_Val_2_5 = bitcast i32 %p_Result_5_5

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_5"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:151 %l_valX_m_Val_3_5 = bitcast i32 %p_Result_6_5

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_5"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:154 %bitcast_ln102_43 = bitcast i32 %trunc_ln674_11

]]></Node>
<StgValue><ssdm name="bitcast_ln102_43"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:156 %bitcast_ln102_44 = bitcast i32 %p_Result_8_5

]]></Node>
<StgValue><ssdm name="bitcast_ln102_44"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:158 %bitcast_ln102_45 = bitcast i32 %p_Result_9_5

]]></Node>
<StgValue><ssdm name="bitcast_ln102_45"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:160 %bitcast_ln102_46 = bitcast i32 %p_Result_10_5

]]></Node>
<StgValue><ssdm name="bitcast_ln102_46"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:161 %mul_5 = fmul i32 %l_valX_m_Val_0_5, i32 %bitcast_ln102_43

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:162 %mul_5_1 = fmul i32 %l_valX_m_Val_1_5, i32 %bitcast_ln102_44

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:163 %mul_5_2 = fmul i32 %l_valX_m_Val_2_5, i32 %bitcast_ln102_45

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:164 %mul_5_3 = fmul i32 %l_valX_m_Val_3_5, i32 %bitcast_ln102_46

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:171 %str_in12_read_6 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_6"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:172 %trunc_ln674_12 = trunc i128 %str_in12_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln674_12"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:174 %p_Result_4_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_6, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_6"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:176 %p_Result_5_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_6, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_6"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:178 %p_Result_6_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_6, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_6"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:180 %str_in23_read_6 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_6"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:181 %trunc_ln674_13 = trunc i128 %str_in23_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln674_13"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:183 %p_Result_8_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_6, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_6"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:185 %p_Result_9_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_6, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_6"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:187 %p_Result_10_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_6, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:81 %bitcast_ln123_638 = bitcast i32 %mul_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_638"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:82 %bitcast_ln123_639 = bitcast i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_639"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:83 %bitcast_ln123_640 = bitcast i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_640"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:84 %bitcast_ln123_641 = bitcast i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_641"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:85 %p_Result_14_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_641, i32 %bitcast_ln123_640, i32 %bitcast_ln123_639, i32 %bitcast_ln123_638

]]></Node>
<StgValue><ssdm name="p_Result_14_2"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:86 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:105 %mul_3 = fmul i32 %l_valX_m_Val_0_3, i32 %bitcast_ln102_27

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:106 %mul_3_1 = fmul i32 %l_valX_m_Val_1_3, i32 %bitcast_ln102_28

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:107 %mul_3_2 = fmul i32 %l_valX_m_Val_2_3, i32 %bitcast_ln102_29

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:108 %mul_3_3 = fmul i32 %l_valX_m_Val_3_3, i32 %bitcast_ln102_30

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:133 %mul_4 = fmul i32 %l_valX_m_Val_0_4, i32 %bitcast_ln102_35

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:134 %mul_4_1 = fmul i32 %l_valX_m_Val_1_4, i32 %bitcast_ln102_36

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:135 %mul_4_2 = fmul i32 %l_valX_m_Val_2_4, i32 %bitcast_ln102_37

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:136 %mul_4_3 = fmul i32 %l_valX_m_Val_3_4, i32 %bitcast_ln102_38

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:161 %mul_5 = fmul i32 %l_valX_m_Val_0_5, i32 %bitcast_ln102_43

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:162 %mul_5_1 = fmul i32 %l_valX_m_Val_1_5, i32 %bitcast_ln102_44

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:163 %mul_5_2 = fmul i32 %l_valX_m_Val_2_5, i32 %bitcast_ln102_45

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:164 %mul_5_3 = fmul i32 %l_valX_m_Val_3_5, i32 %bitcast_ln102_46

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:173 %l_valX_m_Val_0_6 = bitcast i32 %trunc_ln674_12

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_6"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:175 %l_valX_m_Val_1_6 = bitcast i32 %p_Result_4_6

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_6"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:177 %l_valX_m_Val_2_6 = bitcast i32 %p_Result_5_6

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_6"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:179 %l_valX_m_Val_3_6 = bitcast i32 %p_Result_6_6

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_6"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:182 %bitcast_ln102_51 = bitcast i32 %trunc_ln674_13

]]></Node>
<StgValue><ssdm name="bitcast_ln102_51"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:184 %bitcast_ln102_52 = bitcast i32 %p_Result_8_6

]]></Node>
<StgValue><ssdm name="bitcast_ln102_52"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:186 %bitcast_ln102_53 = bitcast i32 %p_Result_9_6

]]></Node>
<StgValue><ssdm name="bitcast_ln102_53"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:188 %bitcast_ln102_54 = bitcast i32 %p_Result_10_6

]]></Node>
<StgValue><ssdm name="bitcast_ln102_54"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:189 %mul_6 = fmul i32 %l_valX_m_Val_0_6, i32 %bitcast_ln102_51

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:190 %mul_6_1 = fmul i32 %l_valX_m_Val_1_6, i32 %bitcast_ln102_52

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:191 %mul_6_2 = fmul i32 %l_valX_m_Val_2_6, i32 %bitcast_ln102_53

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:192 %mul_6_3 = fmul i32 %l_valX_m_Val_3_6, i32 %bitcast_ln102_54

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:199 %str_in12_read_7 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_7"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:200 %trunc_ln674_14 = trunc i128 %str_in12_read_7

]]></Node>
<StgValue><ssdm name="trunc_ln674_14"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:202 %p_Result_4_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_7, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_7"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:204 %p_Result_5_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_7, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_7"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:206 %p_Result_6_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_7, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_7"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:208 %str_in23_read_7 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_7"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:209 %trunc_ln674_15 = trunc i128 %str_in23_read_7

]]></Node>
<StgValue><ssdm name="trunc_ln674_15"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:211 %p_Result_8_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_7, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_7"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:213 %p_Result_9_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_7, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_7"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:215 %p_Result_10_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_7, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:109 %bitcast_ln123_642 = bitcast i32 %mul_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_642"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:110 %bitcast_ln123_643 = bitcast i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_643"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:111 %bitcast_ln123_644 = bitcast i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_644"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:112 %bitcast_ln123_645 = bitcast i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_645"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:113 %p_Result_14_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_645, i32 %bitcast_ln123_644, i32 %bitcast_ln123_643, i32 %bitcast_ln123_642

]]></Node>
<StgValue><ssdm name="p_Result_14_3"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:114 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:133 %mul_4 = fmul i32 %l_valX_m_Val_0_4, i32 %bitcast_ln102_35

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:134 %mul_4_1 = fmul i32 %l_valX_m_Val_1_4, i32 %bitcast_ln102_36

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:135 %mul_4_2 = fmul i32 %l_valX_m_Val_2_4, i32 %bitcast_ln102_37

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:136 %mul_4_3 = fmul i32 %l_valX_m_Val_3_4, i32 %bitcast_ln102_38

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:161 %mul_5 = fmul i32 %l_valX_m_Val_0_5, i32 %bitcast_ln102_43

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:162 %mul_5_1 = fmul i32 %l_valX_m_Val_1_5, i32 %bitcast_ln102_44

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:163 %mul_5_2 = fmul i32 %l_valX_m_Val_2_5, i32 %bitcast_ln102_45

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:164 %mul_5_3 = fmul i32 %l_valX_m_Val_3_5, i32 %bitcast_ln102_46

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:189 %mul_6 = fmul i32 %l_valX_m_Val_0_6, i32 %bitcast_ln102_51

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:190 %mul_6_1 = fmul i32 %l_valX_m_Val_1_6, i32 %bitcast_ln102_52

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:191 %mul_6_2 = fmul i32 %l_valX_m_Val_2_6, i32 %bitcast_ln102_53

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:192 %mul_6_3 = fmul i32 %l_valX_m_Val_3_6, i32 %bitcast_ln102_54

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:201 %l_valX_m_Val_0_7 = bitcast i32 %trunc_ln674_14

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_7"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:203 %l_valX_m_Val_1_7 = bitcast i32 %p_Result_4_7

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_7"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:205 %l_valX_m_Val_2_7 = bitcast i32 %p_Result_5_7

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_7"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:207 %l_valX_m_Val_3_7 = bitcast i32 %p_Result_6_7

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_7"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:210 %bitcast_ln102_59 = bitcast i32 %trunc_ln674_15

]]></Node>
<StgValue><ssdm name="bitcast_ln102_59"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:212 %bitcast_ln102_60 = bitcast i32 %p_Result_8_7

]]></Node>
<StgValue><ssdm name="bitcast_ln102_60"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:214 %bitcast_ln102_61 = bitcast i32 %p_Result_9_7

]]></Node>
<StgValue><ssdm name="bitcast_ln102_61"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:216 %bitcast_ln102_62 = bitcast i32 %p_Result_10_7

]]></Node>
<StgValue><ssdm name="bitcast_ln102_62"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:217 %mul_7 = fmul i32 %l_valX_m_Val_0_7, i32 %bitcast_ln102_59

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:218 %mul_7_1 = fmul i32 %l_valX_m_Val_1_7, i32 %bitcast_ln102_60

]]></Node>
<StgValue><ssdm name="mul_7_1"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:219 %mul_7_2 = fmul i32 %l_valX_m_Val_2_7, i32 %bitcast_ln102_61

]]></Node>
<StgValue><ssdm name="mul_7_2"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:220 %mul_7_3 = fmul i32 %l_valX_m_Val_3_7, i32 %bitcast_ln102_62

]]></Node>
<StgValue><ssdm name="mul_7_3"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:227 %str_in12_read_8 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_8"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:228 %trunc_ln674_16 = trunc i128 %str_in12_read_8

]]></Node>
<StgValue><ssdm name="trunc_ln674_16"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:230 %p_Result_4_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_8, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_8"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:232 %p_Result_5_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_8, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_8"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:234 %p_Result_6_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_8, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_8"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:236 %str_in23_read_8 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_8"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:237 %trunc_ln674_17 = trunc i128 %str_in23_read_8

]]></Node>
<StgValue><ssdm name="trunc_ln674_17"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:239 %p_Result_8_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_8, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_8"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:241 %p_Result_9_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_8, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_8"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:243 %p_Result_10_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_8, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:137 %bitcast_ln123_646 = bitcast i32 %mul_4

]]></Node>
<StgValue><ssdm name="bitcast_ln123_646"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:138 %bitcast_ln123_647 = bitcast i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_647"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:139 %bitcast_ln123_648 = bitcast i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_648"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:140 %bitcast_ln123_649 = bitcast i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_649"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:141 %p_Result_14_4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_649, i32 %bitcast_ln123_648, i32 %bitcast_ln123_647, i32 %bitcast_ln123_646

]]></Node>
<StgValue><ssdm name="p_Result_14_4"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:142 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:161 %mul_5 = fmul i32 %l_valX_m_Val_0_5, i32 %bitcast_ln102_43

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:162 %mul_5_1 = fmul i32 %l_valX_m_Val_1_5, i32 %bitcast_ln102_44

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:163 %mul_5_2 = fmul i32 %l_valX_m_Val_2_5, i32 %bitcast_ln102_45

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:164 %mul_5_3 = fmul i32 %l_valX_m_Val_3_5, i32 %bitcast_ln102_46

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:189 %mul_6 = fmul i32 %l_valX_m_Val_0_6, i32 %bitcast_ln102_51

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:190 %mul_6_1 = fmul i32 %l_valX_m_Val_1_6, i32 %bitcast_ln102_52

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:191 %mul_6_2 = fmul i32 %l_valX_m_Val_2_6, i32 %bitcast_ln102_53

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:192 %mul_6_3 = fmul i32 %l_valX_m_Val_3_6, i32 %bitcast_ln102_54

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:217 %mul_7 = fmul i32 %l_valX_m_Val_0_7, i32 %bitcast_ln102_59

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:218 %mul_7_1 = fmul i32 %l_valX_m_Val_1_7, i32 %bitcast_ln102_60

]]></Node>
<StgValue><ssdm name="mul_7_1"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:219 %mul_7_2 = fmul i32 %l_valX_m_Val_2_7, i32 %bitcast_ln102_61

]]></Node>
<StgValue><ssdm name="mul_7_2"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:220 %mul_7_3 = fmul i32 %l_valX_m_Val_3_7, i32 %bitcast_ln102_62

]]></Node>
<StgValue><ssdm name="mul_7_3"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:229 %l_valX_m_Val_0_8 = bitcast i32 %trunc_ln674_16

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_8"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:231 %l_valX_m_Val_1_8 = bitcast i32 %p_Result_4_8

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_8"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:233 %l_valX_m_Val_2_8 = bitcast i32 %p_Result_5_8

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_8"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:235 %l_valX_m_Val_3_8 = bitcast i32 %p_Result_6_8

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_8"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:238 %bitcast_ln102_67 = bitcast i32 %trunc_ln674_17

]]></Node>
<StgValue><ssdm name="bitcast_ln102_67"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:240 %bitcast_ln102_68 = bitcast i32 %p_Result_8_8

]]></Node>
<StgValue><ssdm name="bitcast_ln102_68"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:242 %bitcast_ln102_69 = bitcast i32 %p_Result_9_8

]]></Node>
<StgValue><ssdm name="bitcast_ln102_69"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:244 %bitcast_ln102_70 = bitcast i32 %p_Result_10_8

]]></Node>
<StgValue><ssdm name="bitcast_ln102_70"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:245 %mul_8 = fmul i32 %l_valX_m_Val_0_8, i32 %bitcast_ln102_67

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:246 %mul_8_1 = fmul i32 %l_valX_m_Val_1_8, i32 %bitcast_ln102_68

]]></Node>
<StgValue><ssdm name="mul_8_1"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:247 %mul_8_2 = fmul i32 %l_valX_m_Val_2_8, i32 %bitcast_ln102_69

]]></Node>
<StgValue><ssdm name="mul_8_2"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:248 %mul_8_3 = fmul i32 %l_valX_m_Val_3_8, i32 %bitcast_ln102_70

]]></Node>
<StgValue><ssdm name="mul_8_3"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:255 %str_in12_read_9 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_9"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:256 %trunc_ln674_18 = trunc i128 %str_in12_read_9

]]></Node>
<StgValue><ssdm name="trunc_ln674_18"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:258 %p_Result_4_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_9, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_9"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:260 %p_Result_5_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_9, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_9"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:262 %p_Result_6_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_9, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_9"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:264 %str_in23_read_9 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_9"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:265 %trunc_ln674_19 = trunc i128 %str_in23_read_9

]]></Node>
<StgValue><ssdm name="trunc_ln674_19"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:267 %p_Result_8_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_9, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_9"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:269 %p_Result_9_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_9, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_9"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:271 %p_Result_10_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_9, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:165 %bitcast_ln123_650 = bitcast i32 %mul_5

]]></Node>
<StgValue><ssdm name="bitcast_ln123_650"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:166 %bitcast_ln123_651 = bitcast i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_651"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:167 %bitcast_ln123_652 = bitcast i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_652"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:168 %bitcast_ln123_653 = bitcast i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_653"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:169 %p_Result_14_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_653, i32 %bitcast_ln123_652, i32 %bitcast_ln123_651, i32 %bitcast_ln123_650

]]></Node>
<StgValue><ssdm name="p_Result_14_5"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:170 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:189 %mul_6 = fmul i32 %l_valX_m_Val_0_6, i32 %bitcast_ln102_51

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:190 %mul_6_1 = fmul i32 %l_valX_m_Val_1_6, i32 %bitcast_ln102_52

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:191 %mul_6_2 = fmul i32 %l_valX_m_Val_2_6, i32 %bitcast_ln102_53

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:192 %mul_6_3 = fmul i32 %l_valX_m_Val_3_6, i32 %bitcast_ln102_54

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:217 %mul_7 = fmul i32 %l_valX_m_Val_0_7, i32 %bitcast_ln102_59

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:218 %mul_7_1 = fmul i32 %l_valX_m_Val_1_7, i32 %bitcast_ln102_60

]]></Node>
<StgValue><ssdm name="mul_7_1"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:219 %mul_7_2 = fmul i32 %l_valX_m_Val_2_7, i32 %bitcast_ln102_61

]]></Node>
<StgValue><ssdm name="mul_7_2"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:220 %mul_7_3 = fmul i32 %l_valX_m_Val_3_7, i32 %bitcast_ln102_62

]]></Node>
<StgValue><ssdm name="mul_7_3"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:245 %mul_8 = fmul i32 %l_valX_m_Val_0_8, i32 %bitcast_ln102_67

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:246 %mul_8_1 = fmul i32 %l_valX_m_Val_1_8, i32 %bitcast_ln102_68

]]></Node>
<StgValue><ssdm name="mul_8_1"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:247 %mul_8_2 = fmul i32 %l_valX_m_Val_2_8, i32 %bitcast_ln102_69

]]></Node>
<StgValue><ssdm name="mul_8_2"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:248 %mul_8_3 = fmul i32 %l_valX_m_Val_3_8, i32 %bitcast_ln102_70

]]></Node>
<StgValue><ssdm name="mul_8_3"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:257 %l_valX_m_Val_0_9 = bitcast i32 %trunc_ln674_18

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_9"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:259 %l_valX_m_Val_1_9 = bitcast i32 %p_Result_4_9

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_9"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:261 %l_valX_m_Val_2_9 = bitcast i32 %p_Result_5_9

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_9"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:263 %l_valX_m_Val_3_9 = bitcast i32 %p_Result_6_9

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_9"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:266 %bitcast_ln102_75 = bitcast i32 %trunc_ln674_19

]]></Node>
<StgValue><ssdm name="bitcast_ln102_75"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:268 %bitcast_ln102_76 = bitcast i32 %p_Result_8_9

]]></Node>
<StgValue><ssdm name="bitcast_ln102_76"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:270 %bitcast_ln102_77 = bitcast i32 %p_Result_9_9

]]></Node>
<StgValue><ssdm name="bitcast_ln102_77"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:272 %bitcast_ln102_78 = bitcast i32 %p_Result_10_9

]]></Node>
<StgValue><ssdm name="bitcast_ln102_78"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:273 %mul_9 = fmul i32 %l_valX_m_Val_0_9, i32 %bitcast_ln102_75

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:274 %mul_9_1 = fmul i32 %l_valX_m_Val_1_9, i32 %bitcast_ln102_76

]]></Node>
<StgValue><ssdm name="mul_9_1"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:275 %mul_9_2 = fmul i32 %l_valX_m_Val_2_9, i32 %bitcast_ln102_77

]]></Node>
<StgValue><ssdm name="mul_9_2"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:276 %mul_9_3 = fmul i32 %l_valX_m_Val_3_9, i32 %bitcast_ln102_78

]]></Node>
<StgValue><ssdm name="mul_9_3"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:283 %str_in12_read_10 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_10"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:284 %trunc_ln674_20 = trunc i128 %str_in12_read_10

]]></Node>
<StgValue><ssdm name="trunc_ln674_20"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:286 %p_Result_4_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_10, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_s"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:288 %p_Result_5_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_10, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_s"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:290 %p_Result_6_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_10, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_s"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:292 %str_in23_read_10 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_10"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:293 %trunc_ln674_21 = trunc i128 %str_in23_read_10

]]></Node>
<StgValue><ssdm name="trunc_ln674_21"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:295 %p_Result_8_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_10, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_s"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:297 %p_Result_9_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_10, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_s"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:299 %p_Result_10_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_10, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:193 %bitcast_ln123_654 = bitcast i32 %mul_6

]]></Node>
<StgValue><ssdm name="bitcast_ln123_654"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:194 %bitcast_ln123_655 = bitcast i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_655"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:195 %bitcast_ln123_656 = bitcast i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_656"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:196 %bitcast_ln123_657 = bitcast i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_657"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:197 %p_Result_14_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_657, i32 %bitcast_ln123_656, i32 %bitcast_ln123_655, i32 %bitcast_ln123_654

]]></Node>
<StgValue><ssdm name="p_Result_14_6"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:198 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:217 %mul_7 = fmul i32 %l_valX_m_Val_0_7, i32 %bitcast_ln102_59

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:218 %mul_7_1 = fmul i32 %l_valX_m_Val_1_7, i32 %bitcast_ln102_60

]]></Node>
<StgValue><ssdm name="mul_7_1"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:219 %mul_7_2 = fmul i32 %l_valX_m_Val_2_7, i32 %bitcast_ln102_61

]]></Node>
<StgValue><ssdm name="mul_7_2"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:220 %mul_7_3 = fmul i32 %l_valX_m_Val_3_7, i32 %bitcast_ln102_62

]]></Node>
<StgValue><ssdm name="mul_7_3"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:245 %mul_8 = fmul i32 %l_valX_m_Val_0_8, i32 %bitcast_ln102_67

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:246 %mul_8_1 = fmul i32 %l_valX_m_Val_1_8, i32 %bitcast_ln102_68

]]></Node>
<StgValue><ssdm name="mul_8_1"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:247 %mul_8_2 = fmul i32 %l_valX_m_Val_2_8, i32 %bitcast_ln102_69

]]></Node>
<StgValue><ssdm name="mul_8_2"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:248 %mul_8_3 = fmul i32 %l_valX_m_Val_3_8, i32 %bitcast_ln102_70

]]></Node>
<StgValue><ssdm name="mul_8_3"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:273 %mul_9 = fmul i32 %l_valX_m_Val_0_9, i32 %bitcast_ln102_75

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:274 %mul_9_1 = fmul i32 %l_valX_m_Val_1_9, i32 %bitcast_ln102_76

]]></Node>
<StgValue><ssdm name="mul_9_1"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:275 %mul_9_2 = fmul i32 %l_valX_m_Val_2_9, i32 %bitcast_ln102_77

]]></Node>
<StgValue><ssdm name="mul_9_2"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:276 %mul_9_3 = fmul i32 %l_valX_m_Val_3_9, i32 %bitcast_ln102_78

]]></Node>
<StgValue><ssdm name="mul_9_3"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:285 %l_valX_m_Val_0_10 = bitcast i32 %trunc_ln674_20

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_10"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:287 %l_valX_m_Val_1_10 = bitcast i32 %p_Result_4_s

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_10"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:289 %l_valX_m_Val_2_10 = bitcast i32 %p_Result_5_s

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_10"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:291 %l_valX_m_Val_3_10 = bitcast i32 %p_Result_6_s

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_10"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:294 %bitcast_ln102_83 = bitcast i32 %trunc_ln674_21

]]></Node>
<StgValue><ssdm name="bitcast_ln102_83"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:296 %bitcast_ln102_84 = bitcast i32 %p_Result_8_s

]]></Node>
<StgValue><ssdm name="bitcast_ln102_84"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:298 %bitcast_ln102_85 = bitcast i32 %p_Result_9_s

]]></Node>
<StgValue><ssdm name="bitcast_ln102_85"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:300 %bitcast_ln102_86 = bitcast i32 %p_Result_10_s

]]></Node>
<StgValue><ssdm name="bitcast_ln102_86"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:301 %mul_s = fmul i32 %l_valX_m_Val_0_10, i32 %bitcast_ln102_83

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:302 %mul_10_1 = fmul i32 %l_valX_m_Val_1_10, i32 %bitcast_ln102_84

]]></Node>
<StgValue><ssdm name="mul_10_1"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:303 %mul_10_2 = fmul i32 %l_valX_m_Val_2_10, i32 %bitcast_ln102_85

]]></Node>
<StgValue><ssdm name="mul_10_2"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:304 %mul_10_3 = fmul i32 %l_valX_m_Val_3_10, i32 %bitcast_ln102_86

]]></Node>
<StgValue><ssdm name="mul_10_3"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:311 %str_in12_read_11 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_11"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:312 %trunc_ln674_22 = trunc i128 %str_in12_read_11

]]></Node>
<StgValue><ssdm name="trunc_ln674_22"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:314 %p_Result_4_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_11, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_10"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:316 %p_Result_5_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_11, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_10"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:318 %p_Result_6_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_11, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_10"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:320 %str_in23_read_11 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_11"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:321 %trunc_ln674_23 = trunc i128 %str_in23_read_11

]]></Node>
<StgValue><ssdm name="trunc_ln674_23"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:323 %p_Result_8_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_11, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_10"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:325 %p_Result_9_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_11, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_10"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:327 %p_Result_10_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_11, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:221 %bitcast_ln123_658 = bitcast i32 %mul_7

]]></Node>
<StgValue><ssdm name="bitcast_ln123_658"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:222 %bitcast_ln123_659 = bitcast i32 %mul_7_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_659"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:223 %bitcast_ln123_660 = bitcast i32 %mul_7_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_660"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:224 %bitcast_ln123_661 = bitcast i32 %mul_7_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_661"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:225 %p_Result_14_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_661, i32 %bitcast_ln123_660, i32 %bitcast_ln123_659, i32 %bitcast_ln123_658

]]></Node>
<StgValue><ssdm name="p_Result_14_7"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:226 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:245 %mul_8 = fmul i32 %l_valX_m_Val_0_8, i32 %bitcast_ln102_67

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:246 %mul_8_1 = fmul i32 %l_valX_m_Val_1_8, i32 %bitcast_ln102_68

]]></Node>
<StgValue><ssdm name="mul_8_1"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:247 %mul_8_2 = fmul i32 %l_valX_m_Val_2_8, i32 %bitcast_ln102_69

]]></Node>
<StgValue><ssdm name="mul_8_2"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:248 %mul_8_3 = fmul i32 %l_valX_m_Val_3_8, i32 %bitcast_ln102_70

]]></Node>
<StgValue><ssdm name="mul_8_3"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:273 %mul_9 = fmul i32 %l_valX_m_Val_0_9, i32 %bitcast_ln102_75

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:274 %mul_9_1 = fmul i32 %l_valX_m_Val_1_9, i32 %bitcast_ln102_76

]]></Node>
<StgValue><ssdm name="mul_9_1"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:275 %mul_9_2 = fmul i32 %l_valX_m_Val_2_9, i32 %bitcast_ln102_77

]]></Node>
<StgValue><ssdm name="mul_9_2"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:276 %mul_9_3 = fmul i32 %l_valX_m_Val_3_9, i32 %bitcast_ln102_78

]]></Node>
<StgValue><ssdm name="mul_9_3"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:301 %mul_s = fmul i32 %l_valX_m_Val_0_10, i32 %bitcast_ln102_83

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:302 %mul_10_1 = fmul i32 %l_valX_m_Val_1_10, i32 %bitcast_ln102_84

]]></Node>
<StgValue><ssdm name="mul_10_1"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:303 %mul_10_2 = fmul i32 %l_valX_m_Val_2_10, i32 %bitcast_ln102_85

]]></Node>
<StgValue><ssdm name="mul_10_2"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:304 %mul_10_3 = fmul i32 %l_valX_m_Val_3_10, i32 %bitcast_ln102_86

]]></Node>
<StgValue><ssdm name="mul_10_3"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:313 %l_valX_m_Val_0_11 = bitcast i32 %trunc_ln674_22

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_11"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:315 %l_valX_m_Val_1_11 = bitcast i32 %p_Result_4_10

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_11"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:317 %l_valX_m_Val_2_11 = bitcast i32 %p_Result_5_10

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_11"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:319 %l_valX_m_Val_3_11 = bitcast i32 %p_Result_6_10

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_11"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:322 %bitcast_ln102_91 = bitcast i32 %trunc_ln674_23

]]></Node>
<StgValue><ssdm name="bitcast_ln102_91"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:324 %bitcast_ln102_92 = bitcast i32 %p_Result_8_10

]]></Node>
<StgValue><ssdm name="bitcast_ln102_92"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:326 %bitcast_ln102_93 = bitcast i32 %p_Result_9_10

]]></Node>
<StgValue><ssdm name="bitcast_ln102_93"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:328 %bitcast_ln102_94 = bitcast i32 %p_Result_10_10

]]></Node>
<StgValue><ssdm name="bitcast_ln102_94"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:329 %mul_10 = fmul i32 %l_valX_m_Val_0_11, i32 %bitcast_ln102_91

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:330 %mul_11_1 = fmul i32 %l_valX_m_Val_1_11, i32 %bitcast_ln102_92

]]></Node>
<StgValue><ssdm name="mul_11_1"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:331 %mul_11_2 = fmul i32 %l_valX_m_Val_2_11, i32 %bitcast_ln102_93

]]></Node>
<StgValue><ssdm name="mul_11_2"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:332 %mul_11_3 = fmul i32 %l_valX_m_Val_3_11, i32 %bitcast_ln102_94

]]></Node>
<StgValue><ssdm name="mul_11_3"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:339 %str_in12_read_12 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_12"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:340 %trunc_ln674_24 = trunc i128 %str_in12_read_12

]]></Node>
<StgValue><ssdm name="trunc_ln674_24"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:342 %p_Result_4_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_12, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_11"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:344 %p_Result_5_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_12, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_11"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:346 %p_Result_6_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_12, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_11"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:348 %str_in23_read_12 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_12"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:349 %trunc_ln674_25 = trunc i128 %str_in23_read_12

]]></Node>
<StgValue><ssdm name="trunc_ln674_25"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:351 %p_Result_8_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_12, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_11"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:353 %p_Result_9_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_12, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_11"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:355 %p_Result_10_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_12, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:249 %bitcast_ln123_662 = bitcast i32 %mul_8

]]></Node>
<StgValue><ssdm name="bitcast_ln123_662"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:250 %bitcast_ln123_663 = bitcast i32 %mul_8_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_663"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:251 %bitcast_ln123_664 = bitcast i32 %mul_8_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_664"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:252 %bitcast_ln123_665 = bitcast i32 %mul_8_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_665"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:253 %p_Result_14_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_665, i32 %bitcast_ln123_664, i32 %bitcast_ln123_663, i32 %bitcast_ln123_662

]]></Node>
<StgValue><ssdm name="p_Result_14_8"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:254 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:273 %mul_9 = fmul i32 %l_valX_m_Val_0_9, i32 %bitcast_ln102_75

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:274 %mul_9_1 = fmul i32 %l_valX_m_Val_1_9, i32 %bitcast_ln102_76

]]></Node>
<StgValue><ssdm name="mul_9_1"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:275 %mul_9_2 = fmul i32 %l_valX_m_Val_2_9, i32 %bitcast_ln102_77

]]></Node>
<StgValue><ssdm name="mul_9_2"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:276 %mul_9_3 = fmul i32 %l_valX_m_Val_3_9, i32 %bitcast_ln102_78

]]></Node>
<StgValue><ssdm name="mul_9_3"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:301 %mul_s = fmul i32 %l_valX_m_Val_0_10, i32 %bitcast_ln102_83

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:302 %mul_10_1 = fmul i32 %l_valX_m_Val_1_10, i32 %bitcast_ln102_84

]]></Node>
<StgValue><ssdm name="mul_10_1"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:303 %mul_10_2 = fmul i32 %l_valX_m_Val_2_10, i32 %bitcast_ln102_85

]]></Node>
<StgValue><ssdm name="mul_10_2"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:304 %mul_10_3 = fmul i32 %l_valX_m_Val_3_10, i32 %bitcast_ln102_86

]]></Node>
<StgValue><ssdm name="mul_10_3"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:329 %mul_10 = fmul i32 %l_valX_m_Val_0_11, i32 %bitcast_ln102_91

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:330 %mul_11_1 = fmul i32 %l_valX_m_Val_1_11, i32 %bitcast_ln102_92

]]></Node>
<StgValue><ssdm name="mul_11_1"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:331 %mul_11_2 = fmul i32 %l_valX_m_Val_2_11, i32 %bitcast_ln102_93

]]></Node>
<StgValue><ssdm name="mul_11_2"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:332 %mul_11_3 = fmul i32 %l_valX_m_Val_3_11, i32 %bitcast_ln102_94

]]></Node>
<StgValue><ssdm name="mul_11_3"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:341 %l_valX_m_Val_0_12 = bitcast i32 %trunc_ln674_24

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_12"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:343 %l_valX_m_Val_1_12 = bitcast i32 %p_Result_4_11

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_12"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:345 %l_valX_m_Val_2_12 = bitcast i32 %p_Result_5_11

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_12"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:347 %l_valX_m_Val_3_12 = bitcast i32 %p_Result_6_11

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_12"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:350 %bitcast_ln102_99 = bitcast i32 %trunc_ln674_25

]]></Node>
<StgValue><ssdm name="bitcast_ln102_99"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:352 %bitcast_ln102_100 = bitcast i32 %p_Result_8_11

]]></Node>
<StgValue><ssdm name="bitcast_ln102_100"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:354 %bitcast_ln102_101 = bitcast i32 %p_Result_9_11

]]></Node>
<StgValue><ssdm name="bitcast_ln102_101"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:356 %bitcast_ln102_102 = bitcast i32 %p_Result_10_11

]]></Node>
<StgValue><ssdm name="bitcast_ln102_102"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:357 %mul_11 = fmul i32 %l_valX_m_Val_0_12, i32 %bitcast_ln102_99

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:358 %mul_12_1 = fmul i32 %l_valX_m_Val_1_12, i32 %bitcast_ln102_100

]]></Node>
<StgValue><ssdm name="mul_12_1"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:359 %mul_12_2 = fmul i32 %l_valX_m_Val_2_12, i32 %bitcast_ln102_101

]]></Node>
<StgValue><ssdm name="mul_12_2"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:360 %mul_12_3 = fmul i32 %l_valX_m_Val_3_12, i32 %bitcast_ln102_102

]]></Node>
<StgValue><ssdm name="mul_12_3"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:367 %str_in12_read_13 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_13"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:368 %trunc_ln674_26 = trunc i128 %str_in12_read_13

]]></Node>
<StgValue><ssdm name="trunc_ln674_26"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:370 %p_Result_4_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_13, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_12"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:372 %p_Result_5_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_13, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_12"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:374 %p_Result_6_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_13, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_12"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:376 %str_in23_read_13 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_13"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:377 %trunc_ln674_27 = trunc i128 %str_in23_read_13

]]></Node>
<StgValue><ssdm name="trunc_ln674_27"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:379 %p_Result_8_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_13, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_12"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:381 %p_Result_9_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_13, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_12"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:383 %p_Result_10_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_13, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:277 %bitcast_ln123_666 = bitcast i32 %mul_9

]]></Node>
<StgValue><ssdm name="bitcast_ln123_666"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:278 %bitcast_ln123_667 = bitcast i32 %mul_9_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_667"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:279 %bitcast_ln123_668 = bitcast i32 %mul_9_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_668"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:280 %bitcast_ln123_669 = bitcast i32 %mul_9_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_669"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:281 %p_Result_14_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_669, i32 %bitcast_ln123_668, i32 %bitcast_ln123_667, i32 %bitcast_ln123_666

]]></Node>
<StgValue><ssdm name="p_Result_14_9"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:282 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:301 %mul_s = fmul i32 %l_valX_m_Val_0_10, i32 %bitcast_ln102_83

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:302 %mul_10_1 = fmul i32 %l_valX_m_Val_1_10, i32 %bitcast_ln102_84

]]></Node>
<StgValue><ssdm name="mul_10_1"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:303 %mul_10_2 = fmul i32 %l_valX_m_Val_2_10, i32 %bitcast_ln102_85

]]></Node>
<StgValue><ssdm name="mul_10_2"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:304 %mul_10_3 = fmul i32 %l_valX_m_Val_3_10, i32 %bitcast_ln102_86

]]></Node>
<StgValue><ssdm name="mul_10_3"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:329 %mul_10 = fmul i32 %l_valX_m_Val_0_11, i32 %bitcast_ln102_91

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:330 %mul_11_1 = fmul i32 %l_valX_m_Val_1_11, i32 %bitcast_ln102_92

]]></Node>
<StgValue><ssdm name="mul_11_1"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:331 %mul_11_2 = fmul i32 %l_valX_m_Val_2_11, i32 %bitcast_ln102_93

]]></Node>
<StgValue><ssdm name="mul_11_2"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:332 %mul_11_3 = fmul i32 %l_valX_m_Val_3_11, i32 %bitcast_ln102_94

]]></Node>
<StgValue><ssdm name="mul_11_3"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:357 %mul_11 = fmul i32 %l_valX_m_Val_0_12, i32 %bitcast_ln102_99

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:358 %mul_12_1 = fmul i32 %l_valX_m_Val_1_12, i32 %bitcast_ln102_100

]]></Node>
<StgValue><ssdm name="mul_12_1"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:359 %mul_12_2 = fmul i32 %l_valX_m_Val_2_12, i32 %bitcast_ln102_101

]]></Node>
<StgValue><ssdm name="mul_12_2"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:360 %mul_12_3 = fmul i32 %l_valX_m_Val_3_12, i32 %bitcast_ln102_102

]]></Node>
<StgValue><ssdm name="mul_12_3"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:369 %l_valX_m_Val_0_13 = bitcast i32 %trunc_ln674_26

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_13"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:371 %l_valX_m_Val_1_13 = bitcast i32 %p_Result_4_12

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_13"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:373 %l_valX_m_Val_2_13 = bitcast i32 %p_Result_5_12

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_13"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:375 %l_valX_m_Val_3_13 = bitcast i32 %p_Result_6_12

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_13"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:378 %bitcast_ln102_107 = bitcast i32 %trunc_ln674_27

]]></Node>
<StgValue><ssdm name="bitcast_ln102_107"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:380 %bitcast_ln102_108 = bitcast i32 %p_Result_8_12

]]></Node>
<StgValue><ssdm name="bitcast_ln102_108"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:382 %bitcast_ln102_109 = bitcast i32 %p_Result_9_12

]]></Node>
<StgValue><ssdm name="bitcast_ln102_109"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:384 %bitcast_ln102_110 = bitcast i32 %p_Result_10_12

]]></Node>
<StgValue><ssdm name="bitcast_ln102_110"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:385 %mul_12 = fmul i32 %l_valX_m_Val_0_13, i32 %bitcast_ln102_107

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:386 %mul_13_1 = fmul i32 %l_valX_m_Val_1_13, i32 %bitcast_ln102_108

]]></Node>
<StgValue><ssdm name="mul_13_1"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:387 %mul_13_2 = fmul i32 %l_valX_m_Val_2_13, i32 %bitcast_ln102_109

]]></Node>
<StgValue><ssdm name="mul_13_2"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:388 %mul_13_3 = fmul i32 %l_valX_m_Val_3_13, i32 %bitcast_ln102_110

]]></Node>
<StgValue><ssdm name="mul_13_3"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:395 %str_in12_read_14 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_14"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:396 %trunc_ln674_28 = trunc i128 %str_in12_read_14

]]></Node>
<StgValue><ssdm name="trunc_ln674_28"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:398 %p_Result_4_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_14, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_13"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:400 %p_Result_5_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_14, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_13"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:402 %p_Result_6_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_14, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_13"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:404 %str_in23_read_14 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_14"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:405 %trunc_ln674_29 = trunc i128 %str_in23_read_14

]]></Node>
<StgValue><ssdm name="trunc_ln674_29"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:407 %p_Result_8_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_14, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_13"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:409 %p_Result_9_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_14, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_13"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:411 %p_Result_10_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_14, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="544" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:305 %bitcast_ln123_670 = bitcast i32 %mul_s

]]></Node>
<StgValue><ssdm name="bitcast_ln123_670"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:306 %bitcast_ln123_671 = bitcast i32 %mul_10_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_671"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:307 %bitcast_ln123_672 = bitcast i32 %mul_10_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_672"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:308 %bitcast_ln123_673 = bitcast i32 %mul_10_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_673"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:309 %p_Result_14_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_673, i32 %bitcast_ln123_672, i32 %bitcast_ln123_671, i32 %bitcast_ln123_670

]]></Node>
<StgValue><ssdm name="p_Result_14_s"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:310 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:329 %mul_10 = fmul i32 %l_valX_m_Val_0_11, i32 %bitcast_ln102_91

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:330 %mul_11_1 = fmul i32 %l_valX_m_Val_1_11, i32 %bitcast_ln102_92

]]></Node>
<StgValue><ssdm name="mul_11_1"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:331 %mul_11_2 = fmul i32 %l_valX_m_Val_2_11, i32 %bitcast_ln102_93

]]></Node>
<StgValue><ssdm name="mul_11_2"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:332 %mul_11_3 = fmul i32 %l_valX_m_Val_3_11, i32 %bitcast_ln102_94

]]></Node>
<StgValue><ssdm name="mul_11_3"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:357 %mul_11 = fmul i32 %l_valX_m_Val_0_12, i32 %bitcast_ln102_99

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:358 %mul_12_1 = fmul i32 %l_valX_m_Val_1_12, i32 %bitcast_ln102_100

]]></Node>
<StgValue><ssdm name="mul_12_1"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:359 %mul_12_2 = fmul i32 %l_valX_m_Val_2_12, i32 %bitcast_ln102_101

]]></Node>
<StgValue><ssdm name="mul_12_2"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:360 %mul_12_3 = fmul i32 %l_valX_m_Val_3_12, i32 %bitcast_ln102_102

]]></Node>
<StgValue><ssdm name="mul_12_3"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:385 %mul_12 = fmul i32 %l_valX_m_Val_0_13, i32 %bitcast_ln102_107

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:386 %mul_13_1 = fmul i32 %l_valX_m_Val_1_13, i32 %bitcast_ln102_108

]]></Node>
<StgValue><ssdm name="mul_13_1"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:387 %mul_13_2 = fmul i32 %l_valX_m_Val_2_13, i32 %bitcast_ln102_109

]]></Node>
<StgValue><ssdm name="mul_13_2"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:388 %mul_13_3 = fmul i32 %l_valX_m_Val_3_13, i32 %bitcast_ln102_110

]]></Node>
<StgValue><ssdm name="mul_13_3"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:397 %l_valX_m_Val_0_14 = bitcast i32 %trunc_ln674_28

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_14"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:399 %l_valX_m_Val_1_14 = bitcast i32 %p_Result_4_13

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_14"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:401 %l_valX_m_Val_2_14 = bitcast i32 %p_Result_5_13

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_14"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:403 %l_valX_m_Val_3_14 = bitcast i32 %p_Result_6_13

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_14"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:406 %bitcast_ln102_115 = bitcast i32 %trunc_ln674_29

]]></Node>
<StgValue><ssdm name="bitcast_ln102_115"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:408 %bitcast_ln102_116 = bitcast i32 %p_Result_8_13

]]></Node>
<StgValue><ssdm name="bitcast_ln102_116"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:410 %bitcast_ln102_117 = bitcast i32 %p_Result_9_13

]]></Node>
<StgValue><ssdm name="bitcast_ln102_117"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:412 %bitcast_ln102_118 = bitcast i32 %p_Result_10_13

]]></Node>
<StgValue><ssdm name="bitcast_ln102_118"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:413 %mul_13 = fmul i32 %l_valX_m_Val_0_14, i32 %bitcast_ln102_115

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:414 %mul_14_1 = fmul i32 %l_valX_m_Val_1_14, i32 %bitcast_ln102_116

]]></Node>
<StgValue><ssdm name="mul_14_1"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:415 %mul_14_2 = fmul i32 %l_valX_m_Val_2_14, i32 %bitcast_ln102_117

]]></Node>
<StgValue><ssdm name="mul_14_2"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:416 %mul_14_3 = fmul i32 %l_valX_m_Val_3_14, i32 %bitcast_ln102_118

]]></Node>
<StgValue><ssdm name="mul_14_3"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:423 %str_in12_read_15 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in12

]]></Node>
<StgValue><ssdm name="str_in12_read_15"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:424 %trunc_ln674_30 = trunc i128 %str_in12_read_15

]]></Node>
<StgValue><ssdm name="trunc_ln674_30"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:426 %p_Result_4_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_15, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_14"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:428 %p_Result_5_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_15, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_5_14"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:430 %p_Result_6_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in12_read_15, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_6_14"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split12.0:432 %str_in23_read_15 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %str_in23

]]></Node>
<StgValue><ssdm name="str_in23_read_15"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="128">
<![CDATA[
.split12.0:433 %trunc_ln674_31 = trunc i128 %str_in23_read_15

]]></Node>
<StgValue><ssdm name="trunc_ln674_31"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:435 %p_Result_8_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_15, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_14"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:437 %p_Result_9_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_15, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_9_14"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12.0:439 %p_Result_10_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %str_in23_read_15, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_10_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="584" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:333 %bitcast_ln123_674 = bitcast i32 %mul_10

]]></Node>
<StgValue><ssdm name="bitcast_ln123_674"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:334 %bitcast_ln123_675 = bitcast i32 %mul_11_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_675"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:335 %bitcast_ln123_676 = bitcast i32 %mul_11_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_676"/></StgValue>
</operation>

<operation id="587" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:336 %bitcast_ln123_677 = bitcast i32 %mul_11_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_677"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:337 %p_Result_14_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_677, i32 %bitcast_ln123_676, i32 %bitcast_ln123_675, i32 %bitcast_ln123_674

]]></Node>
<StgValue><ssdm name="p_Result_14_10"/></StgValue>
</operation>

<operation id="589" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:338 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="590" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:357 %mul_11 = fmul i32 %l_valX_m_Val_0_12, i32 %bitcast_ln102_99

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="591" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:358 %mul_12_1 = fmul i32 %l_valX_m_Val_1_12, i32 %bitcast_ln102_100

]]></Node>
<StgValue><ssdm name="mul_12_1"/></StgValue>
</operation>

<operation id="592" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:359 %mul_12_2 = fmul i32 %l_valX_m_Val_2_12, i32 %bitcast_ln102_101

]]></Node>
<StgValue><ssdm name="mul_12_2"/></StgValue>
</operation>

<operation id="593" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:360 %mul_12_3 = fmul i32 %l_valX_m_Val_3_12, i32 %bitcast_ln102_102

]]></Node>
<StgValue><ssdm name="mul_12_3"/></StgValue>
</operation>

<operation id="594" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:385 %mul_12 = fmul i32 %l_valX_m_Val_0_13, i32 %bitcast_ln102_107

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="595" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:386 %mul_13_1 = fmul i32 %l_valX_m_Val_1_13, i32 %bitcast_ln102_108

]]></Node>
<StgValue><ssdm name="mul_13_1"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:387 %mul_13_2 = fmul i32 %l_valX_m_Val_2_13, i32 %bitcast_ln102_109

]]></Node>
<StgValue><ssdm name="mul_13_2"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:388 %mul_13_3 = fmul i32 %l_valX_m_Val_3_13, i32 %bitcast_ln102_110

]]></Node>
<StgValue><ssdm name="mul_13_3"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:413 %mul_13 = fmul i32 %l_valX_m_Val_0_14, i32 %bitcast_ln102_115

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:414 %mul_14_1 = fmul i32 %l_valX_m_Val_1_14, i32 %bitcast_ln102_116

]]></Node>
<StgValue><ssdm name="mul_14_1"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:415 %mul_14_2 = fmul i32 %l_valX_m_Val_2_14, i32 %bitcast_ln102_117

]]></Node>
<StgValue><ssdm name="mul_14_2"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:416 %mul_14_3 = fmul i32 %l_valX_m_Val_3_14, i32 %bitcast_ln102_118

]]></Node>
<StgValue><ssdm name="mul_14_3"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:425 %l_valX_m_Val_0_15 = bitcast i32 %trunc_ln674_30

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_0_15"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:427 %l_valX_m_Val_1_15 = bitcast i32 %p_Result_4_14

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_1_15"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:429 %l_valX_m_Val_2_15 = bitcast i32 %p_Result_5_14

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_2_15"/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:431 %l_valX_m_Val_3_15 = bitcast i32 %p_Result_6_14

]]></Node>
<StgValue><ssdm name="l_valX_m_Val_3_15"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:434 %bitcast_ln102_123 = bitcast i32 %trunc_ln674_31

]]></Node>
<StgValue><ssdm name="bitcast_ln102_123"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:436 %bitcast_ln102_124 = bitcast i32 %p_Result_8_14

]]></Node>
<StgValue><ssdm name="bitcast_ln102_124"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:438 %bitcast_ln102_125 = bitcast i32 %p_Result_9_14

]]></Node>
<StgValue><ssdm name="bitcast_ln102_125"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:440 %bitcast_ln102_126 = bitcast i32 %p_Result_10_14

]]></Node>
<StgValue><ssdm name="bitcast_ln102_126"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:441 %mul_14 = fmul i32 %l_valX_m_Val_0_15, i32 %bitcast_ln102_123

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="611" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:442 %mul_15_1 = fmul i32 %l_valX_m_Val_1_15, i32 %bitcast_ln102_124

]]></Node>
<StgValue><ssdm name="mul_15_1"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:443 %mul_15_2 = fmul i32 %l_valX_m_Val_2_15, i32 %bitcast_ln102_125

]]></Node>
<StgValue><ssdm name="mul_15_2"/></StgValue>
</operation>

<operation id="613" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:444 %mul_15_3 = fmul i32 %l_valX_m_Val_3_15, i32 %bitcast_ln102_126

]]></Node>
<StgValue><ssdm name="mul_15_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="614" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:361 %bitcast_ln123_678 = bitcast i32 %mul_11

]]></Node>
<StgValue><ssdm name="bitcast_ln123_678"/></StgValue>
</operation>

<operation id="615" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:362 %bitcast_ln123_679 = bitcast i32 %mul_12_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_679"/></StgValue>
</operation>

<operation id="616" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:363 %bitcast_ln123_680 = bitcast i32 %mul_12_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_680"/></StgValue>
</operation>

<operation id="617" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:364 %bitcast_ln123_681 = bitcast i32 %mul_12_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_681"/></StgValue>
</operation>

<operation id="618" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:365 %p_Result_14_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_681, i32 %bitcast_ln123_680, i32 %bitcast_ln123_679, i32 %bitcast_ln123_678

]]></Node>
<StgValue><ssdm name="p_Result_14_11"/></StgValue>
</operation>

<operation id="619" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:366 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="620" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:385 %mul_12 = fmul i32 %l_valX_m_Val_0_13, i32 %bitcast_ln102_107

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="621" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:386 %mul_13_1 = fmul i32 %l_valX_m_Val_1_13, i32 %bitcast_ln102_108

]]></Node>
<StgValue><ssdm name="mul_13_1"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:387 %mul_13_2 = fmul i32 %l_valX_m_Val_2_13, i32 %bitcast_ln102_109

]]></Node>
<StgValue><ssdm name="mul_13_2"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:388 %mul_13_3 = fmul i32 %l_valX_m_Val_3_13, i32 %bitcast_ln102_110

]]></Node>
<StgValue><ssdm name="mul_13_3"/></StgValue>
</operation>

<operation id="624" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:413 %mul_13 = fmul i32 %l_valX_m_Val_0_14, i32 %bitcast_ln102_115

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="625" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:414 %mul_14_1 = fmul i32 %l_valX_m_Val_1_14, i32 %bitcast_ln102_116

]]></Node>
<StgValue><ssdm name="mul_14_1"/></StgValue>
</operation>

<operation id="626" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:415 %mul_14_2 = fmul i32 %l_valX_m_Val_2_14, i32 %bitcast_ln102_117

]]></Node>
<StgValue><ssdm name="mul_14_2"/></StgValue>
</operation>

<operation id="627" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:416 %mul_14_3 = fmul i32 %l_valX_m_Val_3_14, i32 %bitcast_ln102_118

]]></Node>
<StgValue><ssdm name="mul_14_3"/></StgValue>
</operation>

<operation id="628" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:441 %mul_14 = fmul i32 %l_valX_m_Val_0_15, i32 %bitcast_ln102_123

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:442 %mul_15_1 = fmul i32 %l_valX_m_Val_1_15, i32 %bitcast_ln102_124

]]></Node>
<StgValue><ssdm name="mul_15_1"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:443 %mul_15_2 = fmul i32 %l_valX_m_Val_2_15, i32 %bitcast_ln102_125

]]></Node>
<StgValue><ssdm name="mul_15_2"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:444 %mul_15_3 = fmul i32 %l_valX_m_Val_3_15, i32 %bitcast_ln102_126

]]></Node>
<StgValue><ssdm name="mul_15_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="632" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:389 %bitcast_ln123_682 = bitcast i32 %mul_12

]]></Node>
<StgValue><ssdm name="bitcast_ln123_682"/></StgValue>
</operation>

<operation id="633" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:390 %bitcast_ln123_683 = bitcast i32 %mul_13_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_683"/></StgValue>
</operation>

<operation id="634" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:391 %bitcast_ln123_684 = bitcast i32 %mul_13_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_684"/></StgValue>
</operation>

<operation id="635" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:392 %bitcast_ln123_685 = bitcast i32 %mul_13_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_685"/></StgValue>
</operation>

<operation id="636" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:393 %p_Result_14_12 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_685, i32 %bitcast_ln123_684, i32 %bitcast_ln123_683, i32 %bitcast_ln123_682

]]></Node>
<StgValue><ssdm name="p_Result_14_12"/></StgValue>
</operation>

<operation id="637" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:394 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="638" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:413 %mul_13 = fmul i32 %l_valX_m_Val_0_14, i32 %bitcast_ln102_115

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="639" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:414 %mul_14_1 = fmul i32 %l_valX_m_Val_1_14, i32 %bitcast_ln102_116

]]></Node>
<StgValue><ssdm name="mul_14_1"/></StgValue>
</operation>

<operation id="640" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:415 %mul_14_2 = fmul i32 %l_valX_m_Val_2_14, i32 %bitcast_ln102_117

]]></Node>
<StgValue><ssdm name="mul_14_2"/></StgValue>
</operation>

<operation id="641" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:416 %mul_14_3 = fmul i32 %l_valX_m_Val_3_14, i32 %bitcast_ln102_118

]]></Node>
<StgValue><ssdm name="mul_14_3"/></StgValue>
</operation>

<operation id="642" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:441 %mul_14 = fmul i32 %l_valX_m_Val_0_15, i32 %bitcast_ln102_123

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="643" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:442 %mul_15_1 = fmul i32 %l_valX_m_Val_1_15, i32 %bitcast_ln102_124

]]></Node>
<StgValue><ssdm name="mul_15_1"/></StgValue>
</operation>

<operation id="644" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:443 %mul_15_2 = fmul i32 %l_valX_m_Val_2_15, i32 %bitcast_ln102_125

]]></Node>
<StgValue><ssdm name="mul_15_2"/></StgValue>
</operation>

<operation id="645" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:444 %mul_15_3 = fmul i32 %l_valX_m_Val_3_15, i32 %bitcast_ln102_126

]]></Node>
<StgValue><ssdm name="mul_15_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="646" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:417 %bitcast_ln123_686 = bitcast i32 %mul_13

]]></Node>
<StgValue><ssdm name="bitcast_ln123_686"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:418 %bitcast_ln123_687 = bitcast i32 %mul_14_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_687"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:419 %bitcast_ln123_688 = bitcast i32 %mul_14_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_688"/></StgValue>
</operation>

<operation id="649" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:420 %bitcast_ln123_689 = bitcast i32 %mul_14_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_689"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:421 %p_Result_14_13 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_689, i32 %bitcast_ln123_688, i32 %bitcast_ln123_687, i32 %bitcast_ln123_686

]]></Node>
<StgValue><ssdm name="p_Result_14_13"/></StgValue>
</operation>

<operation id="651" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:422 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="652" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:441 %mul_14 = fmul i32 %l_valX_m_Val_0_15, i32 %bitcast_ln102_123

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="653" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:442 %mul_15_1 = fmul i32 %l_valX_m_Val_1_15, i32 %bitcast_ln102_124

]]></Node>
<StgValue><ssdm name="mul_15_1"/></StgValue>
</operation>

<operation id="654" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:443 %mul_15_2 = fmul i32 %l_valX_m_Val_2_15, i32 %bitcast_ln102_125

]]></Node>
<StgValue><ssdm name="mul_15_2"/></StgValue>
</operation>

<operation id="655" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.0:444 %mul_15_3 = fmul i32 %l_valX_m_Val_3_15, i32 %bitcast_ln102_126

]]></Node>
<StgValue><ssdm name="mul_15_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="656" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split12.0:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %l_mulStr1, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split12.0:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in12, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split12.0:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %str_in23, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:445 %bitcast_ln123_690 = bitcast i32 %mul_14

]]></Node>
<StgValue><ssdm name="bitcast_ln123_690"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:446 %bitcast_ln123_691 = bitcast i32 %mul_15_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_691"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:447 %bitcast_ln123_692 = bitcast i32 %mul_15_2

]]></Node>
<StgValue><ssdm name="bitcast_ln123_692"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32">
<![CDATA[
.split12.0:448 %bitcast_ln123_693 = bitcast i32 %mul_15_3

]]></Node>
<StgValue><ssdm name="bitcast_ln123_693"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split12.0:449 %p_Result_14_14 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln123_693, i32 %bitcast_ln123_692, i32 %bitcast_ln123_691, i32 %bitcast_ln123_690

]]></Node>
<StgValue><ssdm name="p_Result_14_14"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split12.0:450 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %l_mulStr1, i128 %p_Result_14_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0">
<![CDATA[
.split12.0:451 %ret_ln66 = ret

]]></Node>
<StgValue><ssdm name="ret_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
