
*** Running vivado
    with args -log ROLLO_I_Encrypt.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ROLLO_I_Encrypt.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ROLLO_I_Encrypt.tcl -notrace
Command: open_checkpoint {C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams/ROLLO-I-Encrypt/ROLLO-I-Encrypt.runs/impl_extra_timing/ROLLO_I_Encrypt.dcp}

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 242.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 835 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a200tsbv484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1319.539 ; gain = 1087.063
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.953 . Memory (MB): peak = 1319.539 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6e39b99c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1414.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6e39b99c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1414.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 875a15c8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1414.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 875a15c8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1414.648 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 875a15c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1414.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 875a15c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1414.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1414.648 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 875a15c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1414.648 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.461 | TNS=-0.923 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 56 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 112
Ending PowerOpt Patch Enables Task | Checksum: 728008b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1837.965 ; gain = 0.000
Ending Power Optimization Task | Checksum: 728008b5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 1837.965 ; gain = 423.316
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 1837.965 ; gain = 518.426
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams/ROLLO-I-Encrypt/ROLLO-I-Encrypt.runs/impl_extra_timing/ROLLO_I_Encrypt_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ROLLO_I_Encrypt_drc_opted.rpt -pb ROLLO_I_Encrypt_drc_opted.pb -rpx ROLLO_I_Encrypt_drc_opted.rpx
Command: report_drc -file ROLLO_I_Encrypt_drc_opted.rpt -pb ROLLO_I_Encrypt_drc_opted.pb -rpx ROLLO_I_Encrypt_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams/ROLLO-I-Encrypt/ROLLO-I-Encrypt.runs/impl_extra_timing/ROLLO_I_Encrypt_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.965 ; gain = 0.000
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1837.965 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4da96b04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ba0bc125

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22139468c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22139468c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1837.965 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22139468c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c590dad3

Time (s): cpu = 00:02:09 ; elapsed = 00:01:23 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c590dad3

Time (s): cpu = 00:02:10 ; elapsed = 00:01:23 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c0a6bf31

Time (s): cpu = 00:02:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2b9e64b93

Time (s): cpu = 00:02:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 29e5722c5

Time (s): cpu = 00:02:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 29e5722c5

Time (s): cpu = 00:02:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 29f67c7f7

Time (s): cpu = 00:02:29 ; elapsed = 00:01:36 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2539e8473

Time (s): cpu = 00:02:54 ; elapsed = 00:01:59 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 188636948

Time (s): cpu = 00:02:57 ; elapsed = 00:02:03 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 188636948

Time (s): cpu = 00:02:58 ; elapsed = 00:02:03 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1bf9e64e7

Time (s): cpu = 00:03:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1837.965 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1bf9e64e7

Time (s): cpu = 00:03:10 ; elapsed = 00:02:12 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bb3d1d7c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net gf2mz/mul00/start_en_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gf2mz/ctrl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gf2mz/ctrl/mul_start, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 3 candidate nets, 0 success, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bb3d1d7c

Time (s): cpu = 00:03:29 ; elapsed = 00:02:24 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.418. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25440df8e

Time (s): cpu = 00:05:54 ; elapsed = 00:04:54 . Memory (MB): peak = 1837.965 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 25440df8e

Time (s): cpu = 00:05:54 ; elapsed = 00:04:54 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25440df8e

Time (s): cpu = 00:05:55 ; elapsed = 00:04:55 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25440df8e

Time (s): cpu = 00:05:56 ; elapsed = 00:04:55 . Memory (MB): peak = 1837.965 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ca9984ea

Time (s): cpu = 00:05:56 ; elapsed = 00:04:56 . Memory (MB): peak = 1837.965 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca9984ea

Time (s): cpu = 00:05:56 ; elapsed = 00:04:56 . Memory (MB): peak = 1837.965 ; gain = 0.000
Ending Placer Task | Checksum: ff1ad100

Time (s): cpu = 00:05:56 ; elapsed = 00:04:56 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:01 ; elapsed = 00:04:59 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams/ROLLO-I-Encrypt/ROLLO-I-Encrypt.runs/impl_extra_timing/ROLLO_I_Encrypt_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file ROLLO_I_Encrypt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ROLLO_I_Encrypt_utilization_placed.rpt -pb ROLLO_I_Encrypt_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ROLLO_I_Encrypt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1837.965 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams/ROLLO-I-Encrypt/ROLLO-I-Encrypt.runs/impl_extra_timing/ROLLO_I_Encrypt_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1837.965 ; gain = 0.000
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 93faf1f1 ConstDB: 0 ShapeSum: 6b1fdf0f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ad28c51a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 1907.719 ; gain = 69.754
Post Restoration Checksum: NetGraph: 4709bbcb NumContArr: 661f094f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ad28c51a

Time (s): cpu = 00:01:30 ; elapsed = 00:01:17 . Memory (MB): peak = 1907.719 ; gain = 69.754

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ad28c51a

Time (s): cpu = 00:01:30 ; elapsed = 00:01:17 . Memory (MB): peak = 1915.734 ; gain = 77.770

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ad28c51a

Time (s): cpu = 00:01:30 ; elapsed = 00:01:18 . Memory (MB): peak = 1915.734 ; gain = 77.770
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1528de77e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:31 . Memory (MB): peak = 1987.137 ; gain = 149.172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.386  | TNS=0.000  | WHS=-0.225 | THS=-378.254|

Phase 2 Router Initialization | Checksum: 13606c8da

Time (s): cpu = 00:02:00 ; elapsed = 00:01:35 . Memory (MB): peak = 1987.137 ; gain = 149.172

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e8245c3d

Time (s): cpu = 00:02:24 ; elapsed = 00:01:50 . Memory (MB): peak = 2051.469 ; gain = 213.504

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15824
 Number of Nodes with overlaps = 4533
 Number of Nodes with overlaps = 1883
 Number of Nodes with overlaps = 842
 Number of Nodes with overlaps = 348
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.014  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b6a7e9cb

Time (s): cpu = 00:06:53 ; elapsed = 00:04:19 . Memory (MB): peak = 2051.469 ; gain = 213.504

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.071  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1747d67f0

Time (s): cpu = 00:07:14 ; elapsed = 00:04:36 . Memory (MB): peak = 2051.469 ; gain = 213.504
Phase 4 Rip-up And Reroute | Checksum: 1747d67f0

Time (s): cpu = 00:07:14 ; elapsed = 00:04:36 . Memory (MB): peak = 2051.469 ; gain = 213.504

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c5c065fa

Time (s): cpu = 00:07:17 ; elapsed = 00:04:38 . Memory (MB): peak = 2051.469 ; gain = 213.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.087  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c5c065fa

Time (s): cpu = 00:07:17 ; elapsed = 00:04:38 . Memory (MB): peak = 2051.469 ; gain = 213.504

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c5c065fa

Time (s): cpu = 00:07:17 ; elapsed = 00:04:38 . Memory (MB): peak = 2051.469 ; gain = 213.504
Phase 5 Delay and Skew Optimization | Checksum: 1c5c065fa

Time (s): cpu = 00:07:18 ; elapsed = 00:04:39 . Memory (MB): peak = 2051.469 ; gain = 213.504

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1beafc9f6

Time (s): cpu = 00:07:21 ; elapsed = 00:04:41 . Memory (MB): peak = 2051.469 ; gain = 213.504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.087  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f7b6667d

Time (s): cpu = 00:07:21 ; elapsed = 00:04:41 . Memory (MB): peak = 2051.469 ; gain = 213.504
Phase 6 Post Hold Fix | Checksum: f7b6667d

Time (s): cpu = 00:07:21 ; elapsed = 00:04:41 . Memory (MB): peak = 2051.469 ; gain = 213.504

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.28039 %
  Global Horizontal Routing Utilization  = 11.7015 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 188246143

Time (s): cpu = 00:07:23 ; elapsed = 00:04:43 . Memory (MB): peak = 2051.469 ; gain = 213.504

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 188246143

Time (s): cpu = 00:07:23 ; elapsed = 00:04:43 . Memory (MB): peak = 2051.469 ; gain = 213.504

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17dbf6a36

Time (s): cpu = 00:07:29 ; elapsed = 00:04:49 . Memory (MB): peak = 2051.469 ; gain = 213.504

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.089  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1574e862c

Time (s): cpu = 00:07:48 ; elapsed = 00:05:00 . Memory (MB): peak = 2051.469 ; gain = 213.504
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:48 ; elapsed = 00:05:00 . Memory (MB): peak = 2051.469 ; gain = 213.504

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:55 ; elapsed = 00:05:04 . Memory (MB): peak = 2051.469 ; gain = 213.504
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2051.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams/ROLLO-I-Encrypt/ROLLO-I-Encrypt.runs/impl_extra_timing/ROLLO_I_Encrypt_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2051.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ROLLO_I_Encrypt_drc_routed.rpt -pb ROLLO_I_Encrypt_drc_routed.pb -rpx ROLLO_I_Encrypt_drc_routed.rpx
Command: report_drc -file ROLLO_I_Encrypt_drc_routed.rpt -pb ROLLO_I_Encrypt_drc_routed.pb -rpx ROLLO_I_Encrypt_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams/ROLLO-I-Encrypt/ROLLO-I-Encrypt.runs/impl_extra_timing/ROLLO_I_Encrypt_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2051.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file ROLLO_I_Encrypt_methodology_drc_routed.rpt -pb ROLLO_I_Encrypt_methodology_drc_routed.pb -rpx ROLLO_I_Encrypt_methodology_drc_routed.rpx
Command: report_methodology -file ROLLO_I_Encrypt_methodology_drc_routed.rpt -pb ROLLO_I_Encrypt_methodology_drc_routed.pb -rpx ROLLO_I_Encrypt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Hu Jingwei/Dropbox/ROLLO/hardware/ROLLO Encrypt/NewParams/ROLLO-I-Encrypt/ROLLO-I-Encrypt.runs/impl_extra_timing/ROLLO_I_Encrypt_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2051.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file ROLLO_I_Encrypt_power_routed.rpt -pb ROLLO_I_Encrypt_power_summary_routed.pb -rpx ROLLO_I_Encrypt_power_routed.rpx
Command: report_power -file ROLLO_I_Encrypt_power_routed.rpt -pb ROLLO_I_Encrypt_power_summary_routed.pb -rpx ROLLO_I_Encrypt_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2051.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file ROLLO_I_Encrypt_route_status.rpt -pb ROLLO_I_Encrypt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ROLLO_I_Encrypt_timing_summary_routed.rpt -pb ROLLO_I_Encrypt_timing_summary_routed.pb -rpx ROLLO_I_Encrypt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ROLLO_I_Encrypt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ROLLO_I_Encrypt_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 21:20:32 2020...
