
RC_iBus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003954  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  08003a60  08003a60  00013a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d58  08003d58  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003d58  08003d58  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d58  08003d58  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08003d58  08003d58  00013d58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   0000000c  08003d64  08003d64  00013d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003d70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  20000070  08003de0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  08003de0  0002044c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000418d2  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000076f5  00000000  00000000  0006196b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000135b5  00000000  00000000  00069060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e0  00000000  00000000  0007c618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000015e0  00000000  00000000  0007daf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243de  00000000  00000000  0007f0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024bec  00000000  00000000  000a34b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a4b83  00000000  00000000  000c80a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0016cc25  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b60  00000000  00000000  0016cc78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a48 	.word	0x08003a48

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003a48 	.word	0x08003a48

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <_ZNSt17_Function_handlerIFvvEPS0_E9_M_invokeERKSt9_Any_data>:
    {
      typedef _Function_base::_Base_manager<_Functor> _Base;

     public:
      static void
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 800015c:	b508      	push	{r3, lr}
      {
	(*_Base::_M_get_pointer(__functor))(
 800015e:	6803      	ldr	r3, [r0, #0]
 8000160:	4798      	blx	r3
	    std::forward<_ArgTypes>(__args)...);
      }
 8000162:	bd08      	pop	{r3, pc}

08000164 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	  switch (__op)
 8000164:	2a01      	cmp	r2, #1
 8000166:	d003      	beq.n	8000170 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0xc>
 8000168:	2a02      	cmp	r2, #2
 800016a:	d003      	beq.n	8000174 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x10>
	}
 800016c:	2000      	movs	r0, #0
 800016e:	4770      	bx	lr
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 8000170:	6001      	str	r1, [r0, #0]
	      break;
 8000172:	e7fb      	b.n	800016c <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x8>
	  ::new (__dest._M_access()) _Functor(__source._M_access<_Functor>());
 8000174:	680b      	ldr	r3, [r1, #0]
 8000176:	6003      	str	r3, [r0, #0]
	      break;
 8000178:	e7f8      	b.n	800016c <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x8>

0800017a <_ZL16OnTickTmrExpiredv>:
HardwareTimer TickTmr(TIM4);


/* TickTimer interrupt callback */
static void OnTickTmrExpired()
{
 800017a:	b508      	push	{r3, lr}
    /* For test, toggle Green LED */
    DO_Toggle(LED_GREEN);
 800017c:	2000      	movs	r0, #0
 800017e:	f000 f98f 	bl	80004a0 <DO_Toggle>
}
 8000182:	bd08      	pop	{r3, pc}

08000184 <_Z41__static_initialization_and_destruction_0ii>:
    /* For test, toggle Green LED */
    DO_Toggle(LED_GREEN);

    /* Send a string on serial port */
    Serial1.print("Hello ");
}
 8000184:	b538      	push	{r3, r4, r5, lr}
 8000186:	4604      	mov	r4, r0
 8000188:	460d      	mov	r5, r1
 800018a:	2801      	cmp	r0, #1
 800018c:	d005      	beq.n	800019a <_Z41__static_initialization_and_destruction_0ii+0x16>
HardwareTimer TickTmr(TIM4);
 800018e:	b91c      	cbnz	r4, 8000198 <_Z41__static_initialization_and_destruction_0ii+0x14>
 8000190:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000194:	429d      	cmp	r5, r3
 8000196:	d00e      	beq.n	80001b6 <_Z41__static_initialization_and_destruction_0ii+0x32>
}
 8000198:	bd38      	pop	{r3, r4, r5, pc}
 800019a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800019e:	4299      	cmp	r1, r3
 80001a0:	d1f5      	bne.n	800018e <_Z41__static_initialization_and_destruction_0ii+0xa>
HardwareSerial Serial1(PA_10, PA_9);
 80001a2:	2209      	movs	r2, #9
 80001a4:	210a      	movs	r1, #10
 80001a6:	4806      	ldr	r0, [pc, #24]	; (80001c0 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80001a8:	f001 ff6e 	bl	8002088 <_ZN14HardwareSerialC1E7PinNameS0_>
HardwareTimer TickTmr(TIM4);
 80001ac:	4905      	ldr	r1, [pc, #20]	; (80001c4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80001ae:	4806      	ldr	r0, [pc, #24]	; (80001c8 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80001b0:	f002 fa4c 	bl	800264c <_ZN13HardwareTimerC1EP11TIM_TypeDef>
 80001b4:	e7eb      	b.n	800018e <_Z41__static_initialization_and_destruction_0ii+0xa>
 80001b6:	4804      	ldr	r0, [pc, #16]	; (80001c8 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80001b8:	f002 f9c0 	bl	800253c <_ZN13HardwareTimerD1Ev>
}
 80001bc:	e7ec      	b.n	8000198 <_Z41__static_initialization_and_destruction_0ii+0x14>
 80001be:	bf00      	nop
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	40000800 	.word	0x40000800
 80001c8:	20000198 	.word	0x20000198

080001cc <tsl_10ms_time_slot>:
    mainCnt++;
 80001cc:	4a02      	ldr	r2, [pc, #8]	; (80001d8 <tsl_10ms_time_slot+0xc>)
 80001ce:	7813      	ldrb	r3, [r2, #0]
 80001d0:	3301      	adds	r3, #1
 80001d2:	7013      	strb	r3, [r2, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000248 	.word	0x20000248

080001dc <tsl_20ms_time_slot>:
}
 80001dc:	4770      	bx	lr

080001de <tsl_40ms_time_slot>:
}
 80001de:	4770      	bx	lr

080001e0 <tsl_80ms_time_slot>:
{
 80001e0:	b508      	push	{r3, lr}
    DO_Toggle(LED_GREEN);
 80001e2:	2000      	movs	r0, #0
 80001e4:	f000 f95c 	bl	80004a0 <DO_Toggle>
    Serial1.print("Hello ");
 80001e8:	4902      	ldr	r1, [pc, #8]	; (80001f4 <tsl_80ms_time_slot+0x14>)
 80001ea:	4803      	ldr	r0, [pc, #12]	; (80001f8 <tsl_80ms_time_slot+0x18>)
 80001ec:	f002 fb8a 	bl	8002904 <_ZN5Print5printEPKc>
}
 80001f0:	bd08      	pop	{r3, pc}
 80001f2:	bf00      	nop
 80001f4:	08003a60 	.word	0x08003a60
 80001f8:	2000008c 	.word	0x2000008c

080001fc <_ZNSt8functionIFvvEEC1IPS0_vvEET_>:
    _Function_base() : _M_manager(nullptr) { }
 80001fc:	2300      	movs	r3, #0
 80001fe:	6083      	str	r3, [r0, #8]
      function(_Functor __f)
      : _Function_base()
      {
	typedef _Function_handler<_Res(_ArgTypes...), _Functor> _My_handler;

	if (_My_handler::_M_not_empty_function(__f))
 8000200:	b121      	cbz	r1, 800020c <_ZNSt8functionIFvvEEC1IPS0_vvEET_+0x10>
	{ ::new (__functor._M_access()) _Functor(std::move(__f)); }
 8000202:	6001      	str	r1, [r0, #0]
	  {
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
	    _M_invoker = &_My_handler::_M_invoke;
 8000204:	4b02      	ldr	r3, [pc, #8]	; (8000210 <_ZNSt8functionIFvvEEC1IPS0_vvEET_+0x14>)
 8000206:	60c3      	str	r3, [r0, #12]
	    _M_manager = &_My_handler::_M_manager;
 8000208:	4b02      	ldr	r3, [pc, #8]	; (8000214 <_ZNSt8functionIFvvEEC1IPS0_vvEET_+0x18>)
 800020a:	6083      	str	r3, [r0, #8]
	  }
      }
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	0800015d 	.word	0x0800015d
 8000214:	08000165 	.word	0x08000165

08000218 <mainAppl_Init>:
{
 8000218:	b510      	push	{r4, lr}
 800021a:	b084      	sub	sp, #16
    mainCnt = 0u;
 800021c:	4b14      	ldr	r3, [pc, #80]	; (8000270 <mainAppl_Init+0x58>)
 800021e:	2200      	movs	r2, #0
 8000220:	701a      	strb	r2, [r3, #0]
    DO_Init();
 8000222:	f000 f909 	bl	8000438 <DO_Init>
    eh_Init();
 8000226:	f000 f8f1 	bl	800040c <eh_Init>
    cfgUART_Init();
 800022a:	f000 f97d 	bl	8000528 <cfgUART_Init>
    HardwareSerial(void *peripheral, HalfDuplexMode_t halfDuplex = HALF_DUPLEX_DISABLED);
    HardwareSerial(uint32_t _rxtx);
    HardwareSerial(PinName _rxtx);
    void begin(unsigned long baud)
    {
      begin(baud, SERIAL_8N1);
 800022e:	2206      	movs	r2, #6
 8000230:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000234:	480f      	ldr	r0, [pc, #60]	; (8000274 <mainAppl_Init+0x5c>)
 8000236:	f001 ffd5 	bl	80021e4 <_ZN14HardwareSerial5beginEmh>
    TickTmr.setOverflow(5000, MICROSEC_FORMAT);
 800023a:	4c0f      	ldr	r4, [pc, #60]	; (8000278 <mainAppl_Init+0x60>)
 800023c:	2201      	movs	r2, #1
 800023e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000242:	4620      	mov	r0, r4
 8000244:	f002 fa4c 	bl	80026e0 <_ZN13HardwareTimer11setOverflowEm13TimerFormat_t>
    TickTmr.attachInterrupt(OnTickTmrExpired);
 8000248:	490c      	ldr	r1, [pc, #48]	; (800027c <mainAppl_Init+0x64>)
 800024a:	4668      	mov	r0, sp
 800024c:	f7ff ffd6 	bl	80001fc <_ZNSt8functionIFvvEEC1IPS0_vvEET_>
 8000250:	4669      	mov	r1, sp
 8000252:	4620      	mov	r0, r4
 8000254:	f002 faaf 	bl	80027b6 <_ZN13HardwareTimer15attachInterruptESt8functionIFvvEE>
      if (_M_manager)
 8000258:	9b02      	ldr	r3, [sp, #8]
 800025a:	b11b      	cbz	r3, 8000264 <mainAppl_Init+0x4c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 800025c:	2203      	movs	r2, #3
 800025e:	4669      	mov	r1, sp
 8000260:	4668      	mov	r0, sp
 8000262:	4798      	blx	r3
    TickTmr.resume();
 8000264:	4804      	ldr	r0, [pc, #16]	; (8000278 <mainAppl_Init+0x60>)
 8000266:	f002 f929 	bl	80024bc <_ZN13HardwareTimer6resumeEv>
}
 800026a:	b004      	add	sp, #16
 800026c:	bd10      	pop	{r4, pc}
 800026e:	bf00      	nop
 8000270:	20000248 	.word	0x20000248
 8000274:	2000008c 	.word	0x2000008c
 8000278:	20000198 	.word	0x20000198
 800027c:	0800017b 	.word	0x0800017b

08000280 <_GLOBAL__sub_I_Serial1>:
}
 8000280:	b508      	push	{r3, lr}
 8000282:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000286:	2001      	movs	r0, #1
 8000288:	f7ff ff7c 	bl	8000184 <_Z41__static_initialization_and_destruction_0ii>
 800028c:	bd08      	pop	{r3, pc}

0800028e <_GLOBAL__sub_D_Serial1>:
 800028e:	b508      	push	{r3, lr}
 8000290:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000294:	2000      	movs	r0, #0
 8000296:	f7ff ff75 	bl	8000184 <_Z41__static_initialization_and_destruction_0ii>
 800029a:	bd08      	pop	{r3, pc}

0800029c <ms_disable_irq>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800029c:	b672      	cpsid	i
//******************************************************************************
void ms_disable_irq(void)
{
    __disable_irq();
    /* Increment interrupts disabled counter */
    i_cnt++;
 800029e:	4a02      	ldr	r2, [pc, #8]	; (80002a8 <ms_disable_irq+0xc>)
 80002a0:	6813      	ldr	r3, [r2, #0]
 80002a2:	3301      	adds	r3, #1
 80002a4:	6013      	str	r3, [r2, #0]
}
 80002a6:	4770      	bx	lr
 80002a8:	2000024c 	.word	0x2000024c

080002ac <ms_enable_irq>:
// Enable all interrupts
//******************************************************************************
void ms_enable_irq(void)
{
    /* Decrement interrupts disable counter */
    if (i_cnt)
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <ms_enable_irq+0x18>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	b11b      	cbz	r3, 80002ba <ms_enable_irq+0xe>
    {
        i_cnt--;
 80002b2:	4a04      	ldr	r2, [pc, #16]	; (80002c4 <ms_enable_irq+0x18>)
 80002b4:	6813      	ldr	r3, [r2, #0]
 80002b6:	3b01      	subs	r3, #1
 80002b8:	6013      	str	r3, [r2, #0]
    }

    if (i_cnt == 0)
 80002ba:	4b02      	ldr	r3, [pc, #8]	; (80002c4 <ms_enable_irq+0x18>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	b903      	cbnz	r3, 80002c2 <ms_enable_irq+0x16>
  __ASM volatile ("cpsie i" : : : "memory");
 80002c0:	b662      	cpsie	i
    {
        __enable_irq();
    }
}
 80002c2:	4770      	bx	lr
 80002c4:	2000024c 	.word	0x2000024c

080002c8 <tsl_call_sequence_first>:
// Initial call sequence for time slot functions.
// This sequence is used only for fist calls. After initial sequece is passed,
// normal sequence is used. 
//******************************************************************************
static void tsl_call_sequence_first(uint32_t cnt)
{
 80002c8:	b508      	push	{r3, lr}
    switch (cnt)
 80002ca:	3802      	subs	r0, #2
 80002cc:	2807      	cmp	r0, #7
 80002ce:	d807      	bhi.n	80002e0 <tsl_call_sequence_first+0x18>
 80002d0:	e8df f000 	tbb	[pc, r0]
 80002d4:	0d0a0704 	.word	0x0d0a0704
 80002d8:	19161310 	.word	0x19161310
        case 1:
            // no call here
        break;

        case 2:
            tsl_10ms_time_slot();
 80002dc:	f7ff ff76 	bl	80001cc <tsl_10ms_time_slot>

        default:
            //TODO: eh_Err_Set(ERR_TSL_CSF_OUT_OF_RANGE);
        break;
    }
}
 80002e0:	bd08      	pop	{r3, pc}
            tsl_20ms_time_slot();
 80002e2:	f7ff ff7b 	bl	80001dc <tsl_20ms_time_slot>
        break;
 80002e6:	e7fb      	b.n	80002e0 <tsl_call_sequence_first+0x18>
            tsl_10ms_time_slot();
 80002e8:	f7ff ff70 	bl	80001cc <tsl_10ms_time_slot>
        break;
 80002ec:	e7f8      	b.n	80002e0 <tsl_call_sequence_first+0x18>
            tsl_40ms_time_slot();
 80002ee:	f7ff ff76 	bl	80001de <tsl_40ms_time_slot>
        break;
 80002f2:	e7f5      	b.n	80002e0 <tsl_call_sequence_first+0x18>
            tsl_10ms_time_slot();
 80002f4:	f7ff ff6a 	bl	80001cc <tsl_10ms_time_slot>
        break;
 80002f8:	e7f2      	b.n	80002e0 <tsl_call_sequence_first+0x18>
            tsl_20ms_time_slot();
 80002fa:	f7ff ff6f 	bl	80001dc <tsl_20ms_time_slot>
        break;
 80002fe:	e7ef      	b.n	80002e0 <tsl_call_sequence_first+0x18>
            tsl_10ms_time_slot();
 8000300:	f7ff ff64 	bl	80001cc <tsl_10ms_time_slot>
        break;
 8000304:	e7ec      	b.n	80002e0 <tsl_call_sequence_first+0x18>
            tsl_80ms_time_slot();
 8000306:	f7ff ff6b 	bl	80001e0 <tsl_80ms_time_slot>
}
 800030a:	e7e9      	b.n	80002e0 <tsl_call_sequence_first+0x18>

0800030c <tsl_call_sequence_normal>:
//******************************************************************************
// Normal call sequence for time slot functions.
// After initial sequece is passed, normal sequence is used.
//******************************************************************************
static void tsl_call_sequence_normal(uint32_t *cnt)
{
 800030c:	b510      	push	{r4, lr}
 800030e:	4604      	mov	r4, r0
    switch (*cnt)
 8000310:	6803      	ldr	r3, [r0, #0]
 8000312:	3b01      	subs	r3, #1
 8000314:	2b0f      	cmp	r3, #15
 8000316:	d838      	bhi.n	800038a <tsl_call_sequence_normal+0x7e>
 8000318:	e8df f003 	tbb	[pc, r3]
 800031c:	110e0b08 	.word	0x110e0b08
 8000320:	0a1a1714 	.word	0x0a1a1714
 8000324:	2623201d 	.word	0x2623201d
 8000328:	322f2c29 	.word	0x322f2c29
    {
        case 1:
            tsl_10ms_time_slot();
 800032c:	f7ff ff4e 	bl	80001cc <tsl_10ms_time_slot>
        default:
            //TODO: eh_Err_Set(ERR_TSL_CSN_OUT_OF_RANGE);
            *cnt = 0;
        break;
    }
}
 8000330:	bd10      	pop	{r4, pc}
            tsl_20ms_time_slot();
 8000332:	f7ff ff53 	bl	80001dc <tsl_20ms_time_slot>
        break;
 8000336:	e7fb      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_10ms_time_slot();
 8000338:	f7ff ff48 	bl	80001cc <tsl_10ms_time_slot>
        break;
 800033c:	e7f8      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_40ms_time_slot();
 800033e:	f7ff ff4e 	bl	80001de <tsl_40ms_time_slot>
        break;
 8000342:	e7f5      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_10ms_time_slot();
 8000344:	f7ff ff42 	bl	80001cc <tsl_10ms_time_slot>
        break;
 8000348:	e7f2      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_20ms_time_slot();
 800034a:	f7ff ff47 	bl	80001dc <tsl_20ms_time_slot>
        break;
 800034e:	e7ef      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_10ms_time_slot();
 8000350:	f7ff ff3c 	bl	80001cc <tsl_10ms_time_slot>
        break;
 8000354:	e7ec      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_10ms_time_slot();
 8000356:	f7ff ff39 	bl	80001cc <tsl_10ms_time_slot>
        break;
 800035a:	e7e9      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_20ms_time_slot();
 800035c:	f7ff ff3e 	bl	80001dc <tsl_20ms_time_slot>
        break;
 8000360:	e7e6      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_10ms_time_slot();
 8000362:	f7ff ff33 	bl	80001cc <tsl_10ms_time_slot>
        break;
 8000366:	e7e3      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_40ms_time_slot();
 8000368:	f7ff ff39 	bl	80001de <tsl_40ms_time_slot>
        break;
 800036c:	e7e0      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_10ms_time_slot();
 800036e:	f7ff ff2d 	bl	80001cc <tsl_10ms_time_slot>
        break;
 8000372:	e7dd      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_20ms_time_slot();
 8000374:	f7ff ff32 	bl	80001dc <tsl_20ms_time_slot>
        break;
 8000378:	e7da      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_10ms_time_slot();
 800037a:	f7ff ff27 	bl	80001cc <tsl_10ms_time_slot>
        break;
 800037e:	e7d7      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            tsl_80ms_time_slot();
 8000380:	f7ff ff2e 	bl	80001e0 <tsl_80ms_time_slot>
            *cnt = 0;
 8000384:	2300      	movs	r3, #0
 8000386:	6023      	str	r3, [r4, #0]
        break;
 8000388:	e7d2      	b.n	8000330 <tsl_call_sequence_normal+0x24>
            *cnt = 0;
 800038a:	2300      	movs	r3, #0
 800038c:	6003      	str	r3, [r0, #0]
}
 800038e:	e7cf      	b.n	8000330 <tsl_call_sequence_normal+0x24>

08000390 <tsl_Scheduler>:
{
 8000390:	b510      	push	{r4, lr}
    if (call_seq == INITIAL_CALL_SEQUENCE) // At the system initialization need to run this call sequence
 8000392:	4b0d      	ldr	r3, [pc, #52]	; (80003c8 <tsl_Scheduler+0x38>)
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	b113      	cbz	r3, 800039e <tsl_Scheduler+0xe>
    else if (call_seq == NORMAL_CALL_SEQUENCE) // Normal call sequence
 8000398:	2b01      	cmp	r3, #1
 800039a:	d00d      	beq.n	80003b8 <tsl_Scheduler+0x28>
}
 800039c:	bd10      	pop	{r4, pc}
        call_cnt_seq_1++;
 800039e:	4c0b      	ldr	r4, [pc, #44]	; (80003cc <tsl_Scheduler+0x3c>)
 80003a0:	6820      	ldr	r0, [r4, #0]
 80003a2:	3001      	adds	r0, #1
 80003a4:	6020      	str	r0, [r4, #0]
        tsl_call_sequence_first(call_cnt_seq_1);
 80003a6:	f7ff ff8f 	bl	80002c8 <tsl_call_sequence_first>
        if(call_cnt_seq_1 >= NR_CALLS_INI_SEQ)
 80003aa:	6823      	ldr	r3, [r4, #0]
 80003ac:	2b08      	cmp	r3, #8
 80003ae:	d9f5      	bls.n	800039c <tsl_Scheduler+0xc>
            call_seq = NORMAL_CALL_SEQUENCE;
 80003b0:	4b05      	ldr	r3, [pc, #20]	; (80003c8 <tsl_Scheduler+0x38>)
 80003b2:	2201      	movs	r2, #1
 80003b4:	701a      	strb	r2, [r3, #0]
 80003b6:	e7f1      	b.n	800039c <tsl_Scheduler+0xc>
        call_cnt_seq_n++;
 80003b8:	4805      	ldr	r0, [pc, #20]	; (80003d0 <tsl_Scheduler+0x40>)
 80003ba:	6803      	ldr	r3, [r0, #0]
 80003bc:	3301      	adds	r3, #1
 80003be:	6003      	str	r3, [r0, #0]
        tsl_call_sequence_normal(&call_cnt_seq_n);
 80003c0:	f7ff ffa4 	bl	800030c <tsl_call_sequence_normal>
}
 80003c4:	e7ea      	b.n	800039c <tsl_Scheduler+0xc>
 80003c6:	bf00      	nop
 80003c8:	20000258 	.word	0x20000258
 80003cc:	20000250 	.word	0x20000250
 80003d0:	20000254 	.word	0x20000254

080003d4 <tsl_Init>:
{
 80003d4:	b508      	push	{r3, lr}
	tslTickCnt = 0u;
 80003d6:	4b03      	ldr	r3, [pc, #12]	; (80003e4 <tsl_Init+0x10>)
 80003d8:	2200      	movs	r2, #0
 80003da:	601a      	str	r2, [r3, #0]
	tsl_mainAppl_Init();
 80003dc:	f7ff ff1c 	bl	8000218 <mainAppl_Init>
}
 80003e0:	bd08      	pop	{r3, pc}
 80003e2:	bf00      	nop
 80003e4:	200003b8 	.word	0x200003b8

080003e8 <tsl_SchedulerRun>:
{
 80003e8:	b510      	push	{r4, lr}
 80003ea:	e001      	b.n	80003f0 <tsl_SchedulerRun+0x8>
            tsl_Scheduler();
 80003ec:	f7ff ffd0 	bl	8000390 <tsl_Scheduler>
        TSL_GLOBAL_DISABLE_ISR();
 80003f0:	f7ff ff54 	bl	800029c <ms_disable_irq>
        l_tickCnt = tslTickCnt;
 80003f4:	4b04      	ldr	r3, [pc, #16]	; (8000408 <tsl_SchedulerRun+0x20>)
 80003f6:	681c      	ldr	r4, [r3, #0]
        tslTickCnt = 0u;
 80003f8:	2200      	movs	r2, #0
 80003fa:	601a      	str	r2, [r3, #0]
        TSL_GLOBAL_ENABLE_ISR();
 80003fc:	f7ff ff56 	bl	80002ac <ms_enable_irq>
        if (l_tickCnt)
 8000400:	2c00      	cmp	r4, #0
 8000402:	d0f5      	beq.n	80003f0 <tsl_SchedulerRun+0x8>
 8000404:	e7f2      	b.n	80003ec <tsl_SchedulerRun+0x4>
 8000406:	bf00      	nop
 8000408:	200003b8 	.word	0x200003b8

0800040c <eh_Init>:
  * @retval None
  */
void eh_Init(void)
{
    ehMcuErrorCode = MCU_NO_ERROR;
}
 800040c:	4770      	bx	lr

0800040e <eh_SetMcuError>:
  __ASM volatile ("cpsid i" : : : "memory");
 800040e:	b672      	cpsid	i

    /* Stop interrupts */
    __disable_irq();

    /* Stop code execution */
    while (1)
 8000410:	e7fe      	b.n	8000410 <eh_SetMcuError+0x2>

08000412 <DO_Clear>:
  * @retval none.
  */
void DO_Clear(E_DO_PIN_LIST digitalOutput)
{
    /* Select digital output to be controlled */
    switch (digitalOutput)
 8000412:	b100      	cbz	r0, 8000416 <DO_Clear+0x4>
 8000414:	4770      	bx	lr
{
 8000416:	b508      	push	{r3, lr}
    {
        /* Green LED */
        case LED_GREEN:
            HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN_PIN, GPIO_PIN_RESET);
 8000418:	2200      	movs	r2, #0
 800041a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800041e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8000422:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 8000426:	f000 fb35 	bl	8000a94 <HAL_GPIO_WritePin>

        default:
            /* TODO: Set an error */
            break;
    }
}
 800042a:	bd08      	pop	{r3, pc}

0800042c <_ZL30do_DigitalOutputs_DefaultStatev>:
/**
  * @brief PRIVATE FUNCTION: Set default state for digital outputs
  * @retval none.
  */
static void do_DigitalOutputs_DefaultState(void)
{
 800042c:	b508      	push	{r3, lr}
    /* Green LED output */
    DO_Clear(LED_GREEN);
 800042e:	2000      	movs	r0, #0
 8000430:	f7ff ffef 	bl	8000412 <DO_Clear>
}
 8000434:	bd08      	pop	{r3, pc}
	...

08000438 <DO_Init>:
{
 8000438:	b500      	push	{lr}
 800043a:	b089      	sub	sp, #36	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800043c:	4b16      	ldr	r3, [pc, #88]	; (8000498 <DO_Init+0x60>)
 800043e:	699a      	ldr	r2, [r3, #24]
 8000440:	f042 0210 	orr.w	r2, r2, #16
 8000444:	619a      	str	r2, [r3, #24]
 8000446:	699a      	ldr	r2, [r3, #24]
 8000448:	f002 0210 	and.w	r2, r2, #16
 800044c:	9201      	str	r2, [sp, #4]
 800044e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000450:	699a      	ldr	r2, [r3, #24]
 8000452:	f042 0220 	orr.w	r2, r2, #32
 8000456:	619a      	str	r2, [r3, #24]
 8000458:	699a      	ldr	r2, [r3, #24]
 800045a:	f002 0220 	and.w	r2, r2, #32
 800045e:	9202      	str	r2, [sp, #8]
 8000460:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000462:	699a      	ldr	r2, [r3, #24]
 8000464:	f042 0204 	orr.w	r2, r2, #4
 8000468:	619a      	str	r2, [r3, #24]
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	f003 0304 	and.w	r3, r3, #4
 8000470:	9303      	str	r3, [sp, #12]
 8000472:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = LED_GREEN_PIN;
 8000474:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000478:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800047a:	2301      	movs	r3, #1
 800047c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047e:	2300      	movs	r3, #0
 8000480:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000482:	2302      	movs	r3, #2
 8000484:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(LED_GREEN_PORT, &GPIO_InitStruct);
 8000486:	a904      	add	r1, sp, #16
 8000488:	4804      	ldr	r0, [pc, #16]	; (800049c <DO_Init+0x64>)
 800048a:	f000 f9f3 	bl	8000874 <HAL_GPIO_Init>
    do_DigitalOutputs_DefaultState();
 800048e:	f7ff ffcd 	bl	800042c <_ZL30do_DigitalOutputs_DefaultStatev>
}
 8000492:	b009      	add	sp, #36	; 0x24
 8000494:	f85d fb04 	ldr.w	pc, [sp], #4
 8000498:	40021000 	.word	0x40021000
 800049c:	40011000 	.word	0x40011000

080004a0 <DO_Toggle>:
    switch (digitalOutput)
 80004a0:	b100      	cbz	r0, 80004a4 <DO_Toggle+0x4>
 80004a2:	4770      	bx	lr
{
 80004a4:	b508      	push	{r3, lr}
            HAL_GPIO_TogglePin(LED_GREEN_PORT, LED_GREEN_PIN);
 80004a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004aa:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80004ae:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 80004b2:	f000 faf5 	bl	8000aa0 <HAL_GPIO_TogglePin>
}
 80004b6:	bd08      	pop	{r3, pc}

080004b8 <cfgUART1_Init>:
  * @brief UART1 Initialization Function
  * @param None
  * @retval None
  */
static void cfgUART1_Init(void)
{
 80004b8:	b508      	push	{r3, lr}
    huart1.Instance = USART1;
 80004ba:	480b      	ldr	r0, [pc, #44]	; (80004e8 <cfgUART1_Init+0x30>)
 80004bc:	4b0b      	ldr	r3, [pc, #44]	; (80004ec <cfgUART1_Init+0x34>)
 80004be:	6003      	str	r3, [r0, #0]
    huart1.Init.BaudRate = 115200;
 80004c0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80004c4:	6043      	str	r3, [r0, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004c6:	2300      	movs	r3, #0
 80004c8:	6083      	str	r3, [r0, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 80004ca:	60c3      	str	r3, [r0, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80004cc:	6103      	str	r3, [r0, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80004ce:	220c      	movs	r2, #12
 80004d0:	6142      	str	r2, [r0, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004d2:	6183      	str	r3, [r0, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004d4:	61c3      	str	r3, [r0, #28]

    if (HAL_UART_Init(&huart1) != HAL_OK)
 80004d6:	f001 faa6 	bl	8001a26 <HAL_UART_Init>
 80004da:	b900      	cbnz	r0, 80004de <cfgUART1_Init+0x26>
    {
        eh_SetMcuError(MCU_ERR_CODE_100);
    }
}
 80004dc:	bd08      	pop	{r3, pc}
        eh_SetMcuError(MCU_ERR_CODE_100);
 80004de:	2064      	movs	r0, #100	; 0x64
 80004e0:	f7ff ff95 	bl	800040e <eh_SetMcuError>
}
 80004e4:	e7fa      	b.n	80004dc <cfgUART1_Init+0x24>
 80004e6:	bf00      	nop
 80004e8:	200003bc 	.word	0x200003bc
 80004ec:	40013800 	.word	0x40013800

080004f0 <cfgUART2_Init>:
  * @brief UART2 Initialization Function
  * @param None
  * @retval None
  */
static void cfgUART2_Init(void)
{
 80004f0:	b508      	push	{r3, lr}
    huart2.Instance = USART2;
 80004f2:	480b      	ldr	r0, [pc, #44]	; (8000520 <cfgUART2_Init+0x30>)
 80004f4:	4b0b      	ldr	r3, [pc, #44]	; (8000524 <cfgUART2_Init+0x34>)
 80004f6:	6003      	str	r3, [r0, #0]
    huart2.Init.BaudRate = 115200;
 80004f8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80004fc:	6043      	str	r3, [r0, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004fe:	2300      	movs	r3, #0
 8000500:	6083      	str	r3, [r0, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000502:	60c3      	str	r3, [r0, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000504:	6103      	str	r3, [r0, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000506:	220c      	movs	r2, #12
 8000508:	6142      	str	r2, [r0, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800050a:	6183      	str	r3, [r0, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800050c:	61c3      	str	r3, [r0, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 800050e:	f001 fa8a 	bl	8001a26 <HAL_UART_Init>
 8000512:	b900      	cbnz	r0, 8000516 <cfgUART2_Init+0x26>
    {
        eh_SetMcuError(MCU_ERR_CODE_101);
    }
}
 8000514:	bd08      	pop	{r3, pc}
        eh_SetMcuError(MCU_ERR_CODE_101);
 8000516:	2065      	movs	r0, #101	; 0x65
 8000518:	f7ff ff79 	bl	800040e <eh_SetMcuError>
}
 800051c:	e7fa      	b.n	8000514 <cfgUART2_Init+0x24>
 800051e:	bf00      	nop
 8000520:	20000400 	.word	0x20000400
 8000524:	40004400 	.word	0x40004400

08000528 <cfgUART_Init>:
{
 8000528:	b508      	push	{r3, lr}
    cfgUART1_Init();
 800052a:	f7ff ffc5 	bl	80004b8 <cfgUART1_Init>
    cfgUART2_Init();
 800052e:	f7ff ffdf 	bl	80004f0 <cfgUART2_Init>
}
 8000532:	bd08      	pop	{r3, pc}

08000534 <Error_Handler>:
 8000534:	b672      	cpsid	i
  */
void Error_Handler(void)
{
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000536:	e7fe      	b.n	8000536 <Error_Handler+0x2>

08000538 <_ZL18SystemClock_Configv>:
{
 8000538:	b500      	push	{lr}
 800053a:	b091      	sub	sp, #68	; 0x44
    RCC_OscInitTypeDef RCC_OscInitStruct = {0u, 0u, 0u, 0u, 0u, 0u, 0u, 0u, 0u, 0u};
 800053c:	2300      	movs	r3, #0
 800053e:	9309      	str	r3, [sp, #36]	; 0x24
 8000540:	930b      	str	r3, [sp, #44]	; 0x2c
 8000542:	930c      	str	r3, [sp, #48]	; 0x30
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0u, 0u, 0u, 0u, 0u};
 8000544:	9301      	str	r3, [sp, #4]
 8000546:	9302      	str	r3, [sp, #8]
 8000548:	9303      	str	r3, [sp, #12]
 800054a:	9304      	str	r3, [sp, #16]
 800054c:	9305      	str	r3, [sp, #20]
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800054e:	2101      	movs	r1, #1
 8000550:	9106      	str	r1, [sp, #24]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000552:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000556:	9207      	str	r2, [sp, #28]
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000558:	9308      	str	r3, [sp, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800055a:	910a      	str	r1, [sp, #40]	; 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800055c:	2302      	movs	r3, #2
 800055e:	930d      	str	r3, [sp, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000560:	920e      	str	r2, [sp, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000562:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000566:	930f      	str	r3, [sp, #60]	; 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000568:	a806      	add	r0, sp, #24
 800056a:	f000 fac7 	bl	8000afc <HAL_RCC_OscConfig>
 800056e:	b988      	cbnz	r0, 8000594 <_ZL18SystemClock_Configv+0x5c>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000570:	230f      	movs	r3, #15
 8000572:	9301      	str	r3, [sp, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000574:	2302      	movs	r3, #2
 8000576:	9302      	str	r3, [sp, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000578:	2300      	movs	r3, #0
 800057a:	9303      	str	r3, [sp, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800057c:	9304      	str	r3, [sp, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800057e:	9305      	str	r3, [sp, #20]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000580:	2101      	movs	r1, #1
 8000582:	a801      	add	r0, sp, #4
 8000584:	f000 fcfe 	bl	8000f84 <HAL_RCC_ClockConfig>
 8000588:	b930      	cbnz	r0, 8000598 <_ZL18SystemClock_Configv+0x60>
    HAL_RCC_EnableCSS();
 800058a:	f000 fcbf 	bl	8000f0c <HAL_RCC_EnableCSS>
}
 800058e:	b011      	add	sp, #68	; 0x44
 8000590:	f85d fb04 	ldr.w	pc, [sp], #4
      Error_Handler();
 8000594:	f7ff ffce 	bl	8000534 <Error_Handler>
      Error_Handler();
 8000598:	f7ff ffcc 	bl	8000534 <Error_Handler>

0800059c <main>:
{
 800059c:	b508      	push	{r3, lr}
  SystemClock_Config();
 800059e:	f7ff ffcb 	bl	8000538 <_ZL18SystemClock_Configv>
  tsl_Init();
 80005a2:	f7ff ff17 	bl	80003d4 <tsl_Init>
    tsl_SchedulerRun();
 80005a6:	f7ff ff1f 	bl	80003e8 <tsl_SchedulerRun>
  while (1)
 80005aa:	e7fc      	b.n	80005a6 <main+0xa>

080005ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80005ae:	f000 fde5 	bl	800117c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005b2:	e7fe      	b.n	80005b2 <NMI_Handler+0x6>

080005b4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005b4:	e7fe      	b.n	80005b4 <HardFault_Handler>

080005b6 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b6:	e7fe      	b.n	80005b6 <MemManage_Handler>

080005b8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005b8:	e7fe      	b.n	80005b8 <BusFault_Handler>

080005ba <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005ba:	e7fe      	b.n	80005ba <UsageFault_Handler>

080005bc <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005bc:	4770      	bx	lr

080005be <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005be:	4770      	bx	lr

080005c0 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005c0:	4770      	bx	lr

080005c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005c2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005c4:	f000 f85e 	bl	8000684 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005c8:	bd08      	pop	{r3, pc}

080005ca <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80005ca:	2001      	movs	r0, #1
 80005cc:	4770      	bx	lr

080005ce <_kill>:

int _kill(int pid, int sig)
{
 80005ce:	b508      	push	{r3, lr}
	errno = EINVAL;
 80005d0:	f003 f9be 	bl	8003950 <__errno>
 80005d4:	2316      	movs	r3, #22
 80005d6:	6003      	str	r3, [r0, #0]
	return -1;
}
 80005d8:	f04f 30ff 	mov.w	r0, #4294967295
 80005dc:	bd08      	pop	{r3, pc}

080005de <_exit>:

void _exit (int status)
{
 80005de:	b508      	push	{r3, lr}
	_kill(status, -1);
 80005e0:	f04f 31ff 	mov.w	r1, #4294967295
 80005e4:	f7ff fff3 	bl	80005ce <_kill>
	while (1) {}		/* Make sure we hang here */
 80005e8:	e7fe      	b.n	80005e8 <_exit+0xa>

080005ea <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005ea:	4770      	bx	lr

080005ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ec:	480c      	ldr	r0, [pc, #48]	; (8000620 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80005ee:	490d      	ldr	r1, [pc, #52]	; (8000624 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80005f0:	4a0d      	ldr	r2, [pc, #52]	; (8000628 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80005f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005f4:	e002      	b.n	80005fc <LoopCopyDataInit>

080005f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005fa:	3304      	adds	r3, #4

080005fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000600:	d3f9      	bcc.n	80005f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000602:	4a0a      	ldr	r2, [pc, #40]	; (800062c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000604:	4c0a      	ldr	r4, [pc, #40]	; (8000630 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000608:	e001      	b.n	800060e <LoopFillZerobss>

0800060a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800060a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800060c:	3204      	adds	r2, #4

0800060e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800060e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000610:	d3fb      	bcc.n	800060a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000612:	f7ff ffea 	bl	80005ea <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000616:	f003 f9a1 	bl	800395c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800061a:	f7ff ffbf 	bl	800059c <main>
  bx lr
 800061e:	4770      	bx	lr
  ldr r0, =_sdata
 8000620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000624:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000628:	08003d70 	.word	0x08003d70
  ldr r2, =_sbss
 800062c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000630:	2000044c 	.word	0x2000044c

08000634 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000634:	e7fe      	b.n	8000634 <ADC1_2_IRQHandler>
	...

08000638 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000638:	b510      	push	{r4, lr}
 800063a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800063c:	4b0e      	ldr	r3, [pc, #56]	; (8000678 <HAL_InitTick+0x40>)
 800063e:	7818      	ldrb	r0, [r3, #0]
 8000640:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000644:	fbb3 f3f0 	udiv	r3, r3, r0
 8000648:	4a0c      	ldr	r2, [pc, #48]	; (800067c <HAL_InitTick+0x44>)
 800064a:	6810      	ldr	r0, [r2, #0]
 800064c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000650:	f000 f87e 	bl	8000750 <HAL_SYSTICK_Config>
 8000654:	b968      	cbnz	r0, 8000672 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000656:	2c0f      	cmp	r4, #15
 8000658:	d901      	bls.n	800065e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800065a:	2001      	movs	r0, #1
 800065c:	e00a      	b.n	8000674 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800065e:	2200      	movs	r2, #0
 8000660:	4621      	mov	r1, r4
 8000662:	f04f 30ff 	mov.w	r0, #4294967295
 8000666:	f000 f81f 	bl	80006a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800066a:	4b05      	ldr	r3, [pc, #20]	; (8000680 <HAL_InitTick+0x48>)
 800066c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800066e:	2000      	movs	r0, #0
 8000670:	e000      	b.n	8000674 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000672:	2001      	movs	r0, #1
}
 8000674:	bd10      	pop	{r4, pc}
 8000676:	bf00      	nop
 8000678:	20000004 	.word	0x20000004
 800067c:	20000000 	.word	0x20000000
 8000680:	20000008 	.word	0x20000008

08000684 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000684:	4a03      	ldr	r2, [pc, #12]	; (8000694 <HAL_IncTick+0x10>)
 8000686:	6811      	ldr	r1, [r2, #0]
 8000688:	4b03      	ldr	r3, [pc, #12]	; (8000698 <HAL_IncTick+0x14>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	440b      	add	r3, r1
 800068e:	6013      	str	r3, [r2, #0]
}
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	20000444 	.word	0x20000444
 8000698:	20000004 	.word	0x20000004

0800069c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800069c:	4b01      	ldr	r3, [pc, #4]	; (80006a4 <HAL_GetTick+0x8>)
 800069e:	6818      	ldr	r0, [r3, #0]
}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	20000444 	.word	0x20000444

080006a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006a8:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006aa:	4b17      	ldr	r3, [pc, #92]	; (8000708 <HAL_NVIC_SetPriority+0x60>)
 80006ac:	68db      	ldr	r3, [r3, #12]
 80006ae:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006b2:	f1c3 0407 	rsb	r4, r3, #7
 80006b6:	2c04      	cmp	r4, #4
 80006b8:	bf28      	it	cs
 80006ba:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006bc:	1d1d      	adds	r5, r3, #4
 80006be:	2d06      	cmp	r5, #6
 80006c0:	d918      	bls.n	80006f4 <HAL_NVIC_SetPriority+0x4c>
 80006c2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c4:	f04f 35ff 	mov.w	r5, #4294967295
 80006c8:	fa05 f404 	lsl.w	r4, r5, r4
 80006cc:	ea21 0104 	bic.w	r1, r1, r4
 80006d0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006d2:	fa05 f303 	lsl.w	r3, r5, r3
 80006d6:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006da:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80006dc:	2800      	cmp	r0, #0
 80006de:	db0b      	blt.n	80006f8 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e0:	0109      	lsls	r1, r1, #4
 80006e2:	b2c9      	uxtb	r1, r1
 80006e4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80006e8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80006ec:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80006f0:	bc30      	pop	{r4, r5}
 80006f2:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006f4:	2300      	movs	r3, #0
 80006f6:	e7e5      	b.n	80006c4 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f8:	f000 000f 	and.w	r0, r0, #15
 80006fc:	0109      	lsls	r1, r1, #4
 80006fe:	b2c9      	uxtb	r1, r1
 8000700:	4b02      	ldr	r3, [pc, #8]	; (800070c <HAL_NVIC_SetPriority+0x64>)
 8000702:	5419      	strb	r1, [r3, r0]
 8000704:	e7f4      	b.n	80006f0 <HAL_NVIC_SetPriority+0x48>
 8000706:	bf00      	nop
 8000708:	e000ed00 	.word	0xe000ed00
 800070c:	e000ed14 	.word	0xe000ed14

08000710 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000710:	2800      	cmp	r0, #0
 8000712:	db07      	blt.n	8000724 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000714:	f000 021f 	and.w	r2, r0, #31
 8000718:	0940      	lsrs	r0, r0, #5
 800071a:	2301      	movs	r3, #1
 800071c:	4093      	lsls	r3, r2
 800071e:	4a02      	ldr	r2, [pc, #8]	; (8000728 <HAL_NVIC_EnableIRQ+0x18>)
 8000720:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	e000e100 	.word	0xe000e100

0800072c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800072c:	2800      	cmp	r0, #0
 800072e:	db0c      	blt.n	800074a <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000730:	f000 021f 	and.w	r2, r0, #31
 8000734:	0940      	lsrs	r0, r0, #5
 8000736:	2301      	movs	r3, #1
 8000738:	4093      	lsls	r3, r2
 800073a:	3020      	adds	r0, #32
 800073c:	4a03      	ldr	r2, [pc, #12]	; (800074c <HAL_NVIC_DisableIRQ+0x20>)
 800073e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000742:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000746:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 800074a:	4770      	bx	lr
 800074c:	e000e100 	.word	0xe000e100

08000750 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000750:	3801      	subs	r0, #1
 8000752:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000756:	d20a      	bcs.n	800076e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <HAL_SYSTICK_Config+0x24>)
 800075a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075c:	4a06      	ldr	r2, [pc, #24]	; (8000778 <HAL_SYSTICK_Config+0x28>)
 800075e:	21f0      	movs	r1, #240	; 0xf0
 8000760:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000764:	2000      	movs	r0, #0
 8000766:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000768:	2207      	movs	r2, #7
 800076a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800076c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800076e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	e000e010 	.word	0xe000e010
 8000778:	e000ed00 	.word	0xe000ed00

0800077c <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800077c:	2800      	cmp	r0, #0
 800077e:	db08      	blt.n	8000792 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000780:	f000 021f 	and.w	r2, r0, #31
 8000784:	0940      	lsrs	r0, r0, #5
 8000786:	2301      	movs	r3, #1
 8000788:	4093      	lsls	r3, r2
 800078a:	3060      	adds	r0, #96	; 0x60
 800078c:	4a01      	ldr	r2, [pc, #4]	; (8000794 <HAL_NVIC_ClearPendingIRQ+0x18>)
 800078e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8000792:	4770      	bx	lr
 8000794:	e000e100 	.word	0xe000e100

08000798 <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000798:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800079c:	2b02      	cmp	r3, #2
 800079e:	d006      	beq.n	80007ae <HAL_DMA_Abort+0x16>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007a0:	2304      	movs	r3, #4
 80007a2:	6383      	str	r3, [r0, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80007a4:	2300      	movs	r3, #0
 80007a6:	f880 3020 	strb.w	r3, [r0, #32]
    
    return HAL_ERROR;
 80007aa:	2001      	movs	r0, #1
 80007ac:	4770      	bx	lr
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80007ae:	6802      	ldr	r2, [r0, #0]
 80007b0:	6813      	ldr	r3, [r2, #0]
 80007b2:	f023 030e 	bic.w	r3, r3, #14
 80007b6:	6013      	str	r3, [r2, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80007b8:	6802      	ldr	r2, [r0, #0]
 80007ba:	6813      	ldr	r3, [r2, #0]
 80007bc:	f023 0301 	bic.w	r3, r3, #1
 80007c0:	6013      	str	r3, [r2, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80007c2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80007c4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80007c6:	2201      	movs	r2, #1
 80007c8:	fa02 f303 	lsl.w	r3, r2, r3
 80007cc:	604b      	str	r3, [r1, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80007ce:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80007d2:	2300      	movs	r3, #0
 80007d4:	f880 3020 	strb.w	r3, [r0, #32]
  
  return status; 
 80007d8:	4618      	mov	r0, r3
}
 80007da:	4770      	bx	lr

080007dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80007dc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80007de:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80007e2:	2b02      	cmp	r3, #2
 80007e4:	d003      	beq.n	80007ee <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007e6:	2304      	movs	r3, #4
 80007e8:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80007ea:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80007ec:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80007ee:	6802      	ldr	r2, [r0, #0]
 80007f0:	6813      	ldr	r3, [r2, #0]
 80007f2:	f023 030e 	bic.w	r3, r3, #14
 80007f6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80007f8:	6802      	ldr	r2, [r0, #0]
 80007fa:	6813      	ldr	r3, [r2, #0]
 80007fc:	f023 0301 	bic.w	r3, r3, #1
 8000800:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000802:	6803      	ldr	r3, [r0, #0]
 8000804:	4a19      	ldr	r2, [pc, #100]	; (800086c <HAL_DMA_Abort_IT+0x90>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d014      	beq.n	8000834 <HAL_DMA_Abort_IT+0x58>
 800080a:	3214      	adds	r2, #20
 800080c:	4293      	cmp	r3, r2
 800080e:	d01f      	beq.n	8000850 <HAL_DMA_Abort_IT+0x74>
 8000810:	3214      	adds	r2, #20
 8000812:	4293      	cmp	r3, r2
 8000814:	d01e      	beq.n	8000854 <HAL_DMA_Abort_IT+0x78>
 8000816:	3214      	adds	r2, #20
 8000818:	4293      	cmp	r3, r2
 800081a:	d01e      	beq.n	800085a <HAL_DMA_Abort_IT+0x7e>
 800081c:	3214      	adds	r2, #20
 800081e:	4293      	cmp	r3, r2
 8000820:	d01e      	beq.n	8000860 <HAL_DMA_Abort_IT+0x84>
 8000822:	3214      	adds	r2, #20
 8000824:	4293      	cmp	r3, r2
 8000826:	d002      	beq.n	800082e <HAL_DMA_Abort_IT+0x52>
 8000828:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800082c:	e003      	b.n	8000836 <HAL_DMA_Abort_IT+0x5a>
 800082e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000832:	e000      	b.n	8000836 <HAL_DMA_Abort_IT+0x5a>
 8000834:	2201      	movs	r2, #1
 8000836:	4b0e      	ldr	r3, [pc, #56]	; (8000870 <HAL_DMA_Abort_IT+0x94>)
 8000838:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800083a:	2301      	movs	r3, #1
 800083c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000840:	2300      	movs	r3, #0
 8000842:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000846:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000848:	b16b      	cbz	r3, 8000866 <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 800084a:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800084c:	2000      	movs	r0, #0
 800084e:	e7cd      	b.n	80007ec <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000850:	2210      	movs	r2, #16
 8000852:	e7f0      	b.n	8000836 <HAL_DMA_Abort_IT+0x5a>
 8000854:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000858:	e7ed      	b.n	8000836 <HAL_DMA_Abort_IT+0x5a>
 800085a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800085e:	e7ea      	b.n	8000836 <HAL_DMA_Abort_IT+0x5a>
 8000860:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000864:	e7e7      	b.n	8000836 <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 8000866:	2000      	movs	r0, #0
 8000868:	e7c0      	b.n	80007ec <HAL_DMA_Abort_IT+0x10>
 800086a:	bf00      	nop
 800086c:	40020008 	.word	0x40020008
 8000870:	40020000 	.word	0x40020000

08000874 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000874:	b4f0      	push	{r4, r5, r6, r7}
 8000876:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000878:	2500      	movs	r5, #0
  uint32_t position = 0x00u;
 800087a:	462c      	mov	r4, r5
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800087c:	e0a3      	b.n	80009c6 <HAL_GPIO_Init+0x152>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800087e:	4f7f      	ldr	r7, [pc, #508]	; (8000a7c <HAL_GPIO_Init+0x208>)
 8000880:	42bb      	cmp	r3, r7
 8000882:	d010      	beq.n	80008a6 <HAL_GPIO_Init+0x32>
 8000884:	d907      	bls.n	8000896 <HAL_GPIO_Init+0x22>
 8000886:	4f7e      	ldr	r7, [pc, #504]	; (8000a80 <HAL_GPIO_Init+0x20c>)
 8000888:	42bb      	cmp	r3, r7
 800088a:	d00c      	beq.n	80008a6 <HAL_GPIO_Init+0x32>
 800088c:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000890:	42bb      	cmp	r3, r7
 8000892:	d008      	beq.n	80008a6 <HAL_GPIO_Init+0x32>
 8000894:	e013      	b.n	80008be <HAL_GPIO_Init+0x4a>
 8000896:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 800089a:	42bb      	cmp	r3, r7
 800089c:	d003      	beq.n	80008a6 <HAL_GPIO_Init+0x32>
 800089e:	f507 2770 	add.w	r7, r7, #983040	; 0xf0000
 80008a2:	42bb      	cmp	r3, r7
 80008a4:	d107      	bne.n	80008b6 <HAL_GPIO_Init+0x42>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008a6:	688b      	ldr	r3, [r1, #8]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d058      	beq.n	800095e <HAL_GPIO_Init+0xea>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d051      	beq.n	8000954 <HAL_GPIO_Init+0xe0>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 80008b0:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008b2:	2508      	movs	r5, #8
 80008b4:	e003      	b.n	80008be <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 80008b6:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 80008ba:	42bb      	cmp	r3, r7
 80008bc:	d0f3      	beq.n	80008a6 <HAL_GPIO_Init+0x32>
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008be:	2eff      	cmp	r6, #255	; 0xff
 80008c0:	d84f      	bhi.n	8000962 <HAL_GPIO_Init+0xee>
 80008c2:	4684      	mov	ip, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80008c4:	2eff      	cmp	r6, #255	; 0xff
 80008c6:	d84f      	bhi.n	8000968 <HAL_GPIO_Init+0xf4>
 80008c8:	00a2      	lsls	r2, r4, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008ca:	f8dc 3000 	ldr.w	r3, [ip]
 80008ce:	270f      	movs	r7, #15
 80008d0:	4097      	lsls	r7, r2
 80008d2:	ea23 0307 	bic.w	r3, r3, r7
 80008d6:	fa05 f202 	lsl.w	r2, r5, r2
 80008da:	4313      	orrs	r3, r2
 80008dc:	f8cc 3000 	str.w	r3, [ip]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008e0:	684b      	ldr	r3, [r1, #4]
 80008e2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80008e6:	d06d      	beq.n	80009c4 <HAL_GPIO_Init+0x150>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80008e8:	4b66      	ldr	r3, [pc, #408]	; (8000a84 <HAL_GPIO_Init+0x210>)
 80008ea:	699a      	ldr	r2, [r3, #24]
 80008ec:	f042 0201 	orr.w	r2, r2, #1
 80008f0:	619a      	str	r2, [r3, #24]
 80008f2:	699b      	ldr	r3, [r3, #24]
 80008f4:	f003 0301 	and.w	r3, r3, #1
 80008f8:	9301      	str	r3, [sp, #4]
 80008fa:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80008fc:	08a2      	lsrs	r2, r4, #2
 80008fe:	1c97      	adds	r7, r2, #2
 8000900:	4b61      	ldr	r3, [pc, #388]	; (8000a88 <HAL_GPIO_Init+0x214>)
 8000902:	f853 3027 	ldr.w	r3, [r3, r7, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000906:	f004 0703 	and.w	r7, r4, #3
 800090a:	00bf      	lsls	r7, r7, #2
 800090c:	f04f 0c0f 	mov.w	ip, #15
 8000910:	fa0c fc07 	lsl.w	ip, ip, r7
 8000914:	ea23 0c0c 	bic.w	ip, r3, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000918:	4b5c      	ldr	r3, [pc, #368]	; (8000a8c <HAL_GPIO_Init+0x218>)
 800091a:	4298      	cmp	r0, r3
 800091c:	d02a      	beq.n	8000974 <HAL_GPIO_Init+0x100>
 800091e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000922:	4298      	cmp	r0, r3
 8000924:	f000 808a 	beq.w	8000a3c <HAL_GPIO_Init+0x1c8>
 8000928:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800092c:	4298      	cmp	r0, r3
 800092e:	f000 8087 	beq.w	8000a40 <HAL_GPIO_Init+0x1cc>
 8000932:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000936:	4298      	cmp	r0, r3
 8000938:	d01a      	beq.n	8000970 <HAL_GPIO_Init+0xfc>
 800093a:	2304      	movs	r3, #4
 800093c:	e01b      	b.n	8000976 <HAL_GPIO_Init+0x102>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800093e:	68cd      	ldr	r5, [r1, #12]
          break;
 8000940:	e7bd      	b.n	80008be <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000942:	68cd      	ldr	r5, [r1, #12]
 8000944:	3504      	adds	r5, #4
          break;
 8000946:	e7ba      	b.n	80008be <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000948:	68cd      	ldr	r5, [r1, #12]
 800094a:	3508      	adds	r5, #8
          break;
 800094c:	e7b7      	b.n	80008be <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800094e:	68cd      	ldr	r5, [r1, #12]
 8000950:	350c      	adds	r5, #12
          break;
 8000952:	e7b4      	b.n	80008be <HAL_GPIO_Init+0x4a>
            GPIOx->BSRR = ioposition;
 8000954:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000956:	2508      	movs	r5, #8
 8000958:	e7b1      	b.n	80008be <HAL_GPIO_Init+0x4a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800095a:	2500      	movs	r5, #0
 800095c:	e7af      	b.n	80008be <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800095e:	2504      	movs	r5, #4
 8000960:	e7ad      	b.n	80008be <HAL_GPIO_Init+0x4a>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000962:	f100 0c04 	add.w	ip, r0, #4
 8000966:	e7ad      	b.n	80008c4 <HAL_GPIO_Init+0x50>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000968:	f1a4 0208 	sub.w	r2, r4, #8
 800096c:	0092      	lsls	r2, r2, #2
 800096e:	e7ac      	b.n	80008ca <HAL_GPIO_Init+0x56>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000970:	2303      	movs	r3, #3
 8000972:	e000      	b.n	8000976 <HAL_GPIO_Init+0x102>
 8000974:	2300      	movs	r3, #0
 8000976:	40bb      	lsls	r3, r7
 8000978:	ea43 030c 	orr.w	r3, r3, ip
        AFIO->EXTICR[position >> 2u] = temp;
 800097c:	3202      	adds	r2, #2
 800097e:	4f42      	ldr	r7, [pc, #264]	; (8000a88 <HAL_GPIO_Init+0x214>)
 8000980:	f847 3022 	str.w	r3, [r7, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000984:	684b      	ldr	r3, [r1, #4]
 8000986:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800098a:	d05b      	beq.n	8000a44 <HAL_GPIO_Init+0x1d0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800098c:	4a40      	ldr	r2, [pc, #256]	; (8000a90 <HAL_GPIO_Init+0x21c>)
 800098e:	6813      	ldr	r3, [r2, #0]
 8000990:	4333      	orrs	r3, r6
 8000992:	6013      	str	r3, [r2, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000994:	684b      	ldr	r3, [r1, #4]
 8000996:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800099a:	d059      	beq.n	8000a50 <HAL_GPIO_Init+0x1dc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800099c:	4a3c      	ldr	r2, [pc, #240]	; (8000a90 <HAL_GPIO_Init+0x21c>)
 800099e:	6853      	ldr	r3, [r2, #4]
 80009a0:	4333      	orrs	r3, r6
 80009a2:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009a4:	684b      	ldr	r3, [r1, #4]
 80009a6:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80009aa:	d057      	beq.n	8000a5c <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009ac:	4a38      	ldr	r2, [pc, #224]	; (8000a90 <HAL_GPIO_Init+0x21c>)
 80009ae:	6893      	ldr	r3, [r2, #8]
 80009b0:	4333      	orrs	r3, r6
 80009b2:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009b4:	684b      	ldr	r3, [r1, #4]
 80009b6:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80009ba:	d055      	beq.n	8000a68 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009bc:	4a34      	ldr	r2, [pc, #208]	; (8000a90 <HAL_GPIO_Init+0x21c>)
 80009be:	68d3      	ldr	r3, [r2, #12]
 80009c0:	431e      	orrs	r6, r3
 80009c2:	60d6      	str	r6, [r2, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 80009c4:	3401      	adds	r4, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009c6:	680b      	ldr	r3, [r1, #0]
 80009c8:	fa33 f204 	lsrs.w	r2, r3, r4
 80009cc:	d052      	beq.n	8000a74 <HAL_GPIO_Init+0x200>
    ioposition = (0x01uL << position);
 80009ce:	2201      	movs	r2, #1
 80009d0:	40a2      	lsls	r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009d2:	ea03 0602 	and.w	r6, r3, r2
    if (iocurrent == ioposition)
 80009d6:	ea32 0303 	bics.w	r3, r2, r3
 80009da:	d1f3      	bne.n	80009c4 <HAL_GPIO_Init+0x150>
      switch (GPIO_Init->Mode)
 80009dc:	684b      	ldr	r3, [r1, #4]
 80009de:	2b12      	cmp	r3, #18
 80009e0:	f63f af4d 	bhi.w	800087e <HAL_GPIO_Init+0xa>
 80009e4:	2b12      	cmp	r3, #18
 80009e6:	f63f af6a 	bhi.w	80008be <HAL_GPIO_Init+0x4a>
 80009ea:	a701      	add	r7, pc, #4	; (adr r7, 80009f0 <HAL_GPIO_Init+0x17c>)
 80009ec:	f857 f023 	ldr.w	pc, [r7, r3, lsl #2]
 80009f0:	080008a7 	.word	0x080008a7
 80009f4:	0800093f 	.word	0x0800093f
 80009f8:	08000949 	.word	0x08000949
 80009fc:	0800095b 	.word	0x0800095b
 8000a00:	080008bf 	.word	0x080008bf
 8000a04:	080008bf 	.word	0x080008bf
 8000a08:	080008bf 	.word	0x080008bf
 8000a0c:	080008bf 	.word	0x080008bf
 8000a10:	080008bf 	.word	0x080008bf
 8000a14:	080008bf 	.word	0x080008bf
 8000a18:	080008bf 	.word	0x080008bf
 8000a1c:	080008bf 	.word	0x080008bf
 8000a20:	080008bf 	.word	0x080008bf
 8000a24:	080008bf 	.word	0x080008bf
 8000a28:	080008bf 	.word	0x080008bf
 8000a2c:	080008bf 	.word	0x080008bf
 8000a30:	080008bf 	.word	0x080008bf
 8000a34:	08000943 	.word	0x08000943
 8000a38:	0800094f 	.word	0x0800094f
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	e79a      	b.n	8000976 <HAL_GPIO_Init+0x102>
 8000a40:	2302      	movs	r3, #2
 8000a42:	e798      	b.n	8000976 <HAL_GPIO_Init+0x102>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a44:	4a12      	ldr	r2, [pc, #72]	; (8000a90 <HAL_GPIO_Init+0x21c>)
 8000a46:	6813      	ldr	r3, [r2, #0]
 8000a48:	ea23 0306 	bic.w	r3, r3, r6
 8000a4c:	6013      	str	r3, [r2, #0]
 8000a4e:	e7a1      	b.n	8000994 <HAL_GPIO_Init+0x120>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a50:	4a0f      	ldr	r2, [pc, #60]	; (8000a90 <HAL_GPIO_Init+0x21c>)
 8000a52:	6853      	ldr	r3, [r2, #4]
 8000a54:	ea23 0306 	bic.w	r3, r3, r6
 8000a58:	6053      	str	r3, [r2, #4]
 8000a5a:	e7a3      	b.n	80009a4 <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a5c:	4a0c      	ldr	r2, [pc, #48]	; (8000a90 <HAL_GPIO_Init+0x21c>)
 8000a5e:	6893      	ldr	r3, [r2, #8]
 8000a60:	ea23 0306 	bic.w	r3, r3, r6
 8000a64:	6093      	str	r3, [r2, #8]
 8000a66:	e7a5      	b.n	80009b4 <HAL_GPIO_Init+0x140>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a68:	4a09      	ldr	r2, [pc, #36]	; (8000a90 <HAL_GPIO_Init+0x21c>)
 8000a6a:	68d3      	ldr	r3, [r2, #12]
 8000a6c:	ea23 0606 	bic.w	r6, r3, r6
 8000a70:	60d6      	str	r6, [r2, #12]
 8000a72:	e7a7      	b.n	80009c4 <HAL_GPIO_Init+0x150>
  }
}
 8000a74:	b002      	add	sp, #8
 8000a76:	bcf0      	pop	{r4, r5, r6, r7}
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	10220000 	.word	0x10220000
 8000a80:	10310000 	.word	0x10310000
 8000a84:	40021000 	.word	0x40021000
 8000a88:	40010000 	.word	0x40010000
 8000a8c:	40010800 	.word	0x40010800
 8000a90:	40010400 	.word	0x40010400

08000a94 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a94:	b10a      	cbz	r2, 8000a9a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a96:	6101      	str	r1, [r0, #16]
 8000a98:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a9a:	0409      	lsls	r1, r1, #16
 8000a9c:	6101      	str	r1, [r0, #16]
  }
}
 8000a9e:	4770      	bx	lr

08000aa0 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000aa0:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000aa2:	ea01 0203 	and.w	r2, r1, r3
 8000aa6:	ea21 0103 	bic.w	r1, r1, r3
 8000aaa:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000aae:	6101      	str	r1, [r0, #16]
}
 8000ab0:	4770      	bx	lr
	...

08000ab4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000ab4:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000ab6:	4b05      	ldr	r3, [pc, #20]	; (8000acc <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000ab8:	695b      	ldr	r3, [r3, #20]
 8000aba:	4203      	tst	r3, r0
 8000abc:	d100      	bne.n	8000ac0 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8000abe:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000ac0:	4b02      	ldr	r3, [pc, #8]	; (8000acc <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8000ac2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ac4:	f002 f810 	bl	8002ae8 <HAL_GPIO_EXTI_Callback>
}
 8000ac8:	e7f9      	b.n	8000abe <HAL_GPIO_EXTI_IRQHandler+0xa>
 8000aca:	bf00      	nop
 8000acc:	40010400 	.word	0x40010400

08000ad0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000ad0:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ad2:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <RCC_Delay+0x24>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a08      	ldr	r2, [pc, #32]	; (8000af8 <RCC_Delay+0x28>)
 8000ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8000adc:	0a5b      	lsrs	r3, r3, #9
 8000ade:	fb00 f303 	mul.w	r3, r0, r3
 8000ae2:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000ae4:	bf00      	nop
  }
  while (Delay --);
 8000ae6:	9b01      	ldr	r3, [sp, #4]
 8000ae8:	1e5a      	subs	r2, r3, #1
 8000aea:	9201      	str	r2, [sp, #4]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d1f9      	bne.n	8000ae4 <RCC_Delay+0x14>
}
 8000af0:	b002      	add	sp, #8
 8000af2:	4770      	bx	lr
 8000af4:	20000000 	.word	0x20000000
 8000af8:	10624dd3 	.word	0x10624dd3

08000afc <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8000afc:	2800      	cmp	r0, #0
 8000afe:	f000 81f1 	beq.w	8000ee4 <HAL_RCC_OscConfig+0x3e8>
{
 8000b02:	b570      	push	{r4, r5, r6, lr}
 8000b04:	b082      	sub	sp, #8
 8000b06:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b08:	6803      	ldr	r3, [r0, #0]
 8000b0a:	f013 0f01 	tst.w	r3, #1
 8000b0e:	d02c      	beq.n	8000b6a <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b10:	4baa      	ldr	r3, [pc, #680]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	f003 030c 	and.w	r3, r3, #12
 8000b18:	2b04      	cmp	r3, #4
 8000b1a:	d01d      	beq.n	8000b58 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b1c:	4ba7      	ldr	r3, [pc, #668]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f003 030c 	and.w	r3, r3, #12
 8000b24:	2b08      	cmp	r3, #8
 8000b26:	d012      	beq.n	8000b4e <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b28:	6863      	ldr	r3, [r4, #4]
 8000b2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b2e:	d041      	beq.n	8000bb4 <HAL_RCC_OscConfig+0xb8>
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d155      	bne.n	8000be0 <HAL_RCC_OscConfig+0xe4>
 8000b34:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000b38:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	e037      	b.n	8000bbe <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b4e:	4b9b      	ldr	r3, [pc, #620]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000b56:	d0e7      	beq.n	8000b28 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b58:	4b98      	ldr	r3, [pc, #608]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000b60:	d003      	beq.n	8000b6a <HAL_RCC_OscConfig+0x6e>
 8000b62:	6863      	ldr	r3, [r4, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f000 81bf 	beq.w	8000ee8 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b6a:	6823      	ldr	r3, [r4, #0]
 8000b6c:	f013 0f02 	tst.w	r3, #2
 8000b70:	d075      	beq.n	8000c5e <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b72:	4b92      	ldr	r3, [pc, #584]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	f013 0f0c 	tst.w	r3, #12
 8000b7a:	d05f      	beq.n	8000c3c <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b7c:	4b8f      	ldr	r3, [pc, #572]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f003 030c 	and.w	r3, r3, #12
 8000b84:	2b08      	cmp	r3, #8
 8000b86:	d054      	beq.n	8000c32 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b88:	6923      	ldr	r3, [r4, #16]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	f000 8089 	beq.w	8000ca2 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_HSI_ENABLE();
 8000b90:	4b8b      	ldr	r3, [pc, #556]	; (8000dc0 <HAL_RCC_OscConfig+0x2c4>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b96:	f7ff fd81 	bl	800069c <HAL_GetTick>
 8000b9a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b9c:	4b87      	ldr	r3, [pc, #540]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f013 0f02 	tst.w	r3, #2
 8000ba4:	d174      	bne.n	8000c90 <HAL_RCC_OscConfig+0x194>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ba6:	f7ff fd79 	bl	800069c <HAL_GetTick>
 8000baa:	1b40      	subs	r0, r0, r5
 8000bac:	2802      	cmp	r0, #2
 8000bae:	d9f5      	bls.n	8000b9c <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8000bb0:	2003      	movs	r0, #3
 8000bb2:	e19e      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bb4:	4a81      	ldr	r2, [pc, #516]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000bb6:	6813      	ldr	r3, [r2, #0]
 8000bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bbc:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bbe:	6863      	ldr	r3, [r4, #4]
 8000bc0:	b343      	cbz	r3, 8000c14 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8000bc2:	f7ff fd6b 	bl	800069c <HAL_GetTick>
 8000bc6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bc8:	4b7c      	ldr	r3, [pc, #496]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000bd0:	d1cb      	bne.n	8000b6a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bd2:	f7ff fd63 	bl	800069c <HAL_GetTick>
 8000bd6:	1b40      	subs	r0, r0, r5
 8000bd8:	2864      	cmp	r0, #100	; 0x64
 8000bda:	d9f5      	bls.n	8000bc8 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8000bdc:	2003      	movs	r0, #3
 8000bde:	e188      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000be0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000be4:	d009      	beq.n	8000bfa <HAL_RCC_OscConfig+0xfe>
 8000be6:	4b75      	ldr	r3, [pc, #468]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	e7e1      	b.n	8000bbe <HAL_RCC_OscConfig+0xc2>
 8000bfa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000bfe:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	e7d4      	b.n	8000bbe <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000c14:	f7ff fd42 	bl	800069c <HAL_GetTick>
 8000c18:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c1a:	4b68      	ldr	r3, [pc, #416]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000c22:	d0a2      	beq.n	8000b6a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c24:	f7ff fd3a 	bl	800069c <HAL_GetTick>
 8000c28:	1b40      	subs	r0, r0, r5
 8000c2a:	2864      	cmp	r0, #100	; 0x64
 8000c2c:	d9f5      	bls.n	8000c1a <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8000c2e:	2003      	movs	r0, #3
 8000c30:	e15f      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c32:	4b62      	ldr	r3, [pc, #392]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000c3a:	d1a5      	bne.n	8000b88 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c3c:	4b5f      	ldr	r3, [pc, #380]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f013 0f02 	tst.w	r3, #2
 8000c44:	d003      	beq.n	8000c4e <HAL_RCC_OscConfig+0x152>
 8000c46:	6923      	ldr	r3, [r4, #16]
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	f040 814f 	bne.w	8000eec <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c4e:	4a5b      	ldr	r2, [pc, #364]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000c50:	6813      	ldr	r3, [r2, #0]
 8000c52:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000c56:	6961      	ldr	r1, [r4, #20]
 8000c58:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c5c:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c5e:	6823      	ldr	r3, [r4, #0]
 8000c60:	f013 0f08 	tst.w	r3, #8
 8000c64:	d032      	beq.n	8000ccc <HAL_RCC_OscConfig+0x1d0>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c66:	69a3      	ldr	r3, [r4, #24]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d045      	beq.n	8000cf8 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_LSI_ENABLE();
 8000c6c:	4b55      	ldr	r3, [pc, #340]	; (8000dc4 <HAL_RCC_OscConfig+0x2c8>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c72:	f7ff fd13 	bl	800069c <HAL_GetTick>
 8000c76:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c78:	4b50      	ldr	r3, [pc, #320]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c7c:	f013 0f02 	tst.w	r3, #2
 8000c80:	d121      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c82:	f7ff fd0b 	bl	800069c <HAL_GetTick>
 8000c86:	1b40      	subs	r0, r0, r5
 8000c88:	2802      	cmp	r0, #2
 8000c8a:	d9f5      	bls.n	8000c78 <HAL_RCC_OscConfig+0x17c>
          return HAL_TIMEOUT;
 8000c8c:	2003      	movs	r0, #3
 8000c8e:	e130      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c90:	4a4a      	ldr	r2, [pc, #296]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000c92:	6813      	ldr	r3, [r2, #0]
 8000c94:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000c98:	6961      	ldr	r1, [r4, #20]
 8000c9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c9e:	6013      	str	r3, [r2, #0]
 8000ca0:	e7dd      	b.n	8000c5e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8000ca2:	4b47      	ldr	r3, [pc, #284]	; (8000dc0 <HAL_RCC_OscConfig+0x2c4>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fcf8 	bl	800069c <HAL_GetTick>
 8000cac:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cae:	4b43      	ldr	r3, [pc, #268]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f013 0f02 	tst.w	r3, #2
 8000cb6:	d0d2      	beq.n	8000c5e <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cb8:	f7ff fcf0 	bl	800069c <HAL_GetTick>
 8000cbc:	1b40      	subs	r0, r0, r5
 8000cbe:	2802      	cmp	r0, #2
 8000cc0:	d9f5      	bls.n	8000cae <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 8000cc2:	2003      	movs	r0, #3
 8000cc4:	e115      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	f7ff ff02 	bl	8000ad0 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ccc:	6823      	ldr	r3, [r4, #0]
 8000cce:	f013 0f04 	tst.w	r3, #4
 8000cd2:	f000 8097 	beq.w	8000e04 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cd6:	4b39      	ldr	r3, [pc, #228]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000cde:	d11d      	bne.n	8000d1c <HAL_RCC_OscConfig+0x220>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ce0:	4b36      	ldr	r3, [pc, #216]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000ce2:	69da      	ldr	r2, [r3, #28]
 8000ce4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ce8:	61da      	str	r2, [r3, #28]
 8000cea:	69db      	ldr	r3, [r3, #28]
 8000cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cf0:	9301      	str	r3, [sp, #4]
 8000cf2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000cf4:	2501      	movs	r5, #1
 8000cf6:	e012      	b.n	8000d1e <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_LSI_DISABLE();
 8000cf8:	4b32      	ldr	r3, [pc, #200]	; (8000dc4 <HAL_RCC_OscConfig+0x2c8>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000cfe:	f7ff fccd 	bl	800069c <HAL_GetTick>
 8000d02:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d04:	4b2d      	ldr	r3, [pc, #180]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d08:	f013 0f02 	tst.w	r3, #2
 8000d0c:	d0de      	beq.n	8000ccc <HAL_RCC_OscConfig+0x1d0>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d0e:	f7ff fcc5 	bl	800069c <HAL_GetTick>
 8000d12:	1b40      	subs	r0, r0, r5
 8000d14:	2802      	cmp	r0, #2
 8000d16:	d9f5      	bls.n	8000d04 <HAL_RCC_OscConfig+0x208>
          return HAL_TIMEOUT;
 8000d18:	2003      	movs	r0, #3
 8000d1a:	e0ea      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8000d1c:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d1e:	4b2a      	ldr	r3, [pc, #168]	; (8000dc8 <HAL_RCC_OscConfig+0x2cc>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000d26:	d011      	beq.n	8000d4c <HAL_RCC_OscConfig+0x250>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d28:	68e3      	ldr	r3, [r4, #12]
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d022      	beq.n	8000d74 <HAL_RCC_OscConfig+0x278>
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d138      	bne.n	8000da4 <HAL_RCC_OscConfig+0x2a8>
 8000d32:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d36:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000d3a:	6a1a      	ldr	r2, [r3, #32]
 8000d3c:	f022 0201 	bic.w	r2, r2, #1
 8000d40:	621a      	str	r2, [r3, #32]
 8000d42:	6a1a      	ldr	r2, [r3, #32]
 8000d44:	f022 0204 	bic.w	r2, r2, #4
 8000d48:	621a      	str	r2, [r3, #32]
 8000d4a:	e018      	b.n	8000d7e <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d4c:	4a1e      	ldr	r2, [pc, #120]	; (8000dc8 <HAL_RCC_OscConfig+0x2cc>)
 8000d4e:	6813      	ldr	r3, [r2, #0]
 8000d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d54:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000d56:	f7ff fca1 	bl	800069c <HAL_GetTick>
 8000d5a:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d5c:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <HAL_RCC_OscConfig+0x2cc>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000d64:	d1e0      	bne.n	8000d28 <HAL_RCC_OscConfig+0x22c>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d66:	f7ff fc99 	bl	800069c <HAL_GetTick>
 8000d6a:	1b80      	subs	r0, r0, r6
 8000d6c:	2864      	cmp	r0, #100	; 0x64
 8000d6e:	d9f5      	bls.n	8000d5c <HAL_RCC_OscConfig+0x260>
          return HAL_TIMEOUT;
 8000d70:	2003      	movs	r0, #3
 8000d72:	e0be      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d74:	4a11      	ldr	r2, [pc, #68]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000d76:	6a13      	ldr	r3, [r2, #32]
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d7e:	68e3      	ldr	r3, [r4, #12]
 8000d80:	b373      	cbz	r3, 8000de0 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8000d82:	f7ff fc8b 	bl	800069c <HAL_GetTick>
 8000d86:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d88:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000d8a:	6a1b      	ldr	r3, [r3, #32]
 8000d8c:	f013 0f02 	tst.w	r3, #2
 8000d90:	d137      	bne.n	8000e02 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d92:	f7ff fc83 	bl	800069c <HAL_GetTick>
 8000d96:	1b80      	subs	r0, r0, r6
 8000d98:	f241 3388 	movw	r3, #5000	; 0x1388
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	d9f3      	bls.n	8000d88 <HAL_RCC_OscConfig+0x28c>
          return HAL_TIMEOUT;
 8000da0:	2003      	movs	r0, #3
 8000da2:	e0a6      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000da4:	2b05      	cmp	r3, #5
 8000da6:	d011      	beq.n	8000dcc <HAL_RCC_OscConfig+0x2d0>
 8000da8:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <HAL_RCC_OscConfig+0x2c0>)
 8000daa:	6a1a      	ldr	r2, [r3, #32]
 8000dac:	f022 0201 	bic.w	r2, r2, #1
 8000db0:	621a      	str	r2, [r3, #32]
 8000db2:	6a1a      	ldr	r2, [r3, #32]
 8000db4:	f022 0204 	bic.w	r2, r2, #4
 8000db8:	621a      	str	r2, [r3, #32]
 8000dba:	e7e0      	b.n	8000d7e <HAL_RCC_OscConfig+0x282>
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	42420000 	.word	0x42420000
 8000dc4:	42420480 	.word	0x42420480
 8000dc8:	40007000 	.word	0x40007000
 8000dcc:	4b4d      	ldr	r3, [pc, #308]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000dce:	6a1a      	ldr	r2, [r3, #32]
 8000dd0:	f042 0204 	orr.w	r2, r2, #4
 8000dd4:	621a      	str	r2, [r3, #32]
 8000dd6:	6a1a      	ldr	r2, [r3, #32]
 8000dd8:	f042 0201 	orr.w	r2, r2, #1
 8000ddc:	621a      	str	r2, [r3, #32]
 8000dde:	e7ce      	b.n	8000d7e <HAL_RCC_OscConfig+0x282>
      tickstart = HAL_GetTick();
 8000de0:	f7ff fc5c 	bl	800069c <HAL_GetTick>
 8000de4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000de6:	4b47      	ldr	r3, [pc, #284]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000de8:	6a1b      	ldr	r3, [r3, #32]
 8000dea:	f013 0f02 	tst.w	r3, #2
 8000dee:	d008      	beq.n	8000e02 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000df0:	f7ff fc54 	bl	800069c <HAL_GetTick>
 8000df4:	1b80      	subs	r0, r0, r6
 8000df6:	f241 3388 	movw	r3, #5000	; 0x1388
 8000dfa:	4298      	cmp	r0, r3
 8000dfc:	d9f3      	bls.n	8000de6 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8000dfe:	2003      	movs	r0, #3
 8000e00:	e077      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8000e02:	b9e5      	cbnz	r5, 8000e3e <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e04:	69e3      	ldr	r3, [r4, #28]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d072      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e0a:	4a3e      	ldr	r2, [pc, #248]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000e0c:	6852      	ldr	r2, [r2, #4]
 8000e0e:	f002 020c 	and.w	r2, r2, #12
 8000e12:	2a08      	cmp	r2, #8
 8000e14:	d056      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d017      	beq.n	8000e4a <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8000e1a:	4b3b      	ldr	r3, [pc, #236]	; (8000f08 <HAL_RCC_OscConfig+0x40c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e20:	f7ff fc3c 	bl	800069c <HAL_GetTick>
 8000e24:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e26:	4b37      	ldr	r3, [pc, #220]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e2e:	d047      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e30:	f7ff fc34 	bl	800069c <HAL_GetTick>
 8000e34:	1b00      	subs	r0, r0, r4
 8000e36:	2802      	cmp	r0, #2
 8000e38:	d9f5      	bls.n	8000e26 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8000e3a:	2003      	movs	r0, #3
 8000e3c:	e059      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e3e:	4a31      	ldr	r2, [pc, #196]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000e40:	69d3      	ldr	r3, [r2, #28]
 8000e42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e46:	61d3      	str	r3, [r2, #28]
 8000e48:	e7dc      	b.n	8000e04 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8000e4a:	4b2f      	ldr	r3, [pc, #188]	; (8000f08 <HAL_RCC_OscConfig+0x40c>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e50:	f7ff fc24 	bl	800069c <HAL_GetTick>
 8000e54:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e56:	4b2b      	ldr	r3, [pc, #172]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e5e:	d006      	beq.n	8000e6e <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e60:	f7ff fc1c 	bl	800069c <HAL_GetTick>
 8000e64:	1b40      	subs	r0, r0, r5
 8000e66:	2802      	cmp	r0, #2
 8000e68:	d9f5      	bls.n	8000e56 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8000e6a:	2003      	movs	r0, #3
 8000e6c:	e041      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e6e:	6a23      	ldr	r3, [r4, #32]
 8000e70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e74:	d01a      	beq.n	8000eac <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e76:	4923      	ldr	r1, [pc, #140]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000e78:	684b      	ldr	r3, [r1, #4]
 8000e7a:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8000e7e:	6a22      	ldr	r2, [r4, #32]
 8000e80:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000e82:	4302      	orrs	r2, r0
 8000e84:	4313      	orrs	r3, r2
 8000e86:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e88:	4b1f      	ldr	r3, [pc, #124]	; (8000f08 <HAL_RCC_OscConfig+0x40c>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e8e:	f7ff fc05 	bl	800069c <HAL_GetTick>
 8000e92:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e94:	4b1b      	ldr	r3, [pc, #108]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e9c:	d10e      	bne.n	8000ebc <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e9e:	f7ff fbfd 	bl	800069c <HAL_GetTick>
 8000ea2:	1b00      	subs	r0, r0, r4
 8000ea4:	2802      	cmp	r0, #2
 8000ea6:	d9f5      	bls.n	8000e94 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	e022      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000eac:	4a15      	ldr	r2, [pc, #84]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000eae:	6853      	ldr	r3, [r2, #4]
 8000eb0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000eb4:	68a1      	ldr	r1, [r4, #8]
 8000eb6:	430b      	orrs	r3, r1
 8000eb8:	6053      	str	r3, [r2, #4]
 8000eba:	e7dc      	b.n	8000e76 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	e018      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	e016      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d016      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8000ec8:	4b0e      	ldr	r3, [pc, #56]	; (8000f04 <HAL_RCC_OscConfig+0x408>)
 8000eca:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ecc:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8000ed0:	6a22      	ldr	r2, [r4, #32]
 8000ed2:	4291      	cmp	r1, r2
 8000ed4:	d111      	bne.n	8000efa <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ed6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000eda:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d10e      	bne.n	8000efe <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	e006      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8000ee4:	2001      	movs	r0, #1
}
 8000ee6:	4770      	bx	lr
        return HAL_ERROR;
 8000ee8:	2001      	movs	r0, #1
 8000eea:	e002      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8000eec:	2001      	movs	r0, #1
 8000eee:	e000      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8000ef0:	2000      	movs	r0, #0
}
 8000ef2:	b002      	add	sp, #8
 8000ef4:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	e7fb      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8000efa:	2001      	movs	r0, #1
 8000efc:	e7f9      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
 8000efe:	2001      	movs	r0, #1
 8000f00:	e7f7      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f6>
 8000f02:	bf00      	nop
 8000f04:	40021000 	.word	0x40021000
 8000f08:	42420060 	.word	0x42420060

08000f0c <HAL_RCC_EnableCSS>:
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8000f0c:	4b01      	ldr	r3, [pc, #4]	; (8000f14 <HAL_RCC_EnableCSS+0x8>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	601a      	str	r2, [r3, #0]
}
 8000f12:	4770      	bx	lr
 8000f14:	4242004c 	.word	0x4242004c

08000f18 <HAL_RCC_GetSysClockFreq>:
{
 8000f18:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000f1a:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000f1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f1e:	f10d 0c18 	add.w	ip, sp, #24
 8000f22:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000f26:	f240 2301 	movw	r3, #513	; 0x201
 8000f2a:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8000f2e:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <HAL_RCC_GetSysClockFreq+0x60>)
 8000f30:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000f32:	f003 020c 	and.w	r2, r3, #12
 8000f36:	2a08      	cmp	r2, #8
 8000f38:	d002      	beq.n	8000f40 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8000f3a:	4810      	ldr	r0, [pc, #64]	; (8000f7c <HAL_RCC_GetSysClockFreq+0x64>)
}
 8000f3c:	b006      	add	sp, #24
 8000f3e:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f40:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000f44:	4462      	add	r2, ip
 8000f46:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000f4e:	d00c      	beq.n	8000f6a <HAL_RCC_GetSysClockFreq+0x52>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f50:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <HAL_RCC_GetSysClockFreq+0x60>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8000f58:	4463      	add	r3, ip
 8000f5a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f5e:	4807      	ldr	r0, [pc, #28]	; (8000f7c <HAL_RCC_GetSysClockFreq+0x64>)
 8000f60:	fb00 f002 	mul.w	r0, r0, r2
 8000f64:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f68:	e7e8      	b.n	8000f3c <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f6a:	4805      	ldr	r0, [pc, #20]	; (8000f80 <HAL_RCC_GetSysClockFreq+0x68>)
 8000f6c:	fb00 f002 	mul.w	r0, r0, r2
 8000f70:	e7e4      	b.n	8000f3c <HAL_RCC_GetSysClockFreq+0x24>
 8000f72:	bf00      	nop
 8000f74:	08003a80 	.word	0x08003a80
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	007a1200 	.word	0x007a1200
 8000f80:	003d0900 	.word	0x003d0900

08000f84 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8000f84:	2800      	cmp	r0, #0
 8000f86:	f000 80a0 	beq.w	80010ca <HAL_RCC_ClockConfig+0x146>
{
 8000f8a:	b570      	push	{r4, r5, r6, lr}
 8000f8c:	460d      	mov	r5, r1
 8000f8e:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f90:	4b52      	ldr	r3, [pc, #328]	; (80010dc <HAL_RCC_ClockConfig+0x158>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 0307 	and.w	r3, r3, #7
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d20b      	bcs.n	8000fb4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f9c:	4a4f      	ldr	r2, [pc, #316]	; (80010dc <HAL_RCC_ClockConfig+0x158>)
 8000f9e:	6813      	ldr	r3, [r2, #0]
 8000fa0:	f023 0307 	bic.w	r3, r3, #7
 8000fa4:	430b      	orrs	r3, r1
 8000fa6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fa8:	6813      	ldr	r3, [r2, #0]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	f040 808d 	bne.w	80010ce <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fb4:	6823      	ldr	r3, [r4, #0]
 8000fb6:	f013 0f02 	tst.w	r3, #2
 8000fba:	d017      	beq.n	8000fec <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fbc:	f013 0f04 	tst.w	r3, #4
 8000fc0:	d004      	beq.n	8000fcc <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fc2:	4a47      	ldr	r2, [pc, #284]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 8000fc4:	6853      	ldr	r3, [r2, #4]
 8000fc6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000fca:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fcc:	6823      	ldr	r3, [r4, #0]
 8000fce:	f013 0f08 	tst.w	r3, #8
 8000fd2:	d004      	beq.n	8000fde <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000fd4:	4a42      	ldr	r2, [pc, #264]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 8000fd6:	6853      	ldr	r3, [r2, #4]
 8000fd8:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000fdc:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fde:	4a40      	ldr	r2, [pc, #256]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 8000fe0:	6853      	ldr	r3, [r2, #4]
 8000fe2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000fe6:	68a1      	ldr	r1, [r4, #8]
 8000fe8:	430b      	orrs	r3, r1
 8000fea:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fec:	6823      	ldr	r3, [r4, #0]
 8000fee:	f013 0f01 	tst.w	r3, #1
 8000ff2:	d031      	beq.n	8001058 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ff4:	6863      	ldr	r3, [r4, #4]
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d020      	beq.n	800103c <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d025      	beq.n	800104a <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ffe:	4a38      	ldr	r2, [pc, #224]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	f012 0f02 	tst.w	r2, #2
 8001006:	d064      	beq.n	80010d2 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001008:	4935      	ldr	r1, [pc, #212]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 800100a:	684a      	ldr	r2, [r1, #4]
 800100c:	f022 0203 	bic.w	r2, r2, #3
 8001010:	4313      	orrs	r3, r2
 8001012:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8001014:	f7ff fb42 	bl	800069c <HAL_GetTick>
 8001018:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800101a:	4b31      	ldr	r3, [pc, #196]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f003 030c 	and.w	r3, r3, #12
 8001022:	6862      	ldr	r2, [r4, #4]
 8001024:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001028:	d016      	beq.n	8001058 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800102a:	f7ff fb37 	bl	800069c <HAL_GetTick>
 800102e:	1b80      	subs	r0, r0, r6
 8001030:	f241 3388 	movw	r3, #5000	; 0x1388
 8001034:	4298      	cmp	r0, r3
 8001036:	d9f0      	bls.n	800101a <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8001038:	2003      	movs	r0, #3
 800103a:	e045      	b.n	80010c8 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800103c:	4a28      	ldr	r2, [pc, #160]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 800103e:	6812      	ldr	r2, [r2, #0]
 8001040:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001044:	d1e0      	bne.n	8001008 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8001046:	2001      	movs	r0, #1
 8001048:	e03e      	b.n	80010c8 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800104a:	4a25      	ldr	r2, [pc, #148]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 800104c:	6812      	ldr	r2, [r2, #0]
 800104e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001052:	d1d9      	bne.n	8001008 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8001054:	2001      	movs	r0, #1
 8001056:	e037      	b.n	80010c8 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001058:	4b20      	ldr	r3, [pc, #128]	; (80010dc <HAL_RCC_ClockConfig+0x158>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0307 	and.w	r3, r3, #7
 8001060:	42ab      	cmp	r3, r5
 8001062:	d90a      	bls.n	800107a <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001064:	4a1d      	ldr	r2, [pc, #116]	; (80010dc <HAL_RCC_ClockConfig+0x158>)
 8001066:	6813      	ldr	r3, [r2, #0]
 8001068:	f023 0307 	bic.w	r3, r3, #7
 800106c:	432b      	orrs	r3, r5
 800106e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001070:	6813      	ldr	r3, [r2, #0]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	42ab      	cmp	r3, r5
 8001078:	d12d      	bne.n	80010d6 <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800107a:	6823      	ldr	r3, [r4, #0]
 800107c:	f013 0f04 	tst.w	r3, #4
 8001080:	d006      	beq.n	8001090 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001082:	4a17      	ldr	r2, [pc, #92]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 8001084:	6853      	ldr	r3, [r2, #4]
 8001086:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800108a:	68e1      	ldr	r1, [r4, #12]
 800108c:	430b      	orrs	r3, r1
 800108e:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001090:	6823      	ldr	r3, [r4, #0]
 8001092:	f013 0f08 	tst.w	r3, #8
 8001096:	d007      	beq.n	80010a8 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001098:	4a11      	ldr	r2, [pc, #68]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 800109a:	6853      	ldr	r3, [r2, #4]
 800109c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80010a0:	6921      	ldr	r1, [r4, #16]
 80010a2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80010a6:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80010a8:	f7ff ff36 	bl	8000f18 <HAL_RCC_GetSysClockFreq>
 80010ac:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <HAL_RCC_ClockConfig+0x15c>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010b4:	4a0b      	ldr	r2, [pc, #44]	; (80010e4 <HAL_RCC_ClockConfig+0x160>)
 80010b6:	5cd3      	ldrb	r3, [r2, r3]
 80010b8:	40d8      	lsrs	r0, r3
 80010ba:	4b0b      	ldr	r3, [pc, #44]	; (80010e8 <HAL_RCC_ClockConfig+0x164>)
 80010bc:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80010be:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <HAL_RCC_ClockConfig+0x168>)
 80010c0:	6818      	ldr	r0, [r3, #0]
 80010c2:	f7ff fab9 	bl	8000638 <HAL_InitTick>
  return HAL_OK;
 80010c6:	2000      	movs	r0, #0
}
 80010c8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80010ca:	2001      	movs	r0, #1
}
 80010cc:	4770      	bx	lr
    return HAL_ERROR;
 80010ce:	2001      	movs	r0, #1
 80010d0:	e7fa      	b.n	80010c8 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 80010d2:	2001      	movs	r0, #1
 80010d4:	e7f8      	b.n	80010c8 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 80010d6:	2001      	movs	r0, #1
 80010d8:	e7f6      	b.n	80010c8 <HAL_RCC_ClockConfig+0x144>
 80010da:	bf00      	nop
 80010dc:	40022000 	.word	0x40022000
 80010e0:	40021000 	.word	0x40021000
 80010e4:	08003a68 	.word	0x08003a68
 80010e8:	20000000 	.word	0x20000000
 80010ec:	20000008 	.word	0x20000008

080010f0 <HAL_RCC_GetHCLKFreq>:
}
 80010f0:	4b01      	ldr	r3, [pc, #4]	; (80010f8 <HAL_RCC_GetHCLKFreq+0x8>)
 80010f2:	6818      	ldr	r0, [r3, #0]
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000000 	.word	0x20000000

080010fc <HAL_RCC_GetPCLK1Freq>:
{
 80010fc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80010fe:	f7ff fff7 	bl	80010f0 <HAL_RCC_GetHCLKFreq>
 8001102:	4b04      	ldr	r3, [pc, #16]	; (8001114 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800110a:	4a03      	ldr	r2, [pc, #12]	; (8001118 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800110c:	5cd3      	ldrb	r3, [r2, r3]
}
 800110e:	40d8      	lsrs	r0, r3
 8001110:	bd08      	pop	{r3, pc}
 8001112:	bf00      	nop
 8001114:	40021000 	.word	0x40021000
 8001118:	08003a78 	.word	0x08003a78

0800111c <HAL_RCC_GetPCLK2Freq>:
{
 800111c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800111e:	f7ff ffe7 	bl	80010f0 <HAL_RCC_GetHCLKFreq>
 8001122:	4b04      	ldr	r3, [pc, #16]	; (8001134 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800112a:	4a03      	ldr	r2, [pc, #12]	; (8001138 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800112c:	5cd3      	ldrb	r3, [r2, r3]
}
 800112e:	40d8      	lsrs	r0, r3
 8001130:	bd08      	pop	{r3, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000
 8001138:	08003a78 	.word	0x08003a78

0800113c <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800113c:	230f      	movs	r3, #15
 800113e:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001140:	4b0b      	ldr	r3, [pc, #44]	; (8001170 <HAL_RCC_GetClockConfig+0x34>)
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	f002 0203 	and.w	r2, r2, #3
 8001148:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001150:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001158:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	08db      	lsrs	r3, r3, #3
 800115e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001162:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001164:	4b03      	ldr	r3, [pc, #12]	; (8001174 <HAL_RCC_GetClockConfig+0x38>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0307 	and.w	r3, r3, #7
 800116c:	600b      	str	r3, [r1, #0]
}
 800116e:	4770      	bx	lr
 8001170:	40021000 	.word	0x40021000
 8001174:	40022000 	.word	0x40022000

08001178 <HAL_RCC_CSSCallback>:
__weak void HAL_RCC_CSSCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 8001178:	4770      	bx	lr
	...

0800117c <HAL_RCC_NMI_IRQHandler>:
{
 800117c:	b508      	push	{r3, lr}
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <HAL_RCC_NMI_IRQHandler+0x1c>)
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001186:	d100      	bne.n	800118a <HAL_RCC_NMI_IRQHandler+0xe>
}
 8001188:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 800118a:	f7ff fff5 	bl	8001178 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800118e:	4b03      	ldr	r3, [pc, #12]	; (800119c <HAL_RCC_NMI_IRQHandler+0x20>)
 8001190:	2280      	movs	r2, #128	; 0x80
 8001192:	701a      	strb	r2, [r3, #0]
}
 8001194:	e7f8      	b.n	8001188 <HAL_RCC_NMI_IRQHandler+0xc>
 8001196:	bf00      	nop
 8001198:	40021000 	.word	0x40021000
 800119c:	4002100a 	.word	0x4002100a

080011a0 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80011a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d122      	bne.n	80011f0 <HAL_TIM_Base_Start+0x50>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80011aa:	2302      	movs	r3, #2
 80011ac:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80011b0:	6803      	ldr	r3, [r0, #0]
 80011b2:	4a11      	ldr	r2, [pc, #68]	; (80011f8 <HAL_TIM_Base_Start+0x58>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d010      	beq.n	80011da <HAL_TIM_Base_Start+0x3a>
 80011b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011bc:	d00d      	beq.n	80011da <HAL_TIM_Base_Start+0x3a>
 80011be:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d009      	beq.n	80011da <HAL_TIM_Base_Start+0x3a>
 80011c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d005      	beq.n	80011da <HAL_TIM_Base_Start+0x3a>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	f042 0201 	orr.w	r2, r2, #1
 80011d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80011d6:	2000      	movs	r0, #0
 80011d8:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80011da:	689a      	ldr	r2, [r3, #8]
 80011dc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80011e0:	2a06      	cmp	r2, #6
 80011e2:	d007      	beq.n	80011f4 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	f042 0201 	orr.w	r2, r2, #1
 80011ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80011ec:	2000      	movs	r0, #0
 80011ee:	4770      	bx	lr
    return HAL_ERROR;
 80011f0:	2001      	movs	r0, #1
 80011f2:	4770      	bx	lr
  return HAL_OK;
 80011f4:	2000      	movs	r0, #0
}
 80011f6:	4770      	bx	lr
 80011f8:	40012c00 	.word	0x40012c00

080011fc <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80011fc:	4770      	bx	lr

080011fe <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80011fe:	4770      	bx	lr

08001200 <HAL_TIM_IRQHandler>:
{
 8001200:	b510      	push	{r4, lr}
 8001202:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001204:	6803      	ldr	r3, [r0, #0]
 8001206:	691a      	ldr	r2, [r3, #16]
 8001208:	f012 0f02 	tst.w	r2, #2
 800120c:	d011      	beq.n	8001232 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800120e:	68da      	ldr	r2, [r3, #12]
 8001210:	f012 0f02 	tst.w	r2, #2
 8001214:	d00d      	beq.n	8001232 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001216:	f06f 0202 	mvn.w	r2, #2
 800121a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800121c:	2301      	movs	r3, #1
 800121e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001220:	6803      	ldr	r3, [r0, #0]
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	f013 0f03 	tst.w	r3, #3
 8001228:	d070      	beq.n	800130c <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 800122a:	f001 fb63 	bl	80028f4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800122e:	2300      	movs	r3, #0
 8001230:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001232:	6823      	ldr	r3, [r4, #0]
 8001234:	691a      	ldr	r2, [r3, #16]
 8001236:	f012 0f04 	tst.w	r2, #4
 800123a:	d012      	beq.n	8001262 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800123c:	68da      	ldr	r2, [r3, #12]
 800123e:	f012 0f04 	tst.w	r2, #4
 8001242:	d00e      	beq.n	8001262 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001244:	f06f 0204 	mvn.w	r2, #4
 8001248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800124a:	2302      	movs	r3, #2
 800124c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800124e:	6823      	ldr	r3, [r4, #0]
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001256:	d05f      	beq.n	8001318 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8001258:	4620      	mov	r0, r4
 800125a:	f001 fb4b 	bl	80028f4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800125e:	2300      	movs	r3, #0
 8001260:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001262:	6823      	ldr	r3, [r4, #0]
 8001264:	691a      	ldr	r2, [r3, #16]
 8001266:	f012 0f08 	tst.w	r2, #8
 800126a:	d012      	beq.n	8001292 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800126c:	68da      	ldr	r2, [r3, #12]
 800126e:	f012 0f08 	tst.w	r2, #8
 8001272:	d00e      	beq.n	8001292 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001274:	f06f 0208 	mvn.w	r2, #8
 8001278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800127a:	2304      	movs	r3, #4
 800127c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800127e:	6823      	ldr	r3, [r4, #0]
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	f013 0f03 	tst.w	r3, #3
 8001286:	d04e      	beq.n	8001326 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8001288:	4620      	mov	r0, r4
 800128a:	f001 fb33 	bl	80028f4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800128e:	2300      	movs	r3, #0
 8001290:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001292:	6823      	ldr	r3, [r4, #0]
 8001294:	691a      	ldr	r2, [r3, #16]
 8001296:	f012 0f10 	tst.w	r2, #16
 800129a:	d012      	beq.n	80012c2 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800129c:	68da      	ldr	r2, [r3, #12]
 800129e:	f012 0f10 	tst.w	r2, #16
 80012a2:	d00e      	beq.n	80012c2 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80012a4:	f06f 0210 	mvn.w	r2, #16
 80012a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80012aa:	2308      	movs	r3, #8
 80012ac:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80012ae:	6823      	ldr	r3, [r4, #0]
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	f413 7f40 	tst.w	r3, #768	; 0x300
 80012b6:	d03d      	beq.n	8001334 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 80012b8:	4620      	mov	r0, r4
 80012ba:	f001 fb1b 	bl	80028f4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80012be:	2300      	movs	r3, #0
 80012c0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80012c2:	6823      	ldr	r3, [r4, #0]
 80012c4:	691a      	ldr	r2, [r3, #16]
 80012c6:	f012 0f01 	tst.w	r2, #1
 80012ca:	d003      	beq.n	80012d4 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80012cc:	68da      	ldr	r2, [r3, #12]
 80012ce:	f012 0f01 	tst.w	r2, #1
 80012d2:	d136      	bne.n	8001342 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80012d4:	6823      	ldr	r3, [r4, #0]
 80012d6:	691a      	ldr	r2, [r3, #16]
 80012d8:	f012 0f80 	tst.w	r2, #128	; 0x80
 80012dc:	d003      	beq.n	80012e6 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80012de:	68da      	ldr	r2, [r3, #12]
 80012e0:	f012 0f80 	tst.w	r2, #128	; 0x80
 80012e4:	d134      	bne.n	8001350 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80012e6:	6823      	ldr	r3, [r4, #0]
 80012e8:	691a      	ldr	r2, [r3, #16]
 80012ea:	f012 0f40 	tst.w	r2, #64	; 0x40
 80012ee:	d003      	beq.n	80012f8 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80012f0:	68da      	ldr	r2, [r3, #12]
 80012f2:	f012 0f40 	tst.w	r2, #64	; 0x40
 80012f6:	d132      	bne.n	800135e <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80012f8:	6823      	ldr	r3, [r4, #0]
 80012fa:	691a      	ldr	r2, [r3, #16]
 80012fc:	f012 0f20 	tst.w	r2, #32
 8001300:	d003      	beq.n	800130a <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001302:	68da      	ldr	r2, [r3, #12]
 8001304:	f012 0f20 	tst.w	r2, #32
 8001308:	d130      	bne.n	800136c <HAL_TIM_IRQHandler+0x16c>
}
 800130a:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800130c:	f001 faf6 	bl	80028fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001310:	4620      	mov	r0, r4
 8001312:	f7ff ff73 	bl	80011fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001316:	e78a      	b.n	800122e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001318:	4620      	mov	r0, r4
 800131a:	f001 faef 	bl	80028fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800131e:	4620      	mov	r0, r4
 8001320:	f7ff ff6c 	bl	80011fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001324:	e79b      	b.n	800125e <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001326:	4620      	mov	r0, r4
 8001328:	f001 fae8 	bl	80028fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800132c:	4620      	mov	r0, r4
 800132e:	f7ff ff65 	bl	80011fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001332:	e7ac      	b.n	800128e <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001334:	4620      	mov	r0, r4
 8001336:	f001 fae1 	bl	80028fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800133a:	4620      	mov	r0, r4
 800133c:	f7ff ff5e 	bl	80011fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001340:	e7bd      	b.n	80012be <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001342:	f06f 0201 	mvn.w	r2, #1
 8001346:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001348:	4620      	mov	r0, r4
 800134a:	f001 faa7 	bl	800289c <HAL_TIM_PeriodElapsedCallback>
 800134e:	e7c1      	b.n	80012d4 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001350:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001354:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001356:	4620      	mov	r0, r4
 8001358:	f000 fad1 	bl	80018fe <HAL_TIMEx_BreakCallback>
 800135c:	e7c3      	b.n	80012e6 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800135e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001362:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001364:	4620      	mov	r0, r4
 8001366:	f7ff ff4a 	bl	80011fe <HAL_TIM_TriggerCallback>
 800136a:	e7c5      	b.n	80012f8 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800136c:	f06f 0220 	mvn.w	r2, #32
 8001370:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001372:	4620      	mov	r0, r4
 8001374:	f000 fac2 	bl	80018fc <HAL_TIMEx_CommutCallback>
}
 8001378:	e7c7      	b.n	800130a <HAL_TIM_IRQHandler+0x10a>
	...

0800137c <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800137c:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800137e:	4a1b      	ldr	r2, [pc, #108]	; (80013ec <TIM_Base_SetConfig+0x70>)
 8001380:	4290      	cmp	r0, r2
 8001382:	d00a      	beq.n	800139a <TIM_Base_SetConfig+0x1e>
 8001384:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001388:	d007      	beq.n	800139a <TIM_Base_SetConfig+0x1e>
 800138a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800138e:	4290      	cmp	r0, r2
 8001390:	d003      	beq.n	800139a <TIM_Base_SetConfig+0x1e>
 8001392:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001396:	4290      	cmp	r0, r2
 8001398:	d103      	bne.n	80013a2 <TIM_Base_SetConfig+0x26>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800139a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800139e:	684a      	ldr	r2, [r1, #4]
 80013a0:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80013a2:	4a12      	ldr	r2, [pc, #72]	; (80013ec <TIM_Base_SetConfig+0x70>)
 80013a4:	4290      	cmp	r0, r2
 80013a6:	d00a      	beq.n	80013be <TIM_Base_SetConfig+0x42>
 80013a8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80013ac:	d007      	beq.n	80013be <TIM_Base_SetConfig+0x42>
 80013ae:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80013b2:	4290      	cmp	r0, r2
 80013b4:	d003      	beq.n	80013be <TIM_Base_SetConfig+0x42>
 80013b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013ba:	4290      	cmp	r0, r2
 80013bc:	d103      	bne.n	80013c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80013be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80013c2:	68ca      	ldr	r2, [r1, #12]
 80013c4:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80013c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013ca:	694a      	ldr	r2, [r1, #20]
 80013cc:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80013ce:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80013d0:	688b      	ldr	r3, [r1, #8]
 80013d2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80013d4:	680b      	ldr	r3, [r1, #0]
 80013d6:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <TIM_Base_SetConfig+0x70>)
 80013da:	4298      	cmp	r0, r3
 80013dc:	d002      	beq.n	80013e4 <TIM_Base_SetConfig+0x68>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80013de:	2301      	movs	r3, #1
 80013e0:	6143      	str	r3, [r0, #20]
}
 80013e2:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80013e4:	690b      	ldr	r3, [r1, #16]
 80013e6:	6303      	str	r3, [r0, #48]	; 0x30
 80013e8:	e7f9      	b.n	80013de <TIM_Base_SetConfig+0x62>
 80013ea:	bf00      	nop
 80013ec:	40012c00 	.word	0x40012c00

080013f0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80013f0:	b340      	cbz	r0, 8001444 <HAL_TIM_Base_Init+0x54>
{
 80013f2:	b510      	push	{r4, lr}
 80013f4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80013f6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80013fa:	b1f3      	cbz	r3, 800143a <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80013fc:	2302      	movs	r3, #2
 80013fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001402:	4621      	mov	r1, r4
 8001404:	f851 0b04 	ldr.w	r0, [r1], #4
 8001408:	f7ff ffb8 	bl	800137c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800140c:	2301      	movs	r3, #1
 800140e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001412:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001416:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800141a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800141e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001422:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001426:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800142a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800142e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001432:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001436:	2000      	movs	r0, #0
}
 8001438:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800143a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800143e:	f002 f857 	bl	80034f0 <HAL_TIM_Base_MspInit>
 8001442:	e7db      	b.n	80013fc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8001444:	2001      	movs	r0, #1
}
 8001446:	4770      	bx	lr

08001448 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001448:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800144a:	f001 011f 	and.w	r1, r1, #31
 800144e:	2301      	movs	r3, #1
 8001450:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001454:	6a03      	ldr	r3, [r0, #32]
 8001456:	ea23 0304 	bic.w	r3, r3, r4
 800145a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800145c:	6a03      	ldr	r3, [r0, #32]
 800145e:	fa02 f101 	lsl.w	r1, r2, r1
 8001462:	430b      	orrs	r3, r1
 8001464:	6203      	str	r3, [r0, #32]
}
 8001466:	bc10      	pop	{r4}
 8001468:	4770      	bx	lr
	...

0800146c <HAL_TIM_OC_Start>:
{
 800146c:	b510      	push	{r4, lr}
 800146e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001470:	4608      	mov	r0, r1
 8001472:	bb51      	cbnz	r1, 80014ca <HAL_TIM_OC_Start+0x5e>
 8001474:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8001478:	b2db      	uxtb	r3, r3
 800147a:	3b01      	subs	r3, #1
 800147c:	bf18      	it	ne
 800147e:	2301      	movne	r3, #1
 8001480:	2b00      	cmp	r3, #0
 8001482:	d15b      	bne.n	800153c <HAL_TIM_OC_Start+0xd0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001484:	2800      	cmp	r0, #0
 8001486:	d139      	bne.n	80014fc <HAL_TIM_OC_Start+0x90>
 8001488:	2302      	movs	r3, #2
 800148a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800148e:	2201      	movs	r2, #1
 8001490:	4601      	mov	r1, r0
 8001492:	6820      	ldr	r0, [r4, #0]
 8001494:	f7ff ffd8 	bl	8001448 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001498:	6823      	ldr	r3, [r4, #0]
 800149a:	4a2a      	ldr	r2, [pc, #168]	; (8001544 <HAL_TIM_OC_Start+0xd8>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d03d      	beq.n	800151c <HAL_TIM_OC_Start+0xb0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80014a0:	6823      	ldr	r3, [r4, #0]
 80014a2:	4a28      	ldr	r2, [pc, #160]	; (8001544 <HAL_TIM_OC_Start+0xd8>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d03e      	beq.n	8001526 <HAL_TIM_OC_Start+0xba>
 80014a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014ac:	d03b      	beq.n	8001526 <HAL_TIM_OC_Start+0xba>
 80014ae:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d037      	beq.n	8001526 <HAL_TIM_OC_Start+0xba>
 80014b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d033      	beq.n	8001526 <HAL_TIM_OC_Start+0xba>
    __HAL_TIM_ENABLE(htim);
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	f042 0201 	orr.w	r2, r2, #1
 80014c4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80014c6:	2000      	movs	r0, #0
 80014c8:	e039      	b.n	800153e <HAL_TIM_OC_Start+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80014ca:	2904      	cmp	r1, #4
 80014cc:	d008      	beq.n	80014e0 <HAL_TIM_OC_Start+0x74>
 80014ce:	2908      	cmp	r1, #8
 80014d0:	d00d      	beq.n	80014ee <HAL_TIM_OC_Start+0x82>
 80014d2:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	3b01      	subs	r3, #1
 80014da:	bf18      	it	ne
 80014dc:	2301      	movne	r3, #1
 80014de:	e7cf      	b.n	8001480 <HAL_TIM_OC_Start+0x14>
 80014e0:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	3b01      	subs	r3, #1
 80014e8:	bf18      	it	ne
 80014ea:	2301      	movne	r3, #1
 80014ec:	e7c8      	b.n	8001480 <HAL_TIM_OC_Start+0x14>
 80014ee:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	3b01      	subs	r3, #1
 80014f6:	bf18      	it	ne
 80014f8:	2301      	movne	r3, #1
 80014fa:	e7c1      	b.n	8001480 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80014fc:	2804      	cmp	r0, #4
 80014fe:	d005      	beq.n	800150c <HAL_TIM_OC_Start+0xa0>
 8001500:	2808      	cmp	r0, #8
 8001502:	d007      	beq.n	8001514 <HAL_TIM_OC_Start+0xa8>
 8001504:	2302      	movs	r3, #2
 8001506:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800150a:	e7c0      	b.n	800148e <HAL_TIM_OC_Start+0x22>
 800150c:	2302      	movs	r3, #2
 800150e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001512:	e7bc      	b.n	800148e <HAL_TIM_OC_Start+0x22>
 8001514:	2302      	movs	r3, #2
 8001516:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800151a:	e7b8      	b.n	800148e <HAL_TIM_OC_Start+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 800151c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800151e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001522:	645a      	str	r2, [r3, #68]	; 0x44
 8001524:	e7bc      	b.n	80014a0 <HAL_TIM_OC_Start+0x34>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800152c:	2a06      	cmp	r2, #6
 800152e:	d007      	beq.n	8001540 <HAL_TIM_OC_Start+0xd4>
      __HAL_TIM_ENABLE(htim);
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	f042 0201 	orr.w	r2, r2, #1
 8001536:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001538:	2000      	movs	r0, #0
 800153a:	e000      	b.n	800153e <HAL_TIM_OC_Start+0xd2>
    return HAL_ERROR;
 800153c:	2001      	movs	r0, #1
}
 800153e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8001540:	2000      	movs	r0, #0
 8001542:	e7fc      	b.n	800153e <HAL_TIM_OC_Start+0xd2>
 8001544:	40012c00 	.word	0x40012c00

08001548 <HAL_TIM_PWM_Start>:
{
 8001548:	b510      	push	{r4, lr}
 800154a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800154c:	4608      	mov	r0, r1
 800154e:	bb51      	cbnz	r1, 80015a6 <HAL_TIM_PWM_Start+0x5e>
 8001550:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8001554:	b2db      	uxtb	r3, r3
 8001556:	3b01      	subs	r3, #1
 8001558:	bf18      	it	ne
 800155a:	2301      	movne	r3, #1
 800155c:	2b00      	cmp	r3, #0
 800155e:	d15b      	bne.n	8001618 <HAL_TIM_PWM_Start+0xd0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001560:	2800      	cmp	r0, #0
 8001562:	d139      	bne.n	80015d8 <HAL_TIM_PWM_Start+0x90>
 8001564:	2302      	movs	r3, #2
 8001566:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800156a:	2201      	movs	r2, #1
 800156c:	4601      	mov	r1, r0
 800156e:	6820      	ldr	r0, [r4, #0]
 8001570:	f7ff ff6a 	bl	8001448 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001574:	6823      	ldr	r3, [r4, #0]
 8001576:	4a2a      	ldr	r2, [pc, #168]	; (8001620 <HAL_TIM_PWM_Start+0xd8>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d03d      	beq.n	80015f8 <HAL_TIM_PWM_Start+0xb0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800157c:	6823      	ldr	r3, [r4, #0]
 800157e:	4a28      	ldr	r2, [pc, #160]	; (8001620 <HAL_TIM_PWM_Start+0xd8>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d03e      	beq.n	8001602 <HAL_TIM_PWM_Start+0xba>
 8001584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001588:	d03b      	beq.n	8001602 <HAL_TIM_PWM_Start+0xba>
 800158a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800158e:	4293      	cmp	r3, r2
 8001590:	d037      	beq.n	8001602 <HAL_TIM_PWM_Start+0xba>
 8001592:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001596:	4293      	cmp	r3, r2
 8001598:	d033      	beq.n	8001602 <HAL_TIM_PWM_Start+0xba>
    __HAL_TIM_ENABLE(htim);
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	f042 0201 	orr.w	r2, r2, #1
 80015a0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80015a2:	2000      	movs	r0, #0
 80015a4:	e039      	b.n	800161a <HAL_TIM_PWM_Start+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80015a6:	2904      	cmp	r1, #4
 80015a8:	d008      	beq.n	80015bc <HAL_TIM_PWM_Start+0x74>
 80015aa:	2908      	cmp	r1, #8
 80015ac:	d00d      	beq.n	80015ca <HAL_TIM_PWM_Start+0x82>
 80015ae:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	3b01      	subs	r3, #1
 80015b6:	bf18      	it	ne
 80015b8:	2301      	movne	r3, #1
 80015ba:	e7cf      	b.n	800155c <HAL_TIM_PWM_Start+0x14>
 80015bc:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	3b01      	subs	r3, #1
 80015c4:	bf18      	it	ne
 80015c6:	2301      	movne	r3, #1
 80015c8:	e7c8      	b.n	800155c <HAL_TIM_PWM_Start+0x14>
 80015ca:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	3b01      	subs	r3, #1
 80015d2:	bf18      	it	ne
 80015d4:	2301      	movne	r3, #1
 80015d6:	e7c1      	b.n	800155c <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80015d8:	2804      	cmp	r0, #4
 80015da:	d005      	beq.n	80015e8 <HAL_TIM_PWM_Start+0xa0>
 80015dc:	2808      	cmp	r0, #8
 80015de:	d007      	beq.n	80015f0 <HAL_TIM_PWM_Start+0xa8>
 80015e0:	2302      	movs	r3, #2
 80015e2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80015e6:	e7c0      	b.n	800156a <HAL_TIM_PWM_Start+0x22>
 80015e8:	2302      	movs	r3, #2
 80015ea:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80015ee:	e7bc      	b.n	800156a <HAL_TIM_PWM_Start+0x22>
 80015f0:	2302      	movs	r3, #2
 80015f2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80015f6:	e7b8      	b.n	800156a <HAL_TIM_PWM_Start+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 80015f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015fe:	645a      	str	r2, [r3, #68]	; 0x44
 8001600:	e7bc      	b.n	800157c <HAL_TIM_PWM_Start+0x34>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001602:	689a      	ldr	r2, [r3, #8]
 8001604:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001608:	2a06      	cmp	r2, #6
 800160a:	d007      	beq.n	800161c <HAL_TIM_PWM_Start+0xd4>
      __HAL_TIM_ENABLE(htim);
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	f042 0201 	orr.w	r2, r2, #1
 8001612:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001614:	2000      	movs	r0, #0
 8001616:	e000      	b.n	800161a <HAL_TIM_PWM_Start+0xd2>
    return HAL_ERROR;
 8001618:	2001      	movs	r0, #1
}
 800161a:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800161c:	2000      	movs	r0, #0
 800161e:	e7fc      	b.n	800161a <HAL_TIM_PWM_Start+0xd2>
 8001620:	40012c00 	.word	0x40012c00

08001624 <HAL_TIM_IC_Start>:
{
 8001624:	b510      	push	{r4, lr}
 8001626:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001628:	460b      	mov	r3, r1
 800162a:	bb79      	cbnz	r1, 800168c <HAL_TIM_IC_Start+0x68>
 800162c:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 8001630:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001632:	2b00      	cmp	r3, #0
 8001634:	d13a      	bne.n	80016ac <HAL_TIM_IC_Start+0x88>
 8001636:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 800163a:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800163c:	2801      	cmp	r0, #1
 800163e:	d170      	bne.n	8001722 <HAL_TIM_IC_Start+0xfe>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8001640:	2a01      	cmp	r2, #1
 8001642:	d16f      	bne.n	8001724 <HAL_TIM_IC_Start+0x100>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001644:	2b00      	cmp	r3, #0
 8001646:	d141      	bne.n	80016cc <HAL_TIM_IC_Start+0xa8>
 8001648:	2202      	movs	r2, #2
 800164a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800164e:	2b00      	cmp	r3, #0
 8001650:	d14c      	bne.n	80016ec <HAL_TIM_IC_Start+0xc8>
 8001652:	2202      	movs	r2, #2
 8001654:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001658:	2201      	movs	r2, #1
 800165a:	4619      	mov	r1, r3
 800165c:	6820      	ldr	r0, [r4, #0]
 800165e:	f7ff fef3 	bl	8001448 <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001662:	6823      	ldr	r3, [r4, #0]
 8001664:	4a31      	ldr	r2, [pc, #196]	; (800172c <HAL_TIM_IC_Start+0x108>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d050      	beq.n	800170c <HAL_TIM_IC_Start+0xe8>
 800166a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800166e:	d04d      	beq.n	800170c <HAL_TIM_IC_Start+0xe8>
 8001670:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001674:	4293      	cmp	r3, r2
 8001676:	d049      	beq.n	800170c <HAL_TIM_IC_Start+0xe8>
 8001678:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800167c:	4293      	cmp	r3, r2
 800167e:	d045      	beq.n	800170c <HAL_TIM_IC_Start+0xe8>
    __HAL_TIM_ENABLE(htim);
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	f042 0201 	orr.w	r2, r2, #1
 8001686:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001688:	2000      	movs	r0, #0
 800168a:	e04b      	b.n	8001724 <HAL_TIM_IC_Start+0x100>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800168c:	2904      	cmp	r1, #4
 800168e:	d005      	beq.n	800169c <HAL_TIM_IC_Start+0x78>
 8001690:	2908      	cmp	r1, #8
 8001692:	d007      	beq.n	80016a4 <HAL_TIM_IC_Start+0x80>
 8001694:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8001698:	b2c0      	uxtb	r0, r0
 800169a:	e7ca      	b.n	8001632 <HAL_TIM_IC_Start+0xe>
 800169c:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 80016a0:	b2c0      	uxtb	r0, r0
 80016a2:	e7c6      	b.n	8001632 <HAL_TIM_IC_Start+0xe>
 80016a4:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 80016a8:	b2c0      	uxtb	r0, r0
 80016aa:	e7c2      	b.n	8001632 <HAL_TIM_IC_Start+0xe>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80016ac:	2b04      	cmp	r3, #4
 80016ae:	d005      	beq.n	80016bc <HAL_TIM_IC_Start+0x98>
 80016b0:	2b08      	cmp	r3, #8
 80016b2:	d007      	beq.n	80016c4 <HAL_TIM_IC_Start+0xa0>
 80016b4:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 80016b8:	b2d2      	uxtb	r2, r2
 80016ba:	e7bf      	b.n	800163c <HAL_TIM_IC_Start+0x18>
 80016bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80016c0:	b2d2      	uxtb	r2, r2
 80016c2:	e7bb      	b.n	800163c <HAL_TIM_IC_Start+0x18>
 80016c4:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 80016c8:	b2d2      	uxtb	r2, r2
 80016ca:	e7b7      	b.n	800163c <HAL_TIM_IC_Start+0x18>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80016cc:	2b04      	cmp	r3, #4
 80016ce:	d005      	beq.n	80016dc <HAL_TIM_IC_Start+0xb8>
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d007      	beq.n	80016e4 <HAL_TIM_IC_Start+0xc0>
 80016d4:	2202      	movs	r2, #2
 80016d6:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
 80016da:	e7b8      	b.n	800164e <HAL_TIM_IC_Start+0x2a>
 80016dc:	2202      	movs	r2, #2
 80016de:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
 80016e2:	e7b4      	b.n	800164e <HAL_TIM_IC_Start+0x2a>
 80016e4:	2202      	movs	r2, #2
 80016e6:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
 80016ea:	e7b0      	b.n	800164e <HAL_TIM_IC_Start+0x2a>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d005      	beq.n	80016fc <HAL_TIM_IC_Start+0xd8>
 80016f0:	2b08      	cmp	r3, #8
 80016f2:	d007      	beq.n	8001704 <HAL_TIM_IC_Start+0xe0>
 80016f4:	2202      	movs	r2, #2
 80016f6:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80016fa:	e7ad      	b.n	8001658 <HAL_TIM_IC_Start+0x34>
 80016fc:	2202      	movs	r2, #2
 80016fe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001702:	e7a9      	b.n	8001658 <HAL_TIM_IC_Start+0x34>
 8001704:	2202      	movs	r2, #2
 8001706:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
 800170a:	e7a5      	b.n	8001658 <HAL_TIM_IC_Start+0x34>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800170c:	689a      	ldr	r2, [r3, #8]
 800170e:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001712:	2a06      	cmp	r2, #6
 8001714:	d007      	beq.n	8001726 <HAL_TIM_IC_Start+0x102>
      __HAL_TIM_ENABLE(htim);
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	f042 0201 	orr.w	r2, r2, #1
 800171c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800171e:	2000      	movs	r0, #0
 8001720:	e000      	b.n	8001724 <HAL_TIM_IC_Start+0x100>
    return HAL_ERROR;
 8001722:	2001      	movs	r0, #1
}
 8001724:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8001726:	2000      	movs	r0, #0
 8001728:	e7fc      	b.n	8001724 <HAL_TIM_IC_Start+0x100>
 800172a:	bf00      	nop
 800172c:	40012c00 	.word	0x40012c00

08001730 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8001730:	b410      	push	{r4}
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001732:	f001 011f 	and.w	r1, r1, #31
 8001736:	2304      	movs	r3, #4
 8001738:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800173c:	6a03      	ldr	r3, [r0, #32]
 800173e:	ea23 0304 	bic.w	r3, r3, r4
 8001742:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001744:	6a03      	ldr	r3, [r0, #32]
 8001746:	fa02 f101 	lsl.w	r1, r2, r1
 800174a:	430b      	orrs	r3, r1
 800174c:	6203      	str	r3, [r0, #32]
}
 800174e:	bc10      	pop	{r4}
 8001750:	4770      	bx	lr
	...

08001754 <HAL_TIMEx_OCN_Start>:
{
 8001754:	b510      	push	{r4, lr}
 8001756:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001758:	4608      	mov	r0, r1
 800175a:	bb59      	cbnz	r1, 80017b4 <HAL_TIMEx_OCN_Start+0x60>
 800175c:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8001760:	b2db      	uxtb	r3, r3
 8001762:	3b01      	subs	r3, #1
 8001764:	bf18      	it	ne
 8001766:	2301      	movne	r3, #1
 8001768:	2b00      	cmp	r3, #0
 800176a:	d157      	bne.n	800181c <HAL_TIMEx_OCN_Start+0xc8>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800176c:	2800      	cmp	r0, #0
 800176e:	d13a      	bne.n	80017e6 <HAL_TIMEx_OCN_Start+0x92>
 8001770:	2302      	movs	r3, #2
 8001772:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8001776:	2204      	movs	r2, #4
 8001778:	4601      	mov	r1, r0
 800177a:	6820      	ldr	r0, [r4, #0]
 800177c:	f7ff ffd8 	bl	8001730 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8001780:	6822      	ldr	r2, [r4, #0]
 8001782:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8001784:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001788:	6453      	str	r3, [r2, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800178a:	6823      	ldr	r3, [r4, #0]
 800178c:	4a25      	ldr	r2, [pc, #148]	; (8001824 <HAL_TIMEx_OCN_Start+0xd0>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d039      	beq.n	8001806 <HAL_TIMEx_OCN_Start+0xb2>
 8001792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001796:	d036      	beq.n	8001806 <HAL_TIMEx_OCN_Start+0xb2>
 8001798:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800179c:	4293      	cmp	r3, r2
 800179e:	d032      	beq.n	8001806 <HAL_TIMEx_OCN_Start+0xb2>
 80017a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d02e      	beq.n	8001806 <HAL_TIMEx_OCN_Start+0xb2>
    __HAL_TIM_ENABLE(htim);
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	f042 0201 	orr.w	r2, r2, #1
 80017ae:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80017b0:	2000      	movs	r0, #0
 80017b2:	e034      	b.n	800181e <HAL_TIMEx_OCN_Start+0xca>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80017b4:	2904      	cmp	r1, #4
 80017b6:	d008      	beq.n	80017ca <HAL_TIMEx_OCN_Start+0x76>
 80017b8:	2908      	cmp	r1, #8
 80017ba:	d00d      	beq.n	80017d8 <HAL_TIMEx_OCN_Start+0x84>
 80017bc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	3b01      	subs	r3, #1
 80017c4:	bf18      	it	ne
 80017c6:	2301      	movne	r3, #1
 80017c8:	e7ce      	b.n	8001768 <HAL_TIMEx_OCN_Start+0x14>
 80017ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	3b01      	subs	r3, #1
 80017d2:	bf18      	it	ne
 80017d4:	2301      	movne	r3, #1
 80017d6:	e7c7      	b.n	8001768 <HAL_TIMEx_OCN_Start+0x14>
 80017d8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	3b01      	subs	r3, #1
 80017e0:	bf18      	it	ne
 80017e2:	2301      	movne	r3, #1
 80017e4:	e7c0      	b.n	8001768 <HAL_TIMEx_OCN_Start+0x14>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80017e6:	2804      	cmp	r0, #4
 80017e8:	d005      	beq.n	80017f6 <HAL_TIMEx_OCN_Start+0xa2>
 80017ea:	2808      	cmp	r0, #8
 80017ec:	d007      	beq.n	80017fe <HAL_TIMEx_OCN_Start+0xaa>
 80017ee:	2302      	movs	r3, #2
 80017f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80017f4:	e7bf      	b.n	8001776 <HAL_TIMEx_OCN_Start+0x22>
 80017f6:	2302      	movs	r3, #2
 80017f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80017fc:	e7bb      	b.n	8001776 <HAL_TIMEx_OCN_Start+0x22>
 80017fe:	2302      	movs	r3, #2
 8001800:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001804:	e7b7      	b.n	8001776 <HAL_TIMEx_OCN_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800180c:	2a06      	cmp	r2, #6
 800180e:	d007      	beq.n	8001820 <HAL_TIMEx_OCN_Start+0xcc>
      __HAL_TIM_ENABLE(htim);
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	f042 0201 	orr.w	r2, r2, #1
 8001816:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001818:	2000      	movs	r0, #0
 800181a:	e000      	b.n	800181e <HAL_TIMEx_OCN_Start+0xca>
    return HAL_ERROR;
 800181c:	2001      	movs	r0, #1
}
 800181e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8001820:	2000      	movs	r0, #0
 8001822:	e7fc      	b.n	800181e <HAL_TIMEx_OCN_Start+0xca>
 8001824:	40012c00 	.word	0x40012c00

08001828 <HAL_TIMEx_PWMN_Start>:
{
 8001828:	b510      	push	{r4, lr}
 800182a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800182c:	4608      	mov	r0, r1
 800182e:	bb59      	cbnz	r1, 8001888 <HAL_TIMEx_PWMN_Start+0x60>
 8001830:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8001834:	b2db      	uxtb	r3, r3
 8001836:	3b01      	subs	r3, #1
 8001838:	bf18      	it	ne
 800183a:	2301      	movne	r3, #1
 800183c:	2b00      	cmp	r3, #0
 800183e:	d157      	bne.n	80018f0 <HAL_TIMEx_PWMN_Start+0xc8>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001840:	2800      	cmp	r0, #0
 8001842:	d13a      	bne.n	80018ba <HAL_TIMEx_PWMN_Start+0x92>
 8001844:	2302      	movs	r3, #2
 8001846:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800184a:	2204      	movs	r2, #4
 800184c:	4601      	mov	r1, r0
 800184e:	6820      	ldr	r0, [r4, #0]
 8001850:	f7ff ff6e 	bl	8001730 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8001854:	6822      	ldr	r2, [r4, #0]
 8001856:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8001858:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800185c:	6453      	str	r3, [r2, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800185e:	6823      	ldr	r3, [r4, #0]
 8001860:	4a25      	ldr	r2, [pc, #148]	; (80018f8 <HAL_TIMEx_PWMN_Start+0xd0>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d039      	beq.n	80018da <HAL_TIMEx_PWMN_Start+0xb2>
 8001866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800186a:	d036      	beq.n	80018da <HAL_TIMEx_PWMN_Start+0xb2>
 800186c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001870:	4293      	cmp	r3, r2
 8001872:	d032      	beq.n	80018da <HAL_TIMEx_PWMN_Start+0xb2>
 8001874:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001878:	4293      	cmp	r3, r2
 800187a:	d02e      	beq.n	80018da <HAL_TIMEx_PWMN_Start+0xb2>
    __HAL_TIM_ENABLE(htim);
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	f042 0201 	orr.w	r2, r2, #1
 8001882:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001884:	2000      	movs	r0, #0
 8001886:	e034      	b.n	80018f2 <HAL_TIMEx_PWMN_Start+0xca>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001888:	2904      	cmp	r1, #4
 800188a:	d008      	beq.n	800189e <HAL_TIMEx_PWMN_Start+0x76>
 800188c:	2908      	cmp	r1, #8
 800188e:	d00d      	beq.n	80018ac <HAL_TIMEx_PWMN_Start+0x84>
 8001890:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001894:	b2db      	uxtb	r3, r3
 8001896:	3b01      	subs	r3, #1
 8001898:	bf18      	it	ne
 800189a:	2301      	movne	r3, #1
 800189c:	e7ce      	b.n	800183c <HAL_TIMEx_PWMN_Start+0x14>
 800189e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	3b01      	subs	r3, #1
 80018a6:	bf18      	it	ne
 80018a8:	2301      	movne	r3, #1
 80018aa:	e7c7      	b.n	800183c <HAL_TIMEx_PWMN_Start+0x14>
 80018ac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	3b01      	subs	r3, #1
 80018b4:	bf18      	it	ne
 80018b6:	2301      	movne	r3, #1
 80018b8:	e7c0      	b.n	800183c <HAL_TIMEx_PWMN_Start+0x14>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80018ba:	2804      	cmp	r0, #4
 80018bc:	d005      	beq.n	80018ca <HAL_TIMEx_PWMN_Start+0xa2>
 80018be:	2808      	cmp	r0, #8
 80018c0:	d007      	beq.n	80018d2 <HAL_TIMEx_PWMN_Start+0xaa>
 80018c2:	2302      	movs	r3, #2
 80018c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80018c8:	e7bf      	b.n	800184a <HAL_TIMEx_PWMN_Start+0x22>
 80018ca:	2302      	movs	r3, #2
 80018cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80018d0:	e7bb      	b.n	800184a <HAL_TIMEx_PWMN_Start+0x22>
 80018d2:	2302      	movs	r3, #2
 80018d4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80018d8:	e7b7      	b.n	800184a <HAL_TIMEx_PWMN_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018e0:	2a06      	cmp	r2, #6
 80018e2:	d007      	beq.n	80018f4 <HAL_TIMEx_PWMN_Start+0xcc>
      __HAL_TIM_ENABLE(htim);
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	f042 0201 	orr.w	r2, r2, #1
 80018ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80018ec:	2000      	movs	r0, #0
 80018ee:	e000      	b.n	80018f2 <HAL_TIMEx_PWMN_Start+0xca>
    return HAL_ERROR;
 80018f0:	2001      	movs	r0, #1
}
 80018f2:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80018f4:	2000      	movs	r0, #0
 80018f6:	e7fc      	b.n	80018f2 <HAL_TIMEx_PWMN_Start+0xca>
 80018f8:	40012c00 	.word	0x40012c00

080018fc <HAL_TIMEx_CommutCallback>:
}
 80018fc:	4770      	bx	lr

080018fe <HAL_TIMEx_BreakCallback>:
}
 80018fe:	4770      	bx	lr

08001900 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001900:	6802      	ldr	r2, [r0, #0]
 8001902:	68d3      	ldr	r3, [r2, #12]
 8001904:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001908:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800190a:	6802      	ldr	r2, [r0, #0]
 800190c:	6953      	ldr	r3, [r2, #20]
 800190e:	f023 0301 	bic.w	r3, r3, #1
 8001912:	6153      	str	r3, [r2, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001914:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001916:	2b01      	cmp	r3, #1
 8001918:	d005      	beq.n	8001926 <UART_EndRxTransfer+0x26>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800191a:	2320      	movs	r3, #32
 800191c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001920:	2300      	movs	r3, #0
 8001922:	6303      	str	r3, [r0, #48]	; 0x30
}
 8001924:	4770      	bx	lr
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001926:	6802      	ldr	r2, [r0, #0]
 8001928:	68d3      	ldr	r3, [r2, #12]
 800192a:	f023 0310 	bic.w	r3, r3, #16
 800192e:	60d3      	str	r3, [r2, #12]
 8001930:	e7f3      	b.n	800191a <UART_EndRxTransfer+0x1a>

08001932 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001932:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001936:	b2db      	uxtb	r3, r3
 8001938:	2b21      	cmp	r3, #33	; 0x21
 800193a:	d001      	beq.n	8001940 <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800193c:	2002      	movs	r0, #2
  }
}
 800193e:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001940:	6883      	ldr	r3, [r0, #8]
 8001942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001946:	d017      	beq.n	8001978 <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001948:	6a03      	ldr	r3, [r0, #32]
 800194a:	1c5a      	adds	r2, r3, #1
 800194c:	6202      	str	r2, [r0, #32]
 800194e:	781a      	ldrb	r2, [r3, #0]
 8001950:	6803      	ldr	r3, [r0, #0]
 8001952:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8001954:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8001956:	b29b      	uxth	r3, r3
 8001958:	3b01      	subs	r3, #1
 800195a:	b29b      	uxth	r3, r3
 800195c:	84c3      	strh	r3, [r0, #38]	; 0x26
 800195e:	b94b      	cbnz	r3, 8001974 <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001960:	6802      	ldr	r2, [r0, #0]
 8001962:	68d3      	ldr	r3, [r2, #12]
 8001964:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001968:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800196a:	6802      	ldr	r2, [r0, #0]
 800196c:	68d3      	ldr	r3, [r2, #12]
 800196e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001972:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8001974:	2000      	movs	r0, #0
 8001976:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001978:	6903      	ldr	r3, [r0, #16]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1e4      	bne.n	8001948 <UART_Transmit_IT+0x16>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800197e:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	6802      	ldr	r2, [r0, #0]
 8001984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001988:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 800198a:	6a03      	ldr	r3, [r0, #32]
 800198c:	3302      	adds	r3, #2
 800198e:	6203      	str	r3, [r0, #32]
 8001990:	e7e0      	b.n	8001954 <UART_Transmit_IT+0x22>
	...

08001994 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001994:	b510      	push	{r4, lr}
 8001996:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001998:	6802      	ldr	r2, [r0, #0]
 800199a:	6913      	ldr	r3, [r2, #16]
 800199c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019a0:	68c1      	ldr	r1, [r0, #12]
 80019a2:	430b      	orrs	r3, r1
 80019a4:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019a6:	6883      	ldr	r3, [r0, #8]
 80019a8:	6902      	ldr	r2, [r0, #16]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	6942      	ldr	r2, [r0, #20]
 80019ae:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80019b0:	6801      	ldr	r1, [r0, #0]
 80019b2:	68cb      	ldr	r3, [r1, #12]
 80019b4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80019b8:	f023 030c 	bic.w	r3, r3, #12
 80019bc:	4313      	orrs	r3, r2
 80019be:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80019c0:	6802      	ldr	r2, [r0, #0]
 80019c2:	6953      	ldr	r3, [r2, #20]
 80019c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019c8:	6981      	ldr	r1, [r0, #24]
 80019ca:	430b      	orrs	r3, r1
 80019cc:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 80019ce:	6802      	ldr	r2, [r0, #0]
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <UART_SetConfig+0x88>)
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d01f      	beq.n	8001a16 <UART_SetConfig+0x82>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80019d6:	f7ff fb91 	bl	80010fc <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80019da:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 80019de:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80019e2:	6862      	ldr	r2, [r4, #4]
 80019e4:	0092      	lsls	r2, r2, #2
 80019e6:	fbb3 f2f2 	udiv	r2, r3, r2
 80019ea:	480d      	ldr	r0, [pc, #52]	; (8001a20 <UART_SetConfig+0x8c>)
 80019ec:	fba0 3102 	umull	r3, r1, r0, r2
 80019f0:	0949      	lsrs	r1, r1, #5
 80019f2:	2364      	movs	r3, #100	; 0x64
 80019f4:	fb03 2311 	mls	r3, r3, r1, r2
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	3332      	adds	r3, #50	; 0x32
 80019fc:	fba0 2303 	umull	r2, r3, r0, r3
 8001a00:	095b      	lsrs	r3, r3, #5
 8001a02:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a06:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a0a:	f003 030f 	and.w	r3, r3, #15
 8001a0e:	6821      	ldr	r1, [r4, #0]
 8001a10:	4413      	add	r3, r2
 8001a12:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 8001a14:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a16:	f7ff fb81 	bl	800111c <HAL_RCC_GetPCLK2Freq>
 8001a1a:	e7de      	b.n	80019da <UART_SetConfig+0x46>
 8001a1c:	40013800 	.word	0x40013800
 8001a20:	51eb851f 	.word	0x51eb851f

08001a24 <HAL_UART_MspInit>:
}
 8001a24:	4770      	bx	lr

08001a26 <HAL_UART_Init>:
  if (huart == NULL)
 8001a26:	b358      	cbz	r0, 8001a80 <HAL_UART_Init+0x5a>
{
 8001a28:	b510      	push	{r4, lr}
 8001a2a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001a2c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001a30:	b30b      	cbz	r3, 8001a76 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8001a32:	2324      	movs	r3, #36	; 0x24
 8001a34:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8001a38:	6822      	ldr	r2, [r4, #0]
 8001a3a:	68d3      	ldr	r3, [r2, #12]
 8001a3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a40:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a42:	4620      	mov	r0, r4
 8001a44:	f7ff ffa6 	bl	8001994 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a48:	6822      	ldr	r2, [r4, #0]
 8001a4a:	6913      	ldr	r3, [r2, #16]
 8001a4c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001a50:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a52:	6822      	ldr	r2, [r4, #0]
 8001a54:	6953      	ldr	r3, [r2, #20]
 8001a56:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001a5a:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001a5c:	6822      	ldr	r2, [r4, #0]
 8001a5e:	68d3      	ldr	r3, [r2, #12]
 8001a60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a64:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a66:	2000      	movs	r0, #0
 8001a68:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001a6a:	2320      	movs	r3, #32
 8001a6c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001a70:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8001a74:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001a76:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8001a7a:	f7ff ffd3 	bl	8001a24 <HAL_UART_MspInit>
 8001a7e:	e7d8      	b.n	8001a32 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8001a80:	2001      	movs	r0, #1
}
 8001a82:	4770      	bx	lr

08001a84 <HAL_HalfDuplex_Init>:
  if (huart == NULL)
 8001a84:	2800      	cmp	r0, #0
 8001a86:	d030      	beq.n	8001aea <HAL_HalfDuplex_Init+0x66>
{
 8001a88:	b510      	push	{r4, lr}
 8001a8a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001a8c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001a90:	b333      	cbz	r3, 8001ae0 <HAL_HalfDuplex_Init+0x5c>
  huart->gState = HAL_UART_STATE_BUSY;
 8001a92:	2324      	movs	r3, #36	; 0x24
 8001a94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8001a98:	6822      	ldr	r2, [r4, #0]
 8001a9a:	68d3      	ldr	r3, [r2, #12]
 8001a9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001aa0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	f7ff ff76 	bl	8001994 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001aa8:	6822      	ldr	r2, [r4, #0]
 8001aaa:	6913      	ldr	r3, [r2, #16]
 8001aac:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001ab0:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8001ab2:	6822      	ldr	r2, [r4, #0]
 8001ab4:	6953      	ldr	r3, [r2, #20]
 8001ab6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001aba:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001abc:	6822      	ldr	r2, [r4, #0]
 8001abe:	6953      	ldr	r3, [r2, #20]
 8001ac0:	f043 0308 	orr.w	r3, r3, #8
 8001ac4:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001ac6:	6822      	ldr	r2, [r4, #0]
 8001ac8:	68d3      	ldr	r3, [r2, #12]
 8001aca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ace:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001ad4:	2320      	movs	r3, #32
 8001ad6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001ada:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8001ade:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001ae0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8001ae4:	f7ff ff9e 	bl	8001a24 <HAL_UART_MspInit>
 8001ae8:	e7d3      	b.n	8001a92 <HAL_HalfDuplex_Init+0xe>
    return HAL_ERROR;
 8001aea:	2001      	movs	r0, #1
}
 8001aec:	4770      	bx	lr

08001aee <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8001aee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	2b20      	cmp	r3, #32
 8001af6:	d116      	bne.n	8001b26 <HAL_UART_Transmit_IT+0x38>
    if ((pData == NULL) || (Size == 0U))
 8001af8:	b1b9      	cbz	r1, 8001b2a <HAL_UART_Transmit_IT+0x3c>
 8001afa:	b1c2      	cbz	r2, 8001b2e <HAL_UART_Transmit_IT+0x40>
    __HAL_LOCK(huart);
 8001afc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d016      	beq.n	8001b32 <HAL_UART_Transmit_IT+0x44>
    huart->pTxBuffPtr = pData;
 8001b04:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8001b06:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b08:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	6403      	str	r3, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b0e:	2221      	movs	r2, #33	; 0x21
 8001b10:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    __HAL_UNLOCK(huart);
 8001b14:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001b18:	6801      	ldr	r1, [r0, #0]
 8001b1a:	68ca      	ldr	r2, [r1, #12]
 8001b1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b20:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8001b22:	4618      	mov	r0, r3
 8001b24:	4770      	bx	lr
    return HAL_BUSY;
 8001b26:	2002      	movs	r0, #2
 8001b28:	4770      	bx	lr
      return HAL_ERROR;
 8001b2a:	2001      	movs	r0, #1
 8001b2c:	4770      	bx	lr
 8001b2e:	2001      	movs	r0, #1
 8001b30:	4770      	bx	lr
    __HAL_LOCK(huart);
 8001b32:	2002      	movs	r0, #2
}
 8001b34:	4770      	bx	lr

08001b36 <UART_EndTransmit_IT>:
{
 8001b36:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001b38:	6801      	ldr	r1, [r0, #0]
 8001b3a:	68ca      	ldr	r2, [r1, #12]
 8001b3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b40:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001b42:	2220      	movs	r2, #32
 8001b44:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8001b48:	f001 fe89 	bl	800385e <HAL_UART_TxCpltCallback>
}
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	bd08      	pop	{r3, pc}

08001b50 <UART_DMAAbortOnError>:
{
 8001b50:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b52:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001b54:	2300      	movs	r3, #0
 8001b56:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001b58:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001b5a:	f001 fe87 	bl	800386c <HAL_UART_ErrorCallback>
}
 8001b5e:	bd08      	pop	{r3, pc}

08001b60 <HAL_UARTEx_RxEventCallback>:
}
 8001b60:	4770      	bx	lr

08001b62 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001b62:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	2b22      	cmp	r3, #34	; 0x22
 8001b6a:	d160      	bne.n	8001c2e <UART_Receive_IT+0xcc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b6c:	6883      	ldr	r3, [r0, #8]
 8001b6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b72:	d046      	beq.n	8001c02 <UART_Receive_IT+0xa0>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001b74:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b7a:	d004      	beq.n	8001b86 <UART_Receive_IT+0x24>
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d14d      	bne.n	8001c1c <UART_Receive_IT+0xba>
 8001b80:	6903      	ldr	r3, [r0, #16]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d14a      	bne.n	8001c1c <UART_Receive_IT+0xba>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001b86:	6803      	ldr	r3, [r0, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8001b8c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001b8e:	3301      	adds	r3, #1
 8001b90:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001b92:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	3b01      	subs	r3, #1
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d148      	bne.n	8001c32 <UART_Receive_IT+0xd0>
{
 8001ba0:	b500      	push	{lr}
 8001ba2:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001ba4:	6802      	ldr	r2, [r0, #0]
 8001ba6:	68d3      	ldr	r3, [r2, #12]
 8001ba8:	f023 0320 	bic.w	r3, r3, #32
 8001bac:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001bae:	6802      	ldr	r2, [r0, #0]
 8001bb0:	68d3      	ldr	r3, [r2, #12]
 8001bb2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bb6:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001bb8:	6802      	ldr	r2, [r0, #0]
 8001bba:	6953      	ldr	r3, [r2, #20]
 8001bbc:	f023 0301 	bic.w	r3, r3, #1
 8001bc0:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001bc2:	2320      	movs	r3, #32
 8001bc4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001bc8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d12c      	bne.n	8001c28 <UART_Receive_IT+0xc6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	6303      	str	r3, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001bd2:	6802      	ldr	r2, [r0, #0]
 8001bd4:	68d3      	ldr	r3, [r2, #12]
 8001bd6:	f023 0310 	bic.w	r3, r3, #16
 8001bda:	60d3      	str	r3, [r2, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001bdc:	6803      	ldr	r3, [r0, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	f012 0f10 	tst.w	r2, #16
 8001be4:	d006      	beq.n	8001bf4 <UART_Receive_IT+0x92>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001be6:	2200      	movs	r2, #0
 8001be8:	9201      	str	r2, [sp, #4]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	9201      	str	r2, [sp, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	9301      	str	r3, [sp, #4]
 8001bf2:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001bf4:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8001bf6:	f7ff ffb3 	bl	8001b60 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 8001bfa:	2000      	movs	r0, #0
}
 8001bfc:	b003      	add	sp, #12
 8001bfe:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c02:	6902      	ldr	r2, [r0, #16]
 8001c04:	2a00      	cmp	r2, #0
 8001c06:	d1b5      	bne.n	8001b74 <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001c08:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001c0a:	6803      	ldr	r3, [r0, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c12:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8001c14:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001c16:	3302      	adds	r3, #2
 8001c18:	6283      	str	r3, [r0, #40]	; 0x28
 8001c1a:	e7ba      	b.n	8001b92 <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001c1c:	6803      	ldr	r3, [r0, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c24:	7013      	strb	r3, [r2, #0]
 8001c26:	e7b1      	b.n	8001b8c <UART_Receive_IT+0x2a>
       HAL_UART_RxCpltCallback(huart);
 8001c28:	f001 fe12 	bl	8003850 <HAL_UART_RxCpltCallback>
 8001c2c:	e7e5      	b.n	8001bfa <UART_Receive_IT+0x98>
    return HAL_BUSY;
 8001c2e:	2002      	movs	r0, #2
 8001c30:	4770      	bx	lr
    return HAL_OK;
 8001c32:	2000      	movs	r0, #0
}
 8001c34:	4770      	bx	lr
	...

08001c38 <HAL_UART_IRQHandler>:
{
 8001c38:	b530      	push	{r4, r5, lr}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001c3e:	6802      	ldr	r2, [r0, #0]
 8001c40:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001c42:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001c44:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 8001c46:	f013 050f 	ands.w	r5, r3, #15
 8001c4a:	d105      	bne.n	8001c58 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c4c:	f013 0f20 	tst.w	r3, #32
 8001c50:	d002      	beq.n	8001c58 <HAL_UART_IRQHandler+0x20>
 8001c52:	f010 0f20 	tst.w	r0, #32
 8001c56:	d119      	bne.n	8001c8c <HAL_UART_IRQHandler+0x54>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001c58:	b12d      	cbz	r5, 8001c66 <HAL_UART_IRQHandler+0x2e>
 8001c5a:	f011 0101 	ands.w	r1, r1, #1
 8001c5e:	d119      	bne.n	8001c94 <HAL_UART_IRQHandler+0x5c>
 8001c60:	f410 7f90 	tst.w	r0, #288	; 0x120
 8001c64:	d116      	bne.n	8001c94 <HAL_UART_IRQHandler+0x5c>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001c66:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001c68:	2901      	cmp	r1, #1
 8001c6a:	d075      	beq.n	8001d58 <HAL_UART_IRQHandler+0x120>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001c6c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001c70:	d003      	beq.n	8001c7a <HAL_UART_IRQHandler+0x42>
 8001c72:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001c76:	f040 80d7 	bne.w	8001e28 <HAL_UART_IRQHandler+0x1f0>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001c7a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001c7e:	d003      	beq.n	8001c88 <HAL_UART_IRQHandler+0x50>
 8001c80:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001c84:	f040 80d4 	bne.w	8001e30 <HAL_UART_IRQHandler+0x1f8>
}
 8001c88:	b003      	add	sp, #12
 8001c8a:	bd30      	pop	{r4, r5, pc}
      UART_Receive_IT(huart);
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	f7ff ff68 	bl	8001b62 <UART_Receive_IT>
      return;
 8001c92:	e7f9      	b.n	8001c88 <HAL_UART_IRQHandler+0x50>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001c94:	f013 0f01 	tst.w	r3, #1
 8001c98:	d006      	beq.n	8001ca8 <HAL_UART_IRQHandler+0x70>
 8001c9a:	f410 7f80 	tst.w	r0, #256	; 0x100
 8001c9e:	d003      	beq.n	8001ca8 <HAL_UART_IRQHandler+0x70>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001ca0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ca2:	f042 0201 	orr.w	r2, r2, #1
 8001ca6:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ca8:	f013 0f04 	tst.w	r3, #4
 8001cac:	d004      	beq.n	8001cb8 <HAL_UART_IRQHandler+0x80>
 8001cae:	b119      	cbz	r1, 8001cb8 <HAL_UART_IRQHandler+0x80>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001cb0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001cb2:	f042 0202 	orr.w	r2, r2, #2
 8001cb6:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cb8:	f013 0f02 	tst.w	r3, #2
 8001cbc:	d004      	beq.n	8001cc8 <HAL_UART_IRQHandler+0x90>
 8001cbe:	b119      	cbz	r1, 8001cc8 <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001cc0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001cc2:	f042 0204 	orr.w	r2, r2, #4
 8001cc6:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001cc8:	f013 0f08 	tst.w	r3, #8
 8001ccc:	d007      	beq.n	8001cde <HAL_UART_IRQHandler+0xa6>
 8001cce:	f010 0f20 	tst.w	r0, #32
 8001cd2:	d100      	bne.n	8001cd6 <HAL_UART_IRQHandler+0x9e>
 8001cd4:	b119      	cbz	r1, 8001cde <HAL_UART_IRQHandler+0xa6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001cd6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001cd8:	f042 0208 	orr.w	r2, r2, #8
 8001cdc:	6422      	str	r2, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001cde:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ce0:	2a00      	cmp	r2, #0
 8001ce2:	d0d1      	beq.n	8001c88 <HAL_UART_IRQHandler+0x50>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ce4:	f013 0f20 	tst.w	r3, #32
 8001ce8:	d002      	beq.n	8001cf0 <HAL_UART_IRQHandler+0xb8>
 8001cea:	f010 0f20 	tst.w	r0, #32
 8001cee:	d121      	bne.n	8001d34 <HAL_UART_IRQHandler+0xfc>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001cf0:	6823      	ldr	r3, [r4, #0]
 8001cf2:	695b      	ldr	r3, [r3, #20]
 8001cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001cf8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001cfa:	f012 0f08 	tst.w	r2, #8
 8001cfe:	d100      	bne.n	8001d02 <HAL_UART_IRQHandler+0xca>
 8001d00:	b323      	cbz	r3, 8001d4c <HAL_UART_IRQHandler+0x114>
        UART_EndRxTransfer(huart);
 8001d02:	4620      	mov	r0, r4
 8001d04:	f7ff fdfc 	bl	8001900 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d08:	6823      	ldr	r3, [r4, #0]
 8001d0a:	695a      	ldr	r2, [r3, #20]
 8001d0c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001d10:	d018      	beq.n	8001d44 <HAL_UART_IRQHandler+0x10c>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d12:	695a      	ldr	r2, [r3, #20]
 8001d14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d18:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001d1a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d1c:	b173      	cbz	r3, 8001d3c <HAL_UART_IRQHandler+0x104>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001d1e:	4a46      	ldr	r2, [pc, #280]	; (8001e38 <HAL_UART_IRQHandler+0x200>)
 8001d20:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001d22:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001d24:	f7fe fd5a 	bl	80007dc <HAL_DMA_Abort_IT>
 8001d28:	2800      	cmp	r0, #0
 8001d2a:	d0ad      	beq.n	8001c88 <HAL_UART_IRQHandler+0x50>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001d2c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001d2e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001d30:	4798      	blx	r3
 8001d32:	e7a9      	b.n	8001c88 <HAL_UART_IRQHandler+0x50>
        UART_Receive_IT(huart);
 8001d34:	4620      	mov	r0, r4
 8001d36:	f7ff ff14 	bl	8001b62 <UART_Receive_IT>
 8001d3a:	e7d9      	b.n	8001cf0 <HAL_UART_IRQHandler+0xb8>
            HAL_UART_ErrorCallback(huart);
 8001d3c:	4620      	mov	r0, r4
 8001d3e:	f001 fd95 	bl	800386c <HAL_UART_ErrorCallback>
 8001d42:	e7a1      	b.n	8001c88 <HAL_UART_IRQHandler+0x50>
          HAL_UART_ErrorCallback(huart);
 8001d44:	4620      	mov	r0, r4
 8001d46:	f001 fd91 	bl	800386c <HAL_UART_ErrorCallback>
 8001d4a:	e79d      	b.n	8001c88 <HAL_UART_IRQHandler+0x50>
        HAL_UART_ErrorCallback(huart);
 8001d4c:	4620      	mov	r0, r4
 8001d4e:	f001 fd8d 	bl	800386c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	6423      	str	r3, [r4, #64]	; 0x40
    return;
 8001d56:	e797      	b.n	8001c88 <HAL_UART_IRQHandler+0x50>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8001d58:	f013 0f10 	tst.w	r3, #16
 8001d5c:	d086      	beq.n	8001c6c <HAL_UART_IRQHandler+0x34>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8001d5e:	f010 0f10 	tst.w	r0, #16
 8001d62:	d083      	beq.n	8001c6c <HAL_UART_IRQHandler+0x34>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001d64:	2300      	movs	r3, #0
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	6813      	ldr	r3, [r2, #0]
 8001d6a:	9301      	str	r3, [sp, #4]
 8001d6c:	6853      	ldr	r3, [r2, #4]
 8001d6e:	9301      	str	r3, [sp, #4]
 8001d70:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d72:	6953      	ldr	r3, [r2, #20]
 8001d74:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001d78:	d032      	beq.n	8001de0 <HAL_UART_IRQHandler+0x1a8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001d7a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001d7c:	680b      	ldr	r3, [r1, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	b29b      	uxth	r3, r3
      if (  (nb_remaining_rx_data > 0U)
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d080      	beq.n	8001c88 <HAL_UART_IRQHandler+0x50>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8001d86:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 8001d88:	4298      	cmp	r0, r3
 8001d8a:	f67f af7d 	bls.w	8001c88 <HAL_UART_IRQHandler+0x50>
        huart->RxXferCount = nb_remaining_rx_data;
 8001d8e:	85e3      	strh	r3, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001d90:	698b      	ldr	r3, [r1, #24]
 8001d92:	2b20      	cmp	r3, #32
 8001d94:	d108      	bne.n	8001da8 <HAL_UART_IRQHandler+0x170>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001d96:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8001d98:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	1ac9      	subs	r1, r1, r3
 8001d9e:	b289      	uxth	r1, r1
 8001da0:	4620      	mov	r0, r4
 8001da2:	f7ff fedd 	bl	8001b60 <HAL_UARTEx_RxEventCallback>
      return;
 8001da6:	e76f      	b.n	8001c88 <HAL_UART_IRQHandler+0x50>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001da8:	68d3      	ldr	r3, [r2, #12]
 8001daa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001dae:	60d3      	str	r3, [r2, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001db0:	6822      	ldr	r2, [r4, #0]
 8001db2:	6953      	ldr	r3, [r2, #20]
 8001db4:	f023 0301 	bic.w	r3, r3, #1
 8001db8:	6153      	str	r3, [r2, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001dba:	6822      	ldr	r2, [r4, #0]
 8001dbc:	6953      	ldr	r3, [r2, #20]
 8001dbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001dc2:	6153      	str	r3, [r2, #20]
          huart->RxState = HAL_UART_STATE_READY;
 8001dc4:	2320      	movs	r3, #32
 8001dc6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	6323      	str	r3, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001dce:	6822      	ldr	r2, [r4, #0]
 8001dd0:	68d3      	ldr	r3, [r2, #12]
 8001dd2:	f023 0310 	bic.w	r3, r3, #16
 8001dd6:	60d3      	str	r3, [r2, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001dd8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001dda:	f7fe fcdd 	bl	8000798 <HAL_DMA_Abort>
 8001dde:	e7da      	b.n	8001d96 <HAL_UART_IRQHandler+0x15e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001de0:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8001de2:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8001de4:	b29b      	uxth	r3, r3
 8001de6:	1ac9      	subs	r1, r1, r3
 8001de8:	b289      	uxth	r1, r1
      if (  (huart->RxXferCount > 0U)
 8001dea:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f43f af4a 	beq.w	8001c88 <HAL_UART_IRQHandler+0x50>
          &&(nb_rx_data > 0U) )
 8001df4:	2900      	cmp	r1, #0
 8001df6:	f43f af47 	beq.w	8001c88 <HAL_UART_IRQHandler+0x50>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001dfa:	68d3      	ldr	r3, [r2, #12]
 8001dfc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001e00:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e02:	6822      	ldr	r2, [r4, #0]
 8001e04:	6953      	ldr	r3, [r2, #20]
 8001e06:	f023 0301 	bic.w	r3, r3, #1
 8001e0a:	6153      	str	r3, [r2, #20]
        huart->RxState = HAL_UART_STATE_READY;
 8001e0c:	2320      	movs	r3, #32
 8001e0e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e12:	2300      	movs	r3, #0
 8001e14:	6323      	str	r3, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e16:	6822      	ldr	r2, [r4, #0]
 8001e18:	68d3      	ldr	r3, [r2, #12]
 8001e1a:	f023 0310 	bic.w	r3, r3, #16
 8001e1e:	60d3      	str	r3, [r2, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001e20:	4620      	mov	r0, r4
 8001e22:	f7ff fe9d 	bl	8001b60 <HAL_UARTEx_RxEventCallback>
      return;
 8001e26:	e72f      	b.n	8001c88 <HAL_UART_IRQHandler+0x50>
    UART_Transmit_IT(huart);
 8001e28:	4620      	mov	r0, r4
 8001e2a:	f7ff fd82 	bl	8001932 <UART_Transmit_IT>
    return;
 8001e2e:	e72b      	b.n	8001c88 <HAL_UART_IRQHandler+0x50>
    UART_EndTransmit_IT(huart);
 8001e30:	4620      	mov	r0, r4
 8001e32:	f7ff fe80 	bl	8001b36 <UART_EndTransmit_IT>
    return;
 8001e36:	e727      	b.n	8001c88 <HAL_UART_IRQHandler+0x50>
 8001e38:	08001b51 	.word	0x08001b51

08001e3c <HAL_HalfDuplex_EnableTransmitter>:
  __HAL_LOCK(huart);
 8001e3c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d014      	beq.n	8001e6e <HAL_HalfDuplex_EnableTransmitter+0x32>
 8001e44:	2301      	movs	r3, #1
 8001e46:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_BUSY;
 8001e4a:	2324      	movs	r3, #36	; 0x24
 8001e4c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpreg = huart->Instance->CR1;
 8001e50:	6802      	ldr	r2, [r0, #0]
 8001e52:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8001e54:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_TE;
 8001e58:	f043 0308 	orr.w	r3, r3, #8
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001e5c:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001e5e:	2320      	movs	r3, #32
 8001e60:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(huart);
 8001e64:	2300      	movs	r3, #0
 8001e66:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	4770      	bx	lr
  __HAL_LOCK(huart);
 8001e6e:	2002      	movs	r0, #2
}
 8001e70:	4770      	bx	lr

08001e72 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 8001e72:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d014      	beq.n	8001ea4 <HAL_HalfDuplex_EnableReceiver+0x32>
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_BUSY;
 8001e80:	2324      	movs	r3, #36	; 0x24
 8001e82:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpreg = huart->Instance->CR1;
 8001e86:	6802      	ldr	r2, [r0, #0]
 8001e88:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8001e8a:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 8001e8e:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001e92:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001e94:	2320      	movs	r3, #32
 8001e96:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(huart);
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	4770      	bx	lr
  __HAL_LOCK(huart);
 8001ea4:	2002      	movs	r0, #2
}
 8001ea6:	4770      	bx	lr

08001ea8 <HAL_UART_GetState>:
  temp1 = huart->gState;
 8001ea8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
  temp2 = huart->RxState;
 8001eac:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
}
 8001eb0:	4318      	orrs	r0, r3
 8001eb2:	4770      	bx	lr

08001eb4 <UART_Start_Receive_IT>:
{
 8001eb4:	4603      	mov	r3, r0
  huart->pRxBuffPtr = pData;
 8001eb6:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 8001eb8:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->RxXferCount = Size;
 8001eba:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	6418      	str	r0, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001ec0:	2222      	movs	r2, #34	; 0x22
 8001ec2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  __HAL_UNLOCK(huart);
 8001ec6:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001eca:	6819      	ldr	r1, [r3, #0]
 8001ecc:	68ca      	ldr	r2, [r1, #12]
 8001ece:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ed2:	60ca      	str	r2, [r1, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001ed4:	6819      	ldr	r1, [r3, #0]
 8001ed6:	694a      	ldr	r2, [r1, #20]
 8001ed8:	f042 0201 	orr.w	r2, r2, #1
 8001edc:	614a      	str	r2, [r1, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	68d3      	ldr	r3, [r2, #12]
 8001ee2:	f043 0320 	orr.w	r3, r3, #32
 8001ee6:	60d3      	str	r3, [r2, #12]
}
 8001ee8:	4770      	bx	lr

08001eea <HAL_UART_Receive_IT>:
{
 8001eea:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8001eec:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b20      	cmp	r3, #32
 8001ef4:	d10d      	bne.n	8001f12 <HAL_UART_Receive_IT+0x28>
    if ((pData == NULL) || (Size == 0U))
 8001ef6:	b171      	cbz	r1, 8001f16 <HAL_UART_Receive_IT+0x2c>
 8001ef8:	b17a      	cbz	r2, 8001f1a <HAL_UART_Receive_IT+0x30>
    __HAL_LOCK(huart);
 8001efa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d00d      	beq.n	8001f1e <HAL_UART_Receive_IT+0x34>
 8001f02:	2301      	movs	r3, #1
 8001f04:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	6303      	str	r3, [r0, #48]	; 0x30
    return(UART_Start_Receive_IT(huart, pData, Size));
 8001f0c:	f7ff ffd2 	bl	8001eb4 <UART_Start_Receive_IT>
 8001f10:	e000      	b.n	8001f14 <HAL_UART_Receive_IT+0x2a>
    return HAL_BUSY;
 8001f12:	2002      	movs	r0, #2
}
 8001f14:	bd08      	pop	{r3, pc}
      return HAL_ERROR;
 8001f16:	2001      	movs	r0, #1
 8001f18:	e7fc      	b.n	8001f14 <HAL_UART_Receive_IT+0x2a>
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	e7fa      	b.n	8001f14 <HAL_UART_Receive_IT+0x2a>
    __HAL_LOCK(huart);
 8001f1e:	2002      	movs	r0, #2
 8001f20:	e7f8      	b.n	8001f14 <HAL_UART_Receive_IT+0x2a>

08001f22 <_ZN14HardwareSerial9availableEv>:
  _serial.rx_head = _serial.rx_tail;
}

int HardwareSerial::available(void)
{
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _serial.rx_head - _serial.rx_tail)) % SERIAL_RX_BUFFER_SIZE;
 8001f22:	f8b0 30fc 	ldrh.w	r3, [r0, #252]	; 0xfc
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	3340      	adds	r3, #64	; 0x40
 8001f2a:	f8b0 00f8 	ldrh.w	r0, [r0, #248]	; 0xf8
 8001f2e:	1a18      	subs	r0, r3, r0
}
 8001f30:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8001f34:	4770      	bx	lr

08001f36 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
  if (_serial.rx_head == _serial.rx_tail) {
 8001f36:	f8b0 30fc 	ldrh.w	r3, [r0, #252]	; 0xfc
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	f8b0 20f8 	ldrh.w	r2, [r0, #248]	; 0xf8
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d003      	beq.n	8001f4c <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _serial.rx_buff[_serial.rx_tail];
 8001f44:	f8d0 30f0 	ldr.w	r3, [r0, #240]	; 0xf0
 8001f48:	5c98      	ldrb	r0, [r3, r2]
 8001f4a:	4770      	bx	lr
    return -1;
 8001f4c:	f04f 30ff 	mov.w	r0, #4294967295
  }
}
 8001f50:	4770      	bx	lr

08001f52 <_ZN14HardwareSerial17availableForWriteEv>:
  }
}

int HardwareSerial::availableForWrite(void)
{
  tx_buffer_index_t head = _serial.tx_head;
 8001f52:	f890 30fa 	ldrb.w	r3, [r0, #250]	; 0xfa
  tx_buffer_index_t tail = _serial.tx_tail;
 8001f56:	f8b0 00fe 	ldrh.w	r0, [r0, #254]	; 0xfe
 8001f5a:	b2c0      	uxtb	r0, r0

  if (head >= tail) {
 8001f5c:	4283      	cmp	r3, r0
 8001f5e:	d202      	bcs.n	8001f66 <_ZN14HardwareSerial17availableForWriteEv+0x14>
    return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  }
  return tail - head - 1;
 8001f60:	1ac0      	subs	r0, r0, r3
 8001f62:	3801      	subs	r0, #1
}
 8001f64:	4770      	bx	lr
    return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
 8001f66:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8001f6a:	4418      	add	r0, r3
 8001f6c:	4770      	bx	lr

08001f6e <_ZN14HardwareSerial5flushEv>:
void HardwareSerial::flush()
{
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written) {
 8001f6e:	7c03      	ldrb	r3, [r0, #16]
 8001f70:	b133      	cbz	r3, 8001f80 <_ZN14HardwareSerial5flushEv+0x12>
    return;
  }

  while ((_serial.tx_head != _serial.tx_tail)) {
 8001f72:	f8b0 20fa 	ldrh.w	r2, [r0, #250]	; 0xfa
 8001f76:	f8b0 30fe 	ldrh.w	r3, [r0, #254]	; 0xfe
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d1f8      	bne.n	8001f72 <_ZN14HardwareSerial5flushEv+0x4>
    // nop, the interrupt handler will free up space for us
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished transmission (TXC is set).
}
 8001f80:	4770      	bx	lr

08001f82 <_ZN14HardwareSerial5writeEh>:
  /* There is no real error management so just return transfer size requested*/
  return ret;
}

size_t HardwareSerial::write(uint8_t c)
{
 8001f82:	b500      	push	{lr}
 8001f84:	b083      	sub	sp, #12
  uint8_t buff = c;
 8001f86:	f88d 1007 	strb.w	r1, [sp, #7]
  return write(&buff, 1);
 8001f8a:	6803      	ldr	r3, [r0, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f10d 0107 	add.w	r1, sp, #7
 8001f94:	4798      	blx	r3
}
 8001f96:	b003      	add	sp, #12
 8001f98:	f85d fb04 	ldr.w	pc, [sp], #4

08001f9c <_ZN14HardwareSerial16_rx_complete_irqEP8serial_s>:
{
 8001f9c:	b510      	push	{r4, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	4604      	mov	r4, r0
  if (uart_getc(obj, &c) == 0) {
 8001fa2:	f10d 0107 	add.w	r1, sp, #7
 8001fa6:	f001 fbd3 	bl	8003750 <uart_getc>
 8001faa:	b998      	cbnz	r0, 8001fd4 <_ZN14HardwareSerial16_rx_complete_irqEP8serial_s+0x38>
    rx_buffer_index_t i = (unsigned int)(obj->rx_head + 1) % SERIAL_RX_BUFFER_SIZE;
 8001fac:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    if (i != obj->rx_tail) {
 8001fb8:	f8b4 2064 	ldrh.w	r2, [r4, #100]	; 0x64
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d009      	beq.n	8001fd4 <_ZN14HardwareSerial16_rx_complete_irqEP8serial_s+0x38>
      obj->rx_buff[obj->rx_head] = c;
 8001fc0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001fc2:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8001fc6:	b292      	uxth	r2, r2
 8001fc8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001fcc:	5488      	strb	r0, [r1, r2]
      obj->rx_head = i;
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
}
 8001fd4:	b002      	add	sp, #8
 8001fd6:	bd10      	pop	{r4, pc}

08001fd8 <_ZN14HardwareSerial16_tx_complete_irqEP8serial_s>:
  obj->tx_tail = (obj->tx_tail + obj->tx_size) % SERIAL_TX_BUFFER_SIZE;
 8001fd8:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8001fe0:	4413      	add	r3, r2
 8001fe2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001fe6:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  if (obj->tx_head != obj->tx_tail) {
 8001fea:	f8b0 2066 	ldrh.w	r2, [r0, #102]	; 0x66
 8001fee:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d101      	bne.n	8001ffc <_ZN14HardwareSerial16_tx_complete_irqEP8serial_s+0x24>
  return 0;
 8001ff8:	2000      	movs	r0, #0
}
 8001ffa:	4770      	bx	lr
{
 8001ffc:	b500      	push	{lr}
 8001ffe:	b083      	sub	sp, #12
    remaining_data = (SERIAL_TX_BUFFER_SIZE + obj->tx_head - obj->tx_tail)
 8002000:	f102 0340 	add.w	r3, r2, #64	; 0x40
 8002004:	f8b0 206a 	ldrh.w	r2, [r0, #106]	; 0x6a
 8002008:	b292      	uxth	r2, r2
 800200a:	1a9b      	subs	r3, r3, r2
                     % SERIAL_TX_BUFFER_SIZE;
 800200c:	425a      	negs	r2, r3
 800200e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002012:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002016:	bf58      	it	pl
 8002018:	4253      	negpl	r3, r2
    remaining_data = (SERIAL_TX_BUFFER_SIZE + obj->tx_head - obj->tx_tail)
 800201a:	9300      	str	r3, [sp, #0]
                       (size_t)(SERIAL_TX_BUFFER_SIZE - obj->tx_tail));
 800201c:	f8b0 206a 	ldrh.w	r2, [r0, #106]	; 0x6a
 8002020:	b292      	uxth	r2, r2
 8002022:	f1c2 0240 	rsb	r2, r2, #64	; 0x40
 8002026:	9201      	str	r2, [sp, #4]
    min(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8002028:	4293      	cmp	r3, r2
 800202a:	d80a      	bhi.n	8002042 <_ZN14HardwareSerial16_tx_complete_irqEP8serial_s+0x6a>
	return __b;
      return __a;
 800202c:	466b      	mov	r3, sp
    obj->tx_size = min(remaining_data,
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	66c2      	str	r2, [r0, #108]	; 0x6c
    uart_attach_tx_callback(obj, _tx_complete_irq, obj->tx_size);
 8002032:	4905      	ldr	r1, [pc, #20]	; (8002048 <_ZN14HardwareSerial16_tx_complete_irqEP8serial_s+0x70>)
 8002034:	f001 fbca 	bl	80037cc <uart_attach_tx_callback>
    return -1;
 8002038:	f04f 30ff 	mov.w	r0, #4294967295
}
 800203c:	b003      	add	sp, #12
 800203e:	f85d fb04 	ldr.w	pc, [sp], #4
	return __b;
 8002042:	ab01      	add	r3, sp, #4
 8002044:	e7f3      	b.n	800202e <_ZN14HardwareSerial16_tx_complete_irqEP8serial_s+0x56>
 8002046:	bf00      	nop
 8002048:	08001fd9 	.word	0x08001fd9

0800204c <_ZN14HardwareSerial4initE7PinNameS0_>:
  if (_rx == _tx) {
 800204c:	4291      	cmp	r1, r2
 800204e:	d015      	beq.n	800207c <_ZN14HardwareSerial4initE7PinNameS0_+0x30>
    _serial.pin_rx = _rx;
 8002050:	f8c0 10e8 	str.w	r1, [r0, #232]	; 0xe8
  _serial.pin_tx = _tx;
 8002054:	f8c0 20e4 	str.w	r2, [r0, #228]	; 0xe4
  _serial.rx_buff = _rx_buffer;
 8002058:	f100 0311 	add.w	r3, r0, #17
 800205c:	f8c0 30f0 	str.w	r3, [r0, #240]	; 0xf0
  _serial.rx_head = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	f8a0 30fc 	strh.w	r3, [r0, #252]	; 0xfc
  _serial.rx_tail = 0;
 8002066:	f8a0 30f8 	strh.w	r3, [r0, #248]	; 0xf8
  _serial.tx_buff = _tx_buffer;
 800206a:	f100 0251 	add.w	r2, r0, #81	; 0x51
 800206e:	f8c0 20f4 	str.w	r2, [r0, #244]	; 0xf4
  _serial.tx_head = 0;
 8002072:	f8a0 30fa 	strh.w	r3, [r0, #250]	; 0xfa
  _serial.tx_tail = 0;
 8002076:	f8a0 30fe 	strh.w	r3, [r0, #254]	; 0xfe
}
 800207a:	4770      	bx	lr
    _serial.pin_rx = NC;
 800207c:	f04f 33ff 	mov.w	r3, #4294967295
 8002080:	f8c0 30e8 	str.w	r3, [r0, #232]	; 0xe8
 8002084:	e7e6      	b.n	8002054 <_ZN14HardwareSerial4initE7PinNameS0_+0x8>
	...

08002088 <_ZN14HardwareSerialC1E7PinNameS0_>:
HardwareSerial::HardwareSerial(PinName _rx, PinName _tx)
 8002088:	b510      	push	{r4, lr}
 800208a:	4604      	mov	r4, r0
    void setWriteError(int err = 1)
    {
      write_error = err;
    }
  public:
    Print() : write_error(0) {}
 800208c:	2300      	movs	r3, #0
 800208e:	6043      	str	r3, [r0, #4]
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream()
    {
      _timeout = 1000;
 8002090:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002094:	6083      	str	r3, [r0, #8]
 8002096:	4b03      	ldr	r3, [pc, #12]	; (80020a4 <_ZN14HardwareSerialC1E7PinNameS0_+0x1c>)
 8002098:	6003      	str	r3, [r0, #0]
  init(_rx, _tx);
 800209a:	f7ff ffd7 	bl	800204c <_ZN14HardwareSerial4initE7PinNameS0_>
}
 800209e:	4620      	mov	r0, r4
 80020a0:	bd10      	pop	{r4, pc}
 80020a2:	bf00      	nop
 80020a4:	08003b08 	.word	0x08003b08

080020a8 <_ZNK14HardwareSerial12isHalfDuplexEv>:
  _serial.pin_rx = NC;
}

bool HardwareSerial::isHalfDuplex(void) const
{
  return _serial.pin_rx == NC;
 80020a8:	f8d0 00e8 	ldr.w	r0, [r0, #232]	; 0xe8
}
 80020ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80020b0:	bf14      	ite	ne
 80020b2:	2000      	movne	r0, #0
 80020b4:	2001      	moveq	r0, #1
 80020b6:	4770      	bx	lr

080020b8 <_ZN14HardwareSerial5writeEPKhj>:
{
 80020b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020bc:	b082      	sub	sp, #8
 80020be:	4604      	mov	r4, r0
 80020c0:	460f      	mov	r7, r1
 80020c2:	4690      	mov	r8, r2
  size_t available = availableForWrite();
 80020c4:	6803      	ldr	r3, [r0, #0]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	4798      	blx	r3
 80020ca:	9001      	str	r0, [sp, #4]
  size_t available_till_buffer_end = SERIAL_TX_BUFFER_SIZE - _serial.tx_head;
 80020cc:	f8b4 30fa 	ldrh.w	r3, [r4, #250]	; 0xfa
 80020d0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80020d4:	9300      	str	r3, [sp, #0]
  _written = true;
 80020d6:	2301      	movs	r3, #1
 80020d8:	7423      	strb	r3, [r4, #16]
  if (isHalfDuplex()) {
 80020da:	4620      	mov	r0, r4
 80020dc:	f7ff ffe4 	bl	80020a8 <_ZNK14HardwareSerial12isHalfDuplexEv>
 80020e0:	b110      	cbz	r0, 80020e8 <_ZN14HardwareSerial5writeEPKhj+0x30>
    if (_rx_enabled) {
 80020e2:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 80020e6:	b93b      	cbnz	r3, 80020f8 <_ZN14HardwareSerial5writeEPKhj+0x40>
  while (!availableForWrite()) {
 80020e8:	6823      	ldr	r3, [r4, #0]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	4620      	mov	r0, r4
 80020ee:	4798      	blx	r3
 80020f0:	2800      	cmp	r0, #0
 80020f2:	d0f9      	beq.n	80020e8 <_ZN14HardwareSerial5writeEPKhj+0x30>
 80020f4:	4646      	mov	r6, r8
 80020f6:	e01e      	b.n	8002136 <_ZN14HardwareSerial5writeEPKhj+0x7e>
      _rx_enabled = false;
 80020f8:	2300      	movs	r3, #0
 80020fa:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
      uart_enable_tx(&_serial);
 80020fe:	f104 0094 	add.w	r0, r4, #148	; 0x94
 8002102:	f001 fb81 	bl	8003808 <uart_enable_tx>
 8002106:	e7ef      	b.n	80020e8 <_ZN14HardwareSerial5writeEPKhj+0x30>
      if (__b < __a)
 8002108:	9a01      	ldr	r2, [sp, #4]
 800210a:	4293      	cmp	r3, r2
 800210c:	d337      	bcc.n	800217e <_ZN14HardwareSerial5writeEPKhj+0xc6>
      return __a;
 800210e:	ab01      	add	r3, sp, #4
    size_intermediate = min(available, available_till_buffer_end);
 8002110:	681d      	ldr	r5, [r3, #0]
    write(buffer, size_intermediate);
 8002112:	6823      	ldr	r3, [r4, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	462a      	mov	r2, r5
 8002118:	4639      	mov	r1, r7
 800211a:	4620      	mov	r0, r4
 800211c:	4798      	blx	r3
    size -= size_intermediate;
 800211e:	1b76      	subs	r6, r6, r5
    buffer += size_intermediate;
 8002120:	442f      	add	r7, r5
    available = availableForWrite();
 8002122:	6823      	ldr	r3, [r4, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	4620      	mov	r0, r4
 8002128:	4798      	blx	r3
 800212a:	9001      	str	r0, [sp, #4]
    available_till_buffer_end = SERIAL_TX_BUFFER_SIZE - _serial.tx_head;
 800212c:	f8b4 30fa 	ldrh.w	r3, [r4, #250]	; 0xfa
 8002130:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002134:	9300      	str	r3, [sp, #0]
  while ((size > available_till_buffer_end) || (size > available)) {
 8002136:	9b00      	ldr	r3, [sp, #0]
 8002138:	42b3      	cmp	r3, r6
 800213a:	d3e5      	bcc.n	8002108 <_ZN14HardwareSerial5writeEPKhj+0x50>
 800213c:	9a01      	ldr	r2, [sp, #4]
 800213e:	42b2      	cmp	r2, r6
 8002140:	d3e2      	bcc.n	8002108 <_ZN14HardwareSerial5writeEPKhj+0x50>
  if (_serial.tx_head + size <= SERIAL_TX_BUFFER_SIZE) {
 8002142:	f8b4 30fa 	ldrh.w	r3, [r4, #250]	; 0xfa
 8002146:	199a      	adds	r2, r3, r6
 8002148:	2a40      	cmp	r2, #64	; 0x40
 800214a:	d81a      	bhi.n	8002182 <_ZN14HardwareSerial5writeEPKhj+0xca>
    memcpy(&_serial.tx_buff[_serial.tx_head], buffer, size);
 800214c:	f8d4 00f4 	ldr.w	r0, [r4, #244]	; 0xf4
 8002150:	4632      	mov	r2, r6
 8002152:	4639      	mov	r1, r7
 8002154:	4418      	add	r0, r3
 8002156:	f001 fc25 	bl	80039a4 <memcpy>
    size_intermediate = size;
 800215a:	4635      	mov	r5, r6
  _serial.tx_head = (_serial.tx_head + size) % SERIAL_TX_BUFFER_SIZE;
 800215c:	f8b4 30fa 	ldrh.w	r3, [r4, #250]	; 0xfa
 8002160:	441e      	add	r6, r3
 8002162:	f006 063f 	and.w	r6, r6, #63	; 0x3f
 8002166:	f8a4 60fa 	strh.w	r6, [r4, #250]	; 0xfa
  if (!serial_tx_active(&_serial)) {
 800216a:	f104 0694 	add.w	r6, r4, #148	; 0x94
 800216e:	4630      	mov	r0, r6
 8002170:	f001 fadc 	bl	800372c <serial_tx_active>
 8002174:	b1a8      	cbz	r0, 80021a2 <_ZN14HardwareSerial5writeEPKhj+0xea>
}
 8002176:	4640      	mov	r0, r8
 8002178:	b002      	add	sp, #8
 800217a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return __b;
 800217e:	466b      	mov	r3, sp
 8002180:	e7c6      	b.n	8002110 <_ZN14HardwareSerial5writeEPKhj+0x58>
    size_intermediate = SERIAL_TX_BUFFER_SIZE - _serial.tx_head;
 8002182:	f1c3 0540 	rsb	r5, r3, #64	; 0x40
    memcpy(&_serial.tx_buff[_serial.tx_head], buffer, size_intermediate);
 8002186:	f8d4 00f4 	ldr.w	r0, [r4, #244]	; 0xf4
 800218a:	462a      	mov	r2, r5
 800218c:	4639      	mov	r1, r7
 800218e:	4418      	add	r0, r3
 8002190:	f001 fc08 	bl	80039a4 <memcpy>
    memcpy(&_serial.tx_buff[0], buffer + size_intermediate,
 8002194:	1b72      	subs	r2, r6, r5
 8002196:	1979      	adds	r1, r7, r5
 8002198:	f8d4 00f4 	ldr.w	r0, [r4, #244]	; 0xf4
 800219c:	f001 fc02 	bl	80039a4 <memcpy>
 80021a0:	e7dc      	b.n	800215c <_ZN14HardwareSerial5writeEPKhj+0xa4>
    _serial.tx_size = size_intermediate;
 80021a2:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
    uart_attach_tx_callback(&_serial, _tx_complete_irq, size_intermediate);
 80021a6:	462a      	mov	r2, r5
 80021a8:	4902      	ldr	r1, [pc, #8]	; (80021b4 <_ZN14HardwareSerial5writeEPKhj+0xfc>)
 80021aa:	4630      	mov	r0, r6
 80021ac:	f001 fb0e 	bl	80037cc <uart_attach_tx_callback>
 80021b0:	e7e1      	b.n	8002176 <_ZN14HardwareSerial5writeEPKhj+0xbe>
 80021b2:	bf00      	nop
 80021b4:	08001fd9 	.word	0x08001fd9

080021b8 <_ZN14HardwareSerial18enableHalfDuplexRxEv>:

void HardwareSerial::enableHalfDuplexRx(void)
{
 80021b8:	b510      	push	{r4, lr}
 80021ba:	4604      	mov	r4, r0
  if (isHalfDuplex()) {
 80021bc:	f7ff ff74 	bl	80020a8 <_ZNK14HardwareSerial12isHalfDuplexEv>
 80021c0:	b130      	cbz	r0, 80021d0 <_ZN14HardwareSerial18enableHalfDuplexRxEv+0x18>
    // In half-duplex mode we have to wait for all TX characters to
    // be transmitted before we can receive data.
    flush();
 80021c2:	6823      	ldr	r3, [r4, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	4620      	mov	r0, r4
 80021c8:	4798      	blx	r3
    if (!_rx_enabled) {
 80021ca:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 80021ce:	b103      	cbz	r3, 80021d2 <_ZN14HardwareSerial18enableHalfDuplexRxEv+0x1a>
      _rx_enabled = true;
      uart_enable_rx(&_serial);
    }
  }
}
 80021d0:	bd10      	pop	{r4, pc}
      _rx_enabled = true;
 80021d2:	2301      	movs	r3, #1
 80021d4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
      uart_enable_rx(&_serial);
 80021d8:	f104 0094 	add.w	r0, r4, #148	; 0x94
 80021dc:	f001 fb26 	bl	800382c <uart_enable_rx>
}
 80021e0:	e7f6      	b.n	80021d0 <_ZN14HardwareSerial18enableHalfDuplexRxEv+0x18>
	...

080021e4 <_ZN14HardwareSerial5beginEmh>:
{
 80021e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80021e8:	b083      	sub	sp, #12
 80021ea:	4604      	mov	r4, r0
 80021ec:	460e      	mov	r6, r1
  _baud = baud;
 80021ee:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
  _config = config;
 80021f2:	f880 2105 	strb.w	r2, [r0, #261]	; 0x105
  switch (config & 0x07) {
 80021f6:	f002 0307 	and.w	r3, r2, #7
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	d011      	beq.n	8002222 <_ZN14HardwareSerial5beginEmh+0x3e>
 80021fe:	2b06      	cmp	r3, #6
 8002200:	d011      	beq.n	8002226 <_ZN14HardwareSerial5beginEmh+0x42>
 8002202:	2b02      	cmp	r3, #2
 8002204:	d00b      	beq.n	800221e <_ZN14HardwareSerial5beginEmh+0x3a>
      databits = 0;
 8002206:	2500      	movs	r5, #0
  if ((config & 0x30) == 0x30) {
 8002208:	f002 0330 	and.w	r3, r2, #48	; 0x30
 800220c:	2b30      	cmp	r3, #48	; 0x30
 800220e:	d00c      	beq.n	800222a <_ZN14HardwareSerial5beginEmh+0x46>
  } else if ((config & 0x20) == 0x20) {
 8002210:	f012 0f20 	tst.w	r2, #32
 8002214:	d01b      	beq.n	800224e <_ZN14HardwareSerial5beginEmh+0x6a>
    databits++;
 8002216:	3501      	adds	r5, #1
    parity = UART_PARITY_EVEN;
 8002218:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800221c:	e008      	b.n	8002230 <_ZN14HardwareSerial5beginEmh+0x4c>
  switch (config & 0x07) {
 800221e:	2506      	movs	r5, #6
 8002220:	e7f2      	b.n	8002208 <_ZN14HardwareSerial5beginEmh+0x24>
      databits = 7;
 8002222:	2507      	movs	r5, #7
 8002224:	e7f0      	b.n	8002208 <_ZN14HardwareSerial5beginEmh+0x24>
      databits = 8;
 8002226:	2508      	movs	r5, #8
 8002228:	e7ee      	b.n	8002208 <_ZN14HardwareSerial5beginEmh+0x24>
    databits++;
 800222a:	3501      	adds	r5, #1
    parity = UART_PARITY_ODD;
 800222c:	f44f 68c0 	mov.w	r8, #1536	; 0x600
  if ((config & 0x08) == 0x08) {
 8002230:	f012 0f08 	tst.w	r2, #8
 8002234:	d00e      	beq.n	8002254 <_ZN14HardwareSerial5beginEmh+0x70>
    stopbits = UART_STOPBITS_2;
 8002236:	f44f 5900 	mov.w	r9, #8192	; 0x2000
  switch (databits) {
 800223a:	2d08      	cmp	r5, #8
 800223c:	d00d      	beq.n	800225a <_ZN14HardwareSerial5beginEmh+0x76>
 800223e:	2d09      	cmp	r5, #9
 8002240:	d00d      	beq.n	800225e <_ZN14HardwareSerial5beginEmh+0x7a>
      Error_Handler();
 8002242:	f240 11a1 	movw	r1, #417	; 0x1a1
 8002246:	4811      	ldr	r0, [pc, #68]	; (800228c <_ZN14HardwareSerial5beginEmh+0xa8>)
 8002248:	f001 f87f 	bl	800334a <_Error_Handler>
      break;
 800224c:	e009      	b.n	8002262 <_ZN14HardwareSerial5beginEmh+0x7e>
    parity = UART_PARITY_NONE;
 800224e:	f04f 0800 	mov.w	r8, #0
 8002252:	e7ed      	b.n	8002230 <_ZN14HardwareSerial5beginEmh+0x4c>
    stopbits = UART_STOPBITS_1;
 8002254:	f04f 0900 	mov.w	r9, #0
 8002258:	e7ef      	b.n	800223a <_ZN14HardwareSerial5beginEmh+0x56>
  switch (databits) {
 800225a:	2500      	movs	r5, #0
 800225c:	e001      	b.n	8002262 <_ZN14HardwareSerial5beginEmh+0x7e>
      databits = UART_WORDLENGTH_9B;
 800225e:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  uart_init(&_serial, (uint32_t)baud, databits, parity, stopbits);
 8002262:	f104 0794 	add.w	r7, r4, #148	; 0x94
 8002266:	f8cd 9000 	str.w	r9, [sp]
 800226a:	4643      	mov	r3, r8
 800226c:	462a      	mov	r2, r5
 800226e:	4631      	mov	r1, r6
 8002270:	4638      	mov	r0, r7
 8002272:	f001 f993 	bl	800359c <uart_init>
  enableHalfDuplexRx();
 8002276:	4620      	mov	r0, r4
 8002278:	f7ff ff9e 	bl	80021b8 <_ZN14HardwareSerial18enableHalfDuplexRxEv>
  uart_attach_rx_callback(&_serial, _rx_complete_irq);
 800227c:	4904      	ldr	r1, [pc, #16]	; (8002290 <_ZN14HardwareSerial5beginEmh+0xac>)
 800227e:	4638      	mov	r0, r7
 8002280:	f001 fa84 	bl	800378c <uart_attach_rx_callback>
}
 8002284:	b003      	add	sp, #12
 8002286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800228a:	bf00      	nop
 800228c:	08003a94 	.word	0x08003a94
 8002290:	08001f9d 	.word	0x08001f9d

08002294 <_ZN14HardwareSerial4readEv>:
{
 8002294:	b510      	push	{r4, lr}
 8002296:	4604      	mov	r4, r0
  enableHalfDuplexRx();
 8002298:	f7ff ff8e 	bl	80021b8 <_ZN14HardwareSerial18enableHalfDuplexRxEv>
  if (_serial.rx_head == _serial.rx_tail) {
 800229c:	f8b4 20fc 	ldrh.w	r2, [r4, #252]	; 0xfc
 80022a0:	b292      	uxth	r2, r2
 80022a2:	f8b4 30f8 	ldrh.w	r3, [r4, #248]	; 0xf8
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d008      	beq.n	80022bc <_ZN14HardwareSerial4readEv+0x28>
    unsigned char c = _serial.rx_buff[_serial.rx_tail];
 80022aa:	f8d4 20f0 	ldr.w	r2, [r4, #240]	; 0xf0
 80022ae:	5cd0      	ldrb	r0, [r2, r3]
    _serial.rx_tail = (rx_buffer_index_t)(_serial.rx_tail + 1) % SERIAL_RX_BUFFER_SIZE;
 80022b0:	3301      	adds	r3, #1
 80022b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022b6:	f8a4 30f8 	strh.w	r3, [r4, #248]	; 0xf8
}
 80022ba:	bd10      	pop	{r4, pc}
    return -1;
 80022bc:	f04f 30ff 	mov.w	r0, #4294967295
 80022c0:	e7fb      	b.n	80022ba <_ZN14HardwareSerial4readEv+0x26>

080022c2 <_ZN13HardwareTimer10getChannelEm>:
  */
int HardwareTimer::getChannel(uint32_t channel)
{
  uint32_t return_value;

  switch (channel) {
 80022c2:	3901      	subs	r1, #1
 80022c4:	2903      	cmp	r1, #3
 80022c6:	d809      	bhi.n	80022dc <_ZN13HardwareTimer10getChannelEm+0x1a>
 80022c8:	e8df f001 	tbb	[pc, r1]
 80022cc:	06040b02 	.word	0x06040b02
      break;
    case 3:
      return_value = TIM_CHANNEL_3;
      break;
    case 4:
      return_value = TIM_CHANNEL_4;
 80022d0:	2000      	movs	r0, #0
 80022d2:	4770      	bx	lr
      return_value = TIM_CHANNEL_3;
 80022d4:	2008      	movs	r0, #8
      break;
 80022d6:	4770      	bx	lr
      return_value = TIM_CHANNEL_4;
 80022d8:	200c      	movs	r0, #12
      break;
 80022da:	4770      	bx	lr
    default:
      return_value = -1;
 80022dc:	f04f 30ff 	mov.w	r0, #4294967295
 80022e0:	4770      	bx	lr
      return_value = TIM_CHANNEL_2;
 80022e2:	2004      	movs	r0, #4
  }
  return return_value;
}
 80022e4:	4770      	bx	lr
	...

080022e8 <_ZN13HardwareTimer12getLLChannelEm>:
  */
int HardwareTimer::getLLChannel(uint32_t channel)
{
  uint32_t return_value;
#if defined(TIM_CCER_CC1NE)
  if (isComplementaryChannel[channel - 1]) {
 80022e8:	1e4b      	subs	r3, r1, #1
 80022ea:	5cc3      	ldrb	r3, [r0, r3]
 80022ec:	b15b      	cbz	r3, 8002306 <_ZN13HardwareTimer12getLLChannelEm+0x1e>
    // Complementary channel
    switch (channel) {
 80022ee:	2902      	cmp	r1, #2
 80022f0:	d021      	beq.n	8002336 <_ZN13HardwareTimer12getLLChannelEm+0x4e>
 80022f2:	2903      	cmp	r1, #3
 80022f4:	d021      	beq.n	800233a <_ZN13HardwareTimer12getLLChannelEm+0x52>
 80022f6:	2901      	cmp	r1, #1
 80022f8:	d003      	beq.n	8002302 <_ZN13HardwareTimer12getLLChannelEm+0x1a>
      case 4:
        return_value = LL_TIM_CHANNEL_CH4N;
        break;
#endif
      default:
        return_value = -1;
 80022fa:	f04f 31ff 	mov.w	r1, #4294967295
      default:
        return_value = -1;
    }
  }
  return return_value;
}
 80022fe:	4608      	mov	r0, r1
 8002300:	4770      	bx	lr
    switch (channel) {
 8002302:	2104      	movs	r1, #4
 8002304:	e7fb      	b.n	80022fe <_ZN13HardwareTimer12getLLChannelEm+0x16>
    switch (channel) {
 8002306:	1e4b      	subs	r3, r1, #1
 8002308:	2b03      	cmp	r3, #3
 800230a:	d811      	bhi.n	8002330 <_ZN13HardwareTimer12getLLChannelEm+0x48>
 800230c:	a201      	add	r2, pc, #4	; (adr r2, 8002314 <_ZN13HardwareTimer12getLLChannelEm+0x2c>)
 800230e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002312:	bf00      	nop
 8002314:	080022ff 	.word	0x080022ff
 8002318:	08002341 	.word	0x08002341
 800231c:	08002325 	.word	0x08002325
 8002320:	0800232b 	.word	0x0800232b
        return_value = LL_TIM_CHANNEL_CH3;
 8002324:	f44f 7180 	mov.w	r1, #256	; 0x100
        break;
 8002328:	e7e9      	b.n	80022fe <_ZN13HardwareTimer12getLLChannelEm+0x16>
        return_value = LL_TIM_CHANNEL_CH4;
 800232a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
        break;
 800232e:	e7e6      	b.n	80022fe <_ZN13HardwareTimer12getLLChannelEm+0x16>
        return_value = -1;
 8002330:	f04f 31ff 	mov.w	r1, #4294967295
 8002334:	e7e3      	b.n	80022fe <_ZN13HardwareTimer12getLLChannelEm+0x16>
        return_value = LL_TIM_CHANNEL_CH2N;
 8002336:	2140      	movs	r1, #64	; 0x40
 8002338:	e7e1      	b.n	80022fe <_ZN13HardwareTimer12getLLChannelEm+0x16>
        return_value = LL_TIM_CHANNEL_CH3N;
 800233a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800233e:	e7de      	b.n	80022fe <_ZN13HardwareTimer12getLLChannelEm+0x16>
        return_value = LL_TIM_CHANNEL_CH2;
 8002340:	2110      	movs	r1, #16
 8002342:	e7dc      	b.n	80022fe <_ZN13HardwareTimer12getLLChannelEm+0x16>

08002344 <_ZN13HardwareTimer5getITEm>:
  */
int HardwareTimer::getIT(uint32_t channel)
{
  uint32_t return_value;

  switch (channel) {
 8002344:	3901      	subs	r1, #1
 8002346:	2903      	cmp	r1, #3
 8002348:	d809      	bhi.n	800235e <_ZN13HardwareTimer5getITEm+0x1a>
 800234a:	e8df f001 	tbb	[pc, r1]
 800234e:	0b02      	.short	0x0b02
 8002350:	0604      	.short	0x0604
      break;
    case 3:
      return_value = TIM_IT_CC3;
      break;
    case 4:
      return_value = TIM_IT_CC4;
 8002352:	2002      	movs	r0, #2
 8002354:	4770      	bx	lr
      return_value = TIM_IT_CC3;
 8002356:	2008      	movs	r0, #8
      break;
 8002358:	4770      	bx	lr
      return_value = TIM_IT_CC4;
 800235a:	2010      	movs	r0, #16
      break;
 800235c:	4770      	bx	lr
    default:
      return_value = -1;
 800235e:	f04f 30ff 	mov.w	r0, #4294967295
 8002362:	4770      	bx	lr
      return_value = TIM_IT_CC2;
 8002364:	2004      	movs	r0, #4
  }
  return return_value;
}
 8002366:	4770      	bx	lr

08002368 <_ZN13HardwareTimer20getAssociatedChannelEm>:
  * @retval HAL channel. return -1 if arduino channel is invalid
  */
int HardwareTimer::getAssociatedChannel(uint32_t channel)
{
  int timAssociatedInputChannel = -1;
  switch (channel) {
 8002368:	3901      	subs	r1, #1
 800236a:	2903      	cmp	r1, #3
 800236c:	d803      	bhi.n	8002376 <_ZN13HardwareTimer20getAssociatedChannelEm+0xe>
 800236e:	e8df f001 	tbb	[pc, r1]
 8002372:	050b      	.short	0x050b
 8002374:	0907      	.short	0x0907
      break;
    case 3:
      timAssociatedInputChannel = 4;
      break;
    case 4:
      timAssociatedInputChannel = 3;
 8002376:	f04f 30ff 	mov.w	r0, #4294967295
 800237a:	4770      	bx	lr
      timAssociatedInputChannel = 1;
 800237c:	2001      	movs	r0, #1
      break;
 800237e:	4770      	bx	lr
      timAssociatedInputChannel = 4;
 8002380:	2004      	movs	r0, #4
      break;
 8002382:	4770      	bx	lr
      timAssociatedInputChannel = 3;
 8002384:	2003      	movs	r0, #3
      break;
 8002386:	4770      	bx	lr
      timAssociatedInputChannel = 2;
 8002388:	2002      	movs	r0, #2
    default:
      break;
  }
  return timAssociatedInputChannel;
}
 800238a:	4770      	bx	lr

0800238c <_ZN13HardwareTimer13resumeChannelEm>:
  * @brief  Configure specified channel and resume/start timer
  * @param  Arduino channel [1..4]
  * @retval None
  */
void HardwareTimer::resumeChannel(uint32_t channel)
{
 800238c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002390:	4604      	mov	r4, r0
 8002392:	460d      	mov	r5, r1
  int timChannel = getChannel(channel);
 8002394:	f7ff ff95 	bl	80022c2 <_ZN13HardwareTimer10getChannelEm>
 8002398:	4607      	mov	r7, r0
  int timAssociatedInputChannel;
  if (timChannel == -1) {
 800239a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800239e:	d02b      	beq.n	80023f8 <_ZN13HardwareTimer13resumeChannelEm+0x6c>
    Error_Handler();
  }

  int interrupt = getIT(channel);
 80023a0:	4629      	mov	r1, r5
 80023a2:	4620      	mov	r0, r4
 80023a4:	f7ff ffce 	bl	8002344 <_ZN13HardwareTimer5getITEm>
 80023a8:	4606      	mov	r6, r0
  if (interrupt == -1) {
 80023aa:	f1b0 3fff 	cmp.w	r0, #4294967295
 80023ae:	d029      	beq.n	8002404 <_ZN13HardwareTimer13resumeChannelEm+0x78>
    Error_Handler();
  }

  int LLChannel = getLLChannel(channel);
 80023b0:	4629      	mov	r1, r5
 80023b2:	4620      	mov	r0, r4
 80023b4:	f7ff ff98 	bl	80022e8 <_ZN13HardwareTimer12getLLChannelEm>
  if (LLChannel == -1) {
 80023b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80023bc:	d028      	beq.n	8002410 <_ZN13HardwareTimer13resumeChannelEm+0x84>
    Error_Handler();
  }

  // Clear flag and enable IT
  if (callbacks[channel]) {
 80023be:	f105 0806 	add.w	r8, r5, #6
 80023c2:	eb04 1808 	add.w	r8, r4, r8, lsl #4
    bool _M_empty() const { return !_M_manager; }
 80023c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80023ca:	b133      	cbz	r3, 80023da <_ZN13HardwareTimer13resumeChannelEm+0x4e>
    __HAL_TIM_CLEAR_FLAG(&(_timerObj.handle), interrupt);
 80023cc:	6923      	ldr	r3, [r4, #16]
 80023ce:	43f2      	mvns	r2, r6
 80023d0:	611a      	str	r2, [r3, #16]
    __HAL_TIM_ENABLE_IT(&(_timerObj.handle), interrupt);
 80023d2:	6923      	ldr	r3, [r4, #16]
 80023d4:	68d8      	ldr	r0, [r3, #12]
 80023d6:	4306      	orrs	r6, r0
 80023d8:	60de      	str	r6, [r3, #12]
  }

  switch (_ChannelMode[channel - 1]) {
 80023da:	1e6a      	subs	r2, r5, #1
 80023dc:	eb04 0342 	add.w	r3, r4, r2, lsl #1
 80023e0:	889b      	ldrh	r3, [r3, #4]
 80023e2:	2b0c      	cmp	r3, #12
 80023e4:	d85c      	bhi.n	80024a0 <_ZN13HardwareTimer13resumeChannelEm+0x114>
 80023e6:	e8df f003 	tbb	[pc, r3]
 80023ea:	5d5d      	.short	0x5d5d
 80023ec:	19272727 	.word	0x19272727
 80023f0:	56272719 	.word	0x56272719
 80023f4:	5656      	.short	0x5656
 80023f6:	35          	.byte	0x35
 80023f7:	00          	.byte	0x00
    Error_Handler();
 80023f8:	f240 1179 	movw	r1, #377	; 0x179
 80023fc:	482e      	ldr	r0, [pc, #184]	; (80024b8 <_ZN13HardwareTimer13resumeChannelEm+0x12c>)
 80023fe:	f000 ffa4 	bl	800334a <_Error_Handler>
 8002402:	e7cd      	b.n	80023a0 <_ZN13HardwareTimer13resumeChannelEm+0x14>
    Error_Handler();
 8002404:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 8002408:	482b      	ldr	r0, [pc, #172]	; (80024b8 <_ZN13HardwareTimer13resumeChannelEm+0x12c>)
 800240a:	f000 ff9e 	bl	800334a <_Error_Handler>
 800240e:	e7cf      	b.n	80023b0 <_ZN13HardwareTimer13resumeChannelEm+0x24>
    Error_Handler();
 8002410:	f240 1183 	movw	r1, #387	; 0x183
 8002414:	4828      	ldr	r0, [pc, #160]	; (80024b8 <_ZN13HardwareTimer13resumeChannelEm+0x12c>)
 8002416:	f000 ff98 	bl	800334a <_Error_Handler>
 800241a:	e7d0      	b.n	80023be <_ZN13HardwareTimer13resumeChannelEm+0x32>
    case TIMER_OUTPUT_COMPARE_PWM1:
    case TIMER_OUTPUT_COMPARE_PWM2: {
#if defined(TIM_CCER_CC1NE)
        if (isComplementaryChannel[channel - 1]) {
 800241c:	5ca3      	ldrb	r3, [r4, r2]
 800241e:	b12b      	cbz	r3, 800242c <_ZN13HardwareTimer13resumeChannelEm+0xa0>
          HAL_TIMEx_PWMN_Start(&(_timerObj.handle), timChannel);
 8002420:	4639      	mov	r1, r7
 8002422:	f104 0010 	add.w	r0, r4, #16
 8002426:	f7ff f9ff 	bl	8001828 <HAL_TIMEx_PWMN_Start>
 800242a:	e039      	b.n	80024a0 <_ZN13HardwareTimer13resumeChannelEm+0x114>
        } else
#endif
        {
          HAL_TIM_PWM_Start(&(_timerObj.handle), timChannel);
 800242c:	4639      	mov	r1, r7
 800242e:	f104 0010 	add.w	r0, r4, #16
 8002432:	f7ff f889 	bl	8001548 <HAL_TIM_PWM_Start>
 8002436:	e033      	b.n	80024a0 <_ZN13HardwareTimer13resumeChannelEm+0x114>
    case TIMER_OUTPUT_COMPARE_INACTIVE:
    case TIMER_OUTPUT_COMPARE_TOGGLE:
    case TIMER_OUTPUT_COMPARE_FORCED_ACTIVE:
    case TIMER_OUTPUT_COMPARE_FORCED_INACTIVE: {
#if defined(TIM_CCER_CC1NE)
        if (isComplementaryChannel[channel - 1]) {
 8002438:	5ca3      	ldrb	r3, [r4, r2]
 800243a:	b12b      	cbz	r3, 8002448 <_ZN13HardwareTimer13resumeChannelEm+0xbc>
          HAL_TIMEx_OCN_Start(&(_timerObj.handle), timChannel);
 800243c:	4639      	mov	r1, r7
 800243e:	f104 0010 	add.w	r0, r4, #16
 8002442:	f7ff f987 	bl	8001754 <HAL_TIMEx_OCN_Start>
 8002446:	e02b      	b.n	80024a0 <_ZN13HardwareTimer13resumeChannelEm+0x114>
        } else
#endif
        {
          HAL_TIM_OC_Start(&(_timerObj.handle), timChannel);
 8002448:	4639      	mov	r1, r7
 800244a:	f104 0010 	add.w	r0, r4, #16
 800244e:	f7ff f80d 	bl	800146c <HAL_TIM_OC_Start>
 8002452:	e025      	b.n	80024a0 <_ZN13HardwareTimer13resumeChannelEm+0x114>
        }
      }
      break;
    case TIMER_INPUT_FREQ_DUTY_MEASUREMENT: {
        HAL_TIM_IC_Start(&(_timerObj.handle), timChannel);
 8002454:	4639      	mov	r1, r7
 8002456:	f104 0010 	add.w	r0, r4, #16
 800245a:	f7ff f8e3 	bl	8001624 <HAL_TIM_IC_Start>

        // Enable 2nd associated channel
        timAssociatedInputChannel = getAssociatedChannel(channel);
 800245e:	4629      	mov	r1, r5
 8002460:	4620      	mov	r0, r4
 8002462:	f7ff ff81 	bl	8002368 <_ZN13HardwareTimer20getAssociatedChannelEm>
 8002466:	4605      	mov	r5, r0
        LL_TIM_CC_EnableChannel(_timerObj.handle.Instance, getLLChannel(timAssociatedInputChannel));
 8002468:	6926      	ldr	r6, [r4, #16]
 800246a:	4601      	mov	r1, r0
 800246c:	4620      	mov	r0, r4
 800246e:	f7ff ff3b 	bl	80022e8 <_ZN13HardwareTimer12getLLChannelEm>
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
  SET_BIT(TIMx->CCER, Channels);
 8002472:	6a33      	ldr	r3, [r6, #32]
 8002474:	4318      	orrs	r0, r3
 8002476:	6230      	str	r0, [r6, #32]
 8002478:	f8d8 3008 	ldr.w	r3, [r8, #8]
        if (callbacks[channel]) {
 800247c:	b183      	cbz	r3, 80024a0 <_ZN13HardwareTimer13resumeChannelEm+0x114>
          __HAL_TIM_CLEAR_FLAG(&(_timerObj.handle), getIT(timAssociatedInputChannel));
 800247e:	4629      	mov	r1, r5
 8002480:	4620      	mov	r0, r4
 8002482:	f7ff ff5f 	bl	8002344 <_ZN13HardwareTimer5getITEm>
 8002486:	6923      	ldr	r3, [r4, #16]
 8002488:	43c2      	mvns	r2, r0
 800248a:	611a      	str	r2, [r3, #16]
          __HAL_TIM_ENABLE_IT(&(_timerObj.handle), getIT(timAssociatedInputChannel));
 800248c:	6923      	ldr	r3, [r4, #16]
 800248e:	68da      	ldr	r2, [r3, #12]
 8002490:	4310      	orrs	r0, r2
 8002492:	60d8      	str	r0, [r3, #12]
 8002494:	e004      	b.n	80024a0 <_ZN13HardwareTimer13resumeChannelEm+0x114>
      }
      break;
    case TIMER_INPUT_CAPTURE_RISING:
    case TIMER_INPUT_CAPTURE_FALLING:
    case TIMER_INPUT_CAPTURE_BOTHEDGE: {
        HAL_TIM_IC_Start(&(_timerObj.handle), timChannel);
 8002496:	4639      	mov	r1, r7
 8002498:	f104 0010 	add.w	r0, r4, #16
 800249c:	f7ff f8c2 	bl	8001624 <HAL_TIM_IC_Start>
      break;
    case TIMER_NOT_USED:
    default :
      break;
  }
}
 80024a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (!LL_TIM_IsEnabledCounter(_timerObj.handle.Instance)) {
 80024a4:	6923      	ldr	r3, [r4, #16]
  return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f013 0f01 	tst.w	r3, #1
 80024ac:	d1f8      	bne.n	80024a0 <_ZN13HardwareTimer13resumeChannelEm+0x114>
        HAL_TIM_Base_Start(&(_timerObj.handle));
 80024ae:	f104 0010 	add.w	r0, r4, #16
 80024b2:	f7fe fe75 	bl	80011a0 <HAL_TIM_Base_Start>
}
 80024b6:	e7f3      	b.n	80024a0 <_ZN13HardwareTimer13resumeChannelEm+0x114>
 80024b8:	08003b2c 	.word	0x08003b2c

080024bc <_ZN13HardwareTimer6resumeEv>:
{
 80024bc:	b510      	push	{r4, lr}
 80024be:	4604      	mov	r4, r0
 80024c0:	6e83      	ldr	r3, [r0, #104]	; 0x68
  if (callbacks[0]) {
 80024c2:	b15b      	cbz	r3, 80024dc <_ZN13HardwareTimer6resumeEv+0x20>
    __HAL_TIM_CLEAR_FLAG(&(_timerObj.handle), TIM_FLAG_UPDATE);
 80024c4:	6903      	ldr	r3, [r0, #16]
 80024c6:	f06f 0201 	mvn.w	r2, #1
 80024ca:	611a      	str	r2, [r3, #16]
    __HAL_TIM_ENABLE_IT(&(_timerObj.handle), TIM_IT_UPDATE);
 80024cc:	f850 2f10 	ldr.w	r2, [r0, #16]!
 80024d0:	68d3      	ldr	r3, [r2, #12]
 80024d2:	f043 0301 	orr.w	r3, r3, #1
 80024d6:	60d3      	str	r3, [r2, #12]
    HAL_TIM_Base_Start(&(_timerObj.handle));
 80024d8:	f7fe fe62 	bl	80011a0 <HAL_TIM_Base_Start>
  resumeChannel(1);
 80024dc:	2101      	movs	r1, #1
 80024de:	4620      	mov	r0, r4
 80024e0:	f7ff ff54 	bl	800238c <_ZN13HardwareTimer13resumeChannelEm>
  resumeChannel(2);
 80024e4:	2102      	movs	r1, #2
 80024e6:	4620      	mov	r0, r4
 80024e8:	f7ff ff50 	bl	800238c <_ZN13HardwareTimer13resumeChannelEm>
  resumeChannel(3);
 80024ec:	2103      	movs	r1, #3
 80024ee:	4620      	mov	r0, r4
 80024f0:	f7ff ff4c 	bl	800238c <_ZN13HardwareTimer13resumeChannelEm>
  resumeChannel(4);
 80024f4:	2104      	movs	r1, #4
 80024f6:	4620      	mov	r0, r4
 80024f8:	f7ff ff48 	bl	800238c <_ZN13HardwareTimer13resumeChannelEm>
}
 80024fc:	bd10      	pop	{r4, pc}
	...

08002500 <_Z15get_timer_indexP11TIM_TypeDef>:
  * @brief  return timer index from timer handle
  * @param  htim : one of the defined timer
  * @retval timer index
  */
timer_index_t get_timer_index(TIM_TypeDef *instance)
{
 8002500:	4603      	mov	r3, r0
  timer_index_t index = UNKNOWN_TIMER;

#if defined(TIM1_BASE)
  if (instance == TIM1) {
 8002502:	4a0b      	ldr	r2, [pc, #44]	; (8002530 <_Z15get_timer_indexP11TIM_TypeDef+0x30>)
 8002504:	4290      	cmp	r0, r2
 8002506:	d00b      	beq.n	8002520 <_Z15get_timer_indexP11TIM_TypeDef+0x20>
  timer_index_t index = UNKNOWN_TIMER;
 8002508:	f64f 70ff 	movw	r0, #65535	; 0xffff
    index = TIMER1_INDEX;
  }
#endif
#if defined(TIM2_BASE)
  if (instance == TIM2) {
 800250c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002510:	d008      	beq.n	8002524 <_Z15get_timer_indexP11TIM_TypeDef+0x24>
    index = TIMER2_INDEX;
  }
#endif
#if defined(TIM3_BASE)
  if (instance == TIM3) {
 8002512:	4a08      	ldr	r2, [pc, #32]	; (8002534 <_Z15get_timer_indexP11TIM_TypeDef+0x34>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d007      	beq.n	8002528 <_Z15get_timer_indexP11TIM_TypeDef+0x28>
    index = TIMER3_INDEX;
  }
#endif
#if defined(TIM4_BASE)
  if (instance == TIM4) {
 8002518:	4a07      	ldr	r2, [pc, #28]	; (8002538 <_Z15get_timer_indexP11TIM_TypeDef+0x38>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d006      	beq.n	800252c <_Z15get_timer_indexP11TIM_TypeDef+0x2c>
  if (instance == TIM22) {
    index = TIMER22_INDEX;
  }
#endif
  return index;
}
 800251e:	4770      	bx	lr
    index = TIMER1_INDEX;
 8002520:	2000      	movs	r0, #0
 8002522:	e7f3      	b.n	800250c <_Z15get_timer_indexP11TIM_TypeDef+0xc>
    index = TIMER2_INDEX;
 8002524:	2001      	movs	r0, #1
 8002526:	e7f4      	b.n	8002512 <_Z15get_timer_indexP11TIM_TypeDef+0x12>
    index = TIMER3_INDEX;
 8002528:	2002      	movs	r0, #2
 800252a:	e7f5      	b.n	8002518 <_Z15get_timer_indexP11TIM_TypeDef+0x18>
    index = TIMER4_INDEX;
 800252c:	2003      	movs	r0, #3
 800252e:	e7f6      	b.n	800251e <_Z15get_timer_indexP11TIM_TypeDef+0x1e>
 8002530:	40012c00 	.word	0x40012c00
 8002534:	40000400 	.word	0x40000400
 8002538:	40000800 	.word	0x40000800

0800253c <_ZN13HardwareTimerD1Ev>:
HardwareTimer::~HardwareTimer()
 800253c:	b570      	push	{r4, r5, r6, lr}
 800253e:	4605      	mov	r5, r0
  uint32_t index = get_timer_index(_timerObj.handle.Instance);
 8002540:	4606      	mov	r6, r0
 8002542:	f856 0f10 	ldr.w	r0, [r6, #16]!
 8002546:	f7ff ffdb 	bl	8002500 <_Z15get_timer_indexP11TIM_TypeDef>
 800254a:	4604      	mov	r4, r0
  disableTimerClock(&(_timerObj.handle));
 800254c:	4630      	mov	r0, r6
 800254e:	f000 ff49 	bl	80033e4 <disableTimerClock>
  HardwareTimer_Handle[index] = NULL;
 8002552:	2300      	movs	r3, #0
 8002554:	4a0a      	ldr	r2, [pc, #40]	; (8002580 <_ZN13HardwareTimerD1Ev+0x44>)
 8002556:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
  _timerObj.__this = NULL;
 800255a:	60eb      	str	r3, [r5, #12]
HardwareTimer::~HardwareTimer()
 800255c:	f115 0660 	adds.w	r6, r5, #96	; 0x60
 8002560:	d00c      	beq.n	800257c <_ZN13HardwareTimerD1Ev+0x40>
 8002562:	f105 04b0 	add.w	r4, r5, #176	; 0xb0
 8002566:	42a6      	cmp	r6, r4
 8002568:	d008      	beq.n	800257c <_ZN13HardwareTimerD1Ev+0x40>
 800256a:	3c10      	subs	r4, #16
      if (_M_manager)
 800256c:	68a3      	ldr	r3, [r4, #8]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d0f9      	beq.n	8002566 <_ZN13HardwareTimerD1Ev+0x2a>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8002572:	2203      	movs	r2, #3
 8002574:	4621      	mov	r1, r4
 8002576:	4620      	mov	r0, r4
 8002578:	4798      	blx	r3
    class function<_Res(_ArgTypes...)>
 800257a:	e7f4      	b.n	8002566 <_ZN13HardwareTimerD1Ev+0x2a>
}
 800257c:	4628      	mov	r0, r5
 800257e:	bd70      	pop	{r4, r5, r6, pc}
 8002580:	2000025c 	.word	0x2000025c

08002584 <_ZN13HardwareTimer5setupEP11TIM_TypeDef>:
{
 8002584:	b570      	push	{r4, r5, r6, lr}
 8002586:	4604      	mov	r4, r0
 8002588:	460d      	mov	r5, r1
  uint32_t index = get_timer_index(instance);
 800258a:	4608      	mov	r0, r1
 800258c:	f7ff ffb8 	bl	8002500 <_Z15get_timer_indexP11TIM_TypeDef>
 8002590:	4606      	mov	r6, r0
  if (index == UNKNOWN_TIMER) {
 8002592:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002596:	4298      	cmp	r0, r3
 8002598:	d023      	beq.n	80025e2 <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0x5e>
  if (_timerObj.handle.Instance) {
 800259a:	6923      	ldr	r3, [r4, #16]
 800259c:	b11b      	cbz	r3, 80025a6 <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0x22>
    Error_Handler();
 800259e:	2152      	movs	r1, #82	; 0x52
 80025a0:	4828      	ldr	r0, [pc, #160]	; (8002644 <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0xc0>)
 80025a2:	f000 fed2 	bl	800334a <_Error_Handler>
  HardwareTimer_Handle[index] = &_timerObj;
 80025a6:	f104 030c 	add.w	r3, r4, #12
 80025aa:	4a27      	ldr	r2, [pc, #156]	; (8002648 <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0xc4>)
 80025ac:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  _timerObj.handle.Instance = instance;
 80025b0:	6125      	str	r5, [r4, #16]
  _timerObj.handle.Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025b2:	2500      	movs	r5, #0
 80025b4:	f884 502c 	strb.w	r5, [r4, #44]	; 0x2c
  _timerObj.handle.hdma[0] = NULL;
 80025b8:	6325      	str	r5, [r4, #48]	; 0x30
  _timerObj.handle.hdma[1] = NULL;
 80025ba:	6365      	str	r5, [r4, #52]	; 0x34
  _timerObj.handle.hdma[2] = NULL;
 80025bc:	63a5      	str	r5, [r4, #56]	; 0x38
  _timerObj.handle.hdma[3] = NULL;
 80025be:	63e5      	str	r5, [r4, #60]	; 0x3c
  _timerObj.handle.hdma[4] = NULL;
 80025c0:	6425      	str	r5, [r4, #64]	; 0x40
  _timerObj.handle.hdma[5] = NULL;
 80025c2:	6465      	str	r5, [r4, #68]	; 0x44
  _timerObj.handle.hdma[6] = NULL;
 80025c4:	64a5      	str	r5, [r4, #72]	; 0x48
  _timerObj.handle.Lock = HAL_UNLOCKED;
 80025c6:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
  _timerObj.handle.State = HAL_TIM_STATE_RESET;
 80025ca:	f884 504d 	strb.w	r5, [r4, #77]	; 0x4d
  _timerObj.__this = (void *)this;
 80025ce:	60e4      	str	r4, [r4, #12]
  _timerObj.preemptPriority = TIM_IRQ_PRIO;
 80025d0:	230e      	movs	r3, #14
 80025d2:	65a3      	str	r3, [r4, #88]	; 0x58
  _timerObj.subPriority = TIM_IRQ_SUBPRIO;
 80025d4:	65e5      	str	r5, [r4, #92]	; 0x5c
  enableTimerClock(&(_timerObj.handle));
 80025d6:	f104 0610 	add.w	r6, r4, #16
 80025da:	4630      	mov	r0, r6
 80025dc:	f000 feb8 	bl	8003350 <enableTimerClock>
  for (int i = 0; i < TIMER_CHANNELS + 1 ; i++) {
 80025e0:	e005      	b.n	80025ee <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0x6a>
    Error_Handler();
 80025e2:	214d      	movs	r1, #77	; 0x4d
 80025e4:	4817      	ldr	r0, [pc, #92]	; (8002644 <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0xc0>)
 80025e6:	f000 feb0 	bl	800334a <_Error_Handler>
 80025ea:	e7d6      	b.n	800259a <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0x16>
  for (int i = 0; i < TIMER_CHANNELS + 1 ; i++) {
 80025ec:	3501      	adds	r5, #1
 80025ee:	2d04      	cmp	r5, #4
 80025f0:	dc10      	bgt.n	8002614 <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0x90>
	if (_M_manager)
 80025f2:	eb04 1305 	add.w	r3, r4, r5, lsl #4
 80025f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f7      	beq.n	80025ec <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0x68>
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
 80025fc:	1da8      	adds	r0, r5, #6
 80025fe:	eb04 1000 	add.w	r0, r4, r0, lsl #4
 8002602:	2203      	movs	r2, #3
 8002604:	4601      	mov	r1, r0
 8002606:	4798      	blx	r3
	    _M_manager = nullptr;
 8002608:	eb04 1305 	add.w	r3, r4, r5, lsl #4
 800260c:	2200      	movs	r2, #0
 800260e:	669a      	str	r2, [r3, #104]	; 0x68
	    _M_invoker = nullptr;
 8002610:	66da      	str	r2, [r3, #108]	; 0x6c
 8002612:	e7eb      	b.n	80025ec <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0x68>
  for (int i = 0; i < TIMER_CHANNELS; i++) {
 8002614:	2300      	movs	r3, #0
 8002616:	e005      	b.n	8002624 <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0xa0>
    isComplementaryChannel[i] = false;
 8002618:	2200      	movs	r2, #0
 800261a:	54e2      	strb	r2, [r4, r3]
    _ChannelMode[i] = TIMER_DISABLED;
 800261c:	eb04 0143 	add.w	r1, r4, r3, lsl #1
 8002620:	808a      	strh	r2, [r1, #4]
  for (int i = 0; i < TIMER_CHANNELS; i++) {
 8002622:	3301      	adds	r3, #1
 8002624:	2b03      	cmp	r3, #3
 8002626:	ddf7      	ble.n	8002618 <_ZN13HardwareTimer5setupEP11TIM_TypeDef+0x94>
  _timerObj.handle.Init.Prescaler = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	6163      	str	r3, [r4, #20]
  _timerObj.handle.Init.Period = MAX_RELOAD;
 800262c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002630:	61e2      	str	r2, [r4, #28]
  _timerObj.handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002632:	61a3      	str	r3, [r4, #24]
  _timerObj.handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002634:	6223      	str	r3, [r4, #32]
  _timerObj.handle.Init.RepetitionCounter = 0;
 8002636:	6263      	str	r3, [r4, #36]	; 0x24
  _timerObj.handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002638:	2380      	movs	r3, #128	; 0x80
 800263a:	62a3      	str	r3, [r4, #40]	; 0x28
  HAL_TIM_Base_Init(&(_timerObj.handle));
 800263c:	4630      	mov	r0, r6
 800263e:	f7fe fed7 	bl	80013f0 <HAL_TIM_Base_Init>
}
 8002642:	bd70      	pop	{r4, r5, r6, pc}
 8002644:	08003b2c 	.word	0x08003b2c
 8002648:	2000025c 	.word	0x2000025c

0800264c <_ZN13HardwareTimerC1EP11TIM_TypeDef>:
HardwareTimer::HardwareTimer(TIM_TypeDef *instance)
 800264c:	b538      	push	{r3, r4, r5, lr}
 800264e:	4605      	mov	r5, r0
 8002650:	f100 0260 	add.w	r2, r0, #96	; 0x60
 8002654:	2304      	movs	r3, #4
 8002656:	2b00      	cmp	r3, #0
 8002658:	db04      	blt.n	8002664 <_ZN13HardwareTimerC1EP11TIM_TypeDef+0x18>
    _Function_base() : _M_manager(nullptr) { }
 800265a:	2400      	movs	r4, #0
 800265c:	6094      	str	r4, [r2, #8]
 800265e:	3210      	adds	r2, #16
 8002660:	3b01      	subs	r3, #1
 8002662:	e7f8      	b.n	8002656 <_ZN13HardwareTimerC1EP11TIM_TypeDef+0xa>
  _timerObj.handle.Instance = nullptr;
 8002664:	2300      	movs	r3, #0
 8002666:	612b      	str	r3, [r5, #16]
  setup(instance);
 8002668:	4628      	mov	r0, r5
 800266a:	f7ff ff8b 	bl	8002584 <_ZN13HardwareTimer5setupEP11TIM_TypeDef>
}
 800266e:	4628      	mov	r0, r5
 8002670:	bd38      	pop	{r3, r4, r5, pc}
	...

08002674 <_ZN13HardwareTimer15getTimerClkFreqEv>:
  * @brief  This function return the timer clock frequency.
  * @param  None
  * @retval frequency in Hz
  */
uint32_t HardwareTimer::getTimerClkFreq()
{
 8002674:	b510      	push	{r4, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	4604      	mov	r4, r0
#if defined(STM32MP1xx)
  uint8_t timerClkSrc = getTimerClkSrc(_timerObj.handle.Instance);
  uint64_t clkSelection = timerClkSrc == 1 ? RCC_PERIPHCLK_TIMG1 : RCC_PERIPHCLK_TIMG2;
  return HAL_RCCEx_GetPeriphCLKFreq(clkSelection);
#else
  RCC_ClkInitTypeDef    clkconfig = {};
 800267a:	2300      	movs	r3, #0
 800267c:	9301      	str	r3, [sp, #4]
 800267e:	9302      	str	r3, [sp, #8]
 8002680:	9303      	str	r3, [sp, #12]
 8002682:	9304      	str	r3, [sp, #16]
 8002684:	9305      	str	r3, [sp, #20]
  uint32_t              pFLatency = 0U;
 8002686:	9300      	str	r3, [sp, #0]
  uint32_t              uwTimclock = 0U, uwAPBxPrescaler = 0U;

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002688:	4669      	mov	r1, sp
 800268a:	a801      	add	r0, sp, #4
 800268c:	f7fe fd56 	bl	800113c <HAL_RCC_GetClockConfig>
  switch (getTimerClkSrc(_timerObj.handle.Instance)) {
 8002690:	6920      	ldr	r0, [r4, #16]
 8002692:	f000 ff59 	bl	8003548 <getTimerClkSrc>
 8002696:	2801      	cmp	r0, #1
 8002698:	d008      	beq.n	80026ac <_ZN13HardwareTimer15getTimerClkFreqEv+0x38>
 800269a:	2802      	cmp	r0, #2
 800269c:	d015      	beq.n	80026ca <_ZN13HardwareTimer15getTimerClkFreqEv+0x56>
      uwTimclock = HAL_RCC_GetPCLK2Freq();
      break;
#endif
    default:
    case 0: // Unknown timer clock source
      Error_Handler();
 800269e:	f240 5156 	movw	r1, #1366	; 0x556
 80026a2:	480e      	ldr	r0, [pc, #56]	; (80026dc <_ZN13HardwareTimer15getTimerClkFreqEv+0x68>)
 80026a4:	f000 fe51 	bl	800334a <_Error_Handler>
  uint32_t              uwTimclock = 0U, uwAPBxPrescaler = 0U;
 80026a8:	2000      	movs	r0, #0
 80026aa:	e015      	b.n	80026d8 <_ZN13HardwareTimer15getTimerClkFreqEv+0x64>
      uwAPBxPrescaler = clkconfig.APB1CLKDivider;
 80026ac:	9c04      	ldr	r4, [sp, #16]
      uwTimclock = HAL_RCC_GetPCLK1Freq();
 80026ae:	f7fe fd25 	bl	80010fc <HAL_RCC_GetPCLK1Freq>
        uwTimclock *= 4;
        break;
    } else
#endif
#endif
    switch (uwAPBxPrescaler) {
 80026b2:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 80026b6:	d006      	beq.n	80026c6 <_ZN13HardwareTimer15getTimerClkFreqEv+0x52>
 80026b8:	d80b      	bhi.n	80026d2 <_ZN13HardwareTimer15getTimerClkFreqEv+0x5e>
 80026ba:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80026be:	d002      	beq.n	80026c6 <_ZN13HardwareTimer15getTimerClkFreqEv+0x52>
 80026c0:	f5b4 6fa0 	cmp.w	r4, #1280	; 0x500
 80026c4:	d108      	bne.n	80026d8 <_ZN13HardwareTimer15getTimerClkFreqEv+0x64>
        break;
      case RCC_HCLK_DIV2:
      case RCC_HCLK_DIV4:
      case RCC_HCLK_DIV8:
      case RCC_HCLK_DIV16:
        uwTimclock *= 2;
 80026c6:	0040      	lsls	r0, r0, #1
        break;
    }
#endif /* STM32H7xx */
  return uwTimclock;
 80026c8:	e006      	b.n	80026d8 <_ZN13HardwareTimer15getTimerClkFreqEv+0x64>
      uwAPBxPrescaler = clkconfig.APB2CLKDivider;
 80026ca:	9c05      	ldr	r4, [sp, #20]
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80026cc:	f7fe fd26 	bl	800111c <HAL_RCC_GetPCLK2Freq>
      break;
 80026d0:	e7ef      	b.n	80026b2 <_ZN13HardwareTimer15getTimerClkFreqEv+0x3e>
    switch (uwAPBxPrescaler) {
 80026d2:	f5b4 6fe0 	cmp.w	r4, #1792	; 0x700
 80026d6:	d0f6      	beq.n	80026c6 <_ZN13HardwareTimer15getTimerClkFreqEv+0x52>
#endif /* STM32MP1xx */
}
 80026d8:	b006      	add	sp, #24
 80026da:	bd10      	pop	{r4, pc}
 80026dc:	08003b2c 	.word	0x08003b2c

080026e0 <_ZN13HardwareTimer11setOverflowEm13TimerFormat_t>:
{
 80026e0:	b538      	push	{r3, r4, r5, lr}
 80026e2:	4605      	mov	r5, r0
 80026e4:	460c      	mov	r4, r1
  switch (format) {
 80026e6:	2a01      	cmp	r2, #1
 80026e8:	d007      	beq.n	80026fa <_ZN13HardwareTimer11setOverflowEm13TimerFormat_t+0x1a>
 80026ea:	2a02      	cmp	r2, #2
 80026ec:	d014      	beq.n	8002718 <_ZN13HardwareTimer11setOverflowEm13TimerFormat_t+0x38>
  if (PeriodTicks > 0) {
 80026ee:	b104      	cbz	r4, 80026f2 <_ZN13HardwareTimer11setOverflowEm13TimerFormat_t+0x12>
    ARR_RegisterValue = PeriodTicks - 1;
 80026f0:	3c01      	subs	r4, #1
  __HAL_TIM_SET_AUTORELOAD(&_timerObj.handle, ARR_RegisterValue);
 80026f2:	692b      	ldr	r3, [r5, #16]
 80026f4:	62dc      	str	r4, [r3, #44]	; 0x2c
 80026f6:	61ec      	str	r4, [r5, #28]
}
 80026f8:	bd38      	pop	{r3, r4, r5, pc}
      period_cyc = overflow * (getTimerClkFreq() / 1000000);
 80026fa:	f7ff ffbb 	bl	8002674 <_ZN13HardwareTimer15getTimerClkFreqEv>
 80026fe:	490c      	ldr	r1, [pc, #48]	; (8002730 <_ZN13HardwareTimer11setOverflowEm13TimerFormat_t+0x50>)
 8002700:	fba1 3100 	umull	r3, r1, r1, r0
 8002704:	0c89      	lsrs	r1, r1, #18
 8002706:	fb04 f401 	mul.w	r4, r4, r1
      Prescalerfactor = (period_cyc / 0x10000) + 1;
 800270a:	0c23      	lsrs	r3, r4, #16
 800270c:	1c59      	adds	r1, r3, #1
      LL_TIM_SetPrescaler(_timerObj.handle.Instance, Prescalerfactor - 1);
 800270e:	692a      	ldr	r2, [r5, #16]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002710:	6293      	str	r3, [r2, #40]	; 0x28
      PeriodTicks = period_cyc / Prescalerfactor;
 8002712:	fbb4 f4f1 	udiv	r4, r4, r1
      break;
 8002716:	e7ea      	b.n	80026ee <_ZN13HardwareTimer11setOverflowEm13TimerFormat_t+0xe>
      period_cyc = getTimerClkFreq() / overflow;
 8002718:	f7ff ffac 	bl	8002674 <_ZN13HardwareTimer15getTimerClkFreqEv>
 800271c:	fbb0 f4f4 	udiv	r4, r0, r4
      Prescalerfactor = (period_cyc / 0x10000) + 1;
 8002720:	0c23      	lsrs	r3, r4, #16
 8002722:	1c59      	adds	r1, r3, #1
      LL_TIM_SetPrescaler(_timerObj.handle.Instance, Prescalerfactor - 1);
 8002724:	692a      	ldr	r2, [r5, #16]
 8002726:	6293      	str	r3, [r2, #40]	; 0x28
      PeriodTicks = period_cyc / Prescalerfactor;
 8002728:	fbb4 f4f1 	udiv	r4, r4, r1
      break;
 800272c:	e7df      	b.n	80026ee <_ZN13HardwareTimer11setOverflowEm13TimerFormat_t+0xe>
 800272e:	bf00      	nop
 8002730:	431bde83 	.word	0x431bde83

08002734 <TIM1_UP_IRQHandler>:
    * @brief  TIM1 IRQHandler common with TIM10 and TIM16 on some STM32F1xx
    * @param  None
    * @retval None
    */
  void TIM1_IRQHandler(void)
  {
 8002734:	b508      	push	{r3, lr}
    if (HardwareTimer_Handle[TIMER1_INDEX]) {
 8002736:	4b03      	ldr	r3, [pc, #12]	; (8002744 <TIM1_UP_IRQHandler+0x10>)
 8002738:	6818      	ldr	r0, [r3, #0]
 800273a:	b110      	cbz	r0, 8002742 <TIM1_UP_IRQHandler+0xe>
      HAL_TIM_IRQHandler(&HardwareTimer_Handle[TIMER1_INDEX]->handle);
 800273c:	3004      	adds	r0, #4
 800273e:	f7fe fd5f 	bl	8001200 <HAL_TIM_IRQHandler>
    if (HardwareTimer_Handle[TIMER16_INDEX]) {
      HAL_TIM_IRQHandler(&HardwareTimer_Handle[TIMER16_INDEX]->handle);
    }
#endif
#endif
  }
 8002742:	bd08      	pop	{r3, pc}
 8002744:	2000025c 	.word	0x2000025c

08002748 <TIM1_CC_IRQHandler>:

#if !defined(STM32F3xx)
  void TIM1_CC_IRQHandler(void)
  {
 8002748:	b508      	push	{r3, lr}
    if (HardwareTimer_Handle[TIMER1_INDEX]) {
 800274a:	4b03      	ldr	r3, [pc, #12]	; (8002758 <TIM1_CC_IRQHandler+0x10>)
 800274c:	6818      	ldr	r0, [r3, #0]
 800274e:	b110      	cbz	r0, 8002756 <TIM1_CC_IRQHandler+0xe>
      HAL_TIM_IRQHandler(&HardwareTimer_Handle[TIMER1_INDEX]->handle);
 8002750:	3004      	adds	r0, #4
 8002752:	f7fe fd55 	bl	8001200 <HAL_TIM_IRQHandler>
    }
  }
 8002756:	bd08      	pop	{r3, pc}
 8002758:	2000025c 	.word	0x2000025c

0800275c <TIM2_IRQHandler>:
    * @brief  TIM2 IRQHandler
    * @param  None
    * @retval None
    */
  void TIM2_IRQHandler(void)
  {
 800275c:	b508      	push	{r3, lr}
    if (HardwareTimer_Handle[TIMER2_INDEX]) {
 800275e:	4b03      	ldr	r3, [pc, #12]	; (800276c <TIM2_IRQHandler+0x10>)
 8002760:	6858      	ldr	r0, [r3, #4]
 8002762:	b110      	cbz	r0, 800276a <TIM2_IRQHandler+0xe>
      HAL_TIM_IRQHandler(&HardwareTimer_Handle[TIMER2_INDEX]->handle);
 8002764:	3004      	adds	r0, #4
 8002766:	f7fe fd4b 	bl	8001200 <HAL_TIM_IRQHandler>
    }
  }
 800276a:	bd08      	pop	{r3, pc}
 800276c:	2000025c 	.word	0x2000025c

08002770 <TIM3_IRQHandler>:
    * @brief  TIM3 IRQHandler
    * @param  None
    * @retval None
    */
  void TIM3_IRQHandler(void)
  {
 8002770:	b508      	push	{r3, lr}
    if (HardwareTimer_Handle[TIMER3_INDEX]) {
 8002772:	4b03      	ldr	r3, [pc, #12]	; (8002780 <TIM3_IRQHandler+0x10>)
 8002774:	6898      	ldr	r0, [r3, #8]
 8002776:	b110      	cbz	r0, 800277e <TIM3_IRQHandler+0xe>
      HAL_TIM_IRQHandler(&HardwareTimer_Handle[TIMER3_INDEX]->handle);
 8002778:	3004      	adds	r0, #4
 800277a:	f7fe fd41 	bl	8001200 <HAL_TIM_IRQHandler>
#if defined(STM32G0xx) && defined(TIM4_BASE)
    if (HardwareTimer_Handle[TIMER4_INDEX]) {
      HAL_TIM_IRQHandler(&HardwareTimer_Handle[TIMER4_INDEX]->handle);
    }
#endif
  }
 800277e:	bd08      	pop	{r3, pc}
 8002780:	2000025c 	.word	0x2000025c

08002784 <TIM4_IRQHandler>:
    * @brief  TIM4 IRQHandler
    * @param  None
    * @retval None
    */
  void TIM4_IRQHandler(void)
  {
 8002784:	b508      	push	{r3, lr}
    if (HardwareTimer_Handle[TIMER4_INDEX]) {
 8002786:	4b03      	ldr	r3, [pc, #12]	; (8002794 <TIM4_IRQHandler+0x10>)
 8002788:	68d8      	ldr	r0, [r3, #12]
 800278a:	b110      	cbz	r0, 8002792 <TIM4_IRQHandler+0xe>
      HAL_TIM_IRQHandler(&HardwareTimer_Handle[TIMER4_INDEX]->handle);
 800278c:	3004      	adds	r0, #4
 800278e:	f7fe fd37 	bl	8001200 <HAL_TIM_IRQHandler>
    }
  }
 8002792:	bd08      	pop	{r3, pc}
 8002794:	2000025c 	.word	0x2000025c

08002798 <_ZNSt8functionIFvvEEC1ERKS1_>:
    function<_Res(_ArgTypes...)>::
 8002798:	b538      	push	{r3, r4, r5, lr}
 800279a:	4604      	mov	r4, r0
    _Function_base() : _M_manager(nullptr) { }
 800279c:	2300      	movs	r3, #0
 800279e:	6083      	str	r3, [r0, #8]
    bool _M_empty() const { return !_M_manager; }
 80027a0:	688b      	ldr	r3, [r1, #8]
      if (static_cast<bool>(__x))
 80027a2:	b133      	cbz	r3, 80027b2 <_ZNSt8functionIFvvEEC1ERKS1_+0x1a>
 80027a4:	460d      	mov	r5, r1
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 80027a6:	2202      	movs	r2, #2
 80027a8:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
 80027aa:	68eb      	ldr	r3, [r5, #12]
 80027ac:	60e3      	str	r3, [r4, #12]
	  _M_manager = __x._M_manager;
 80027ae:	68ab      	ldr	r3, [r5, #8]
 80027b0:	60a3      	str	r3, [r4, #8]
    }
 80027b2:	4620      	mov	r0, r4
 80027b4:	bd38      	pop	{r3, r4, r5, pc}

080027b6 <_ZN13HardwareTimer15attachInterruptESt8functionIFvvEE>:
{
 80027b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027b8:	b08b      	sub	sp, #44	; 0x2c
 80027ba:	4604      	mov	r4, r0
 80027bc:	460e      	mov	r6, r1
    bool _M_empty() const { return !_M_manager; }
 80027be:	6e83      	ldr	r3, [r0, #104]	; 0x68
  if (callbacks[0]) {
 80027c0:	b303      	cbz	r3, 8002804 <_ZN13HardwareTimer15attachInterruptESt8functionIFvvEE+0x4e>
    callbacks[0] = callback;
 80027c2:	3460      	adds	r4, #96	; 0x60
	function(__x).swap(*this);
 80027c4:	ad02      	add	r5, sp, #8
 80027c6:	4628      	mov	r0, r5
 80027c8:	f7ff ffe6 	bl	8002798 <_ZNSt8functionIFvvEEC1ERKS1_>
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 80027cc:	466b      	mov	r3, sp
 80027ce:	e895 0003 	ldmia.w	r5, {r0, r1}
 80027d2:	e883 0003 	stmia.w	r3, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
 80027d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027da:	e885 0003 	stmia.w	r5, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
 80027de:	e893 0003 	ldmia.w	r3, {r0, r1}
 80027e2:	e884 0003 	stmia.w	r4, {r0, r1}
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 80027e6:	9a04      	ldr	r2, [sp, #16]
      __a = _GLIBCXX_MOVE(__b);
 80027e8:	68a3      	ldr	r3, [r4, #8]
 80027ea:	9304      	str	r3, [sp, #16]
      __b = _GLIBCXX_MOVE(__tmp);
 80027ec:	60a2      	str	r2, [r4, #8]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 80027ee:	9a05      	ldr	r2, [sp, #20]
      __a = _GLIBCXX_MOVE(__b);
 80027f0:	68e1      	ldr	r1, [r4, #12]
 80027f2:	9105      	str	r1, [sp, #20]
      __b = _GLIBCXX_MOVE(__tmp);
 80027f4:	60e2      	str	r2, [r4, #12]
      if (_M_manager)
 80027f6:	b11b      	cbz	r3, 8002800 <_ZN13HardwareTimer15attachInterruptESt8functionIFvvEE+0x4a>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 80027f8:	2203      	movs	r2, #3
 80027fa:	a902      	add	r1, sp, #8
 80027fc:	4608      	mov	r0, r1
 80027fe:	4798      	blx	r3
}
 8002800:	b00b      	add	sp, #44	; 0x2c
 8002802:	bdf0      	pop	{r4, r5, r6, r7, pc}
    callbacks[0] = callback;
 8002804:	f100 0560 	add.w	r5, r0, #96	; 0x60
	function(__x).swap(*this);
 8002808:	af06      	add	r7, sp, #24
 800280a:	4638      	mov	r0, r7
 800280c:	f7ff ffc4 	bl	8002798 <_ZNSt8functionIFvvEEC1ERKS1_>
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8002810:	466b      	mov	r3, sp
 8002812:	e897 0003 	ldmia.w	r7, {r0, r1}
 8002816:	e883 0003 	stmia.w	r3, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
 800281a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800281e:	e887 0003 	stmia.w	r7, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
 8002822:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002826:	e885 0003 	stmia.w	r5, {r0, r1}
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 800282a:	9a08      	ldr	r2, [sp, #32]
      __a = _GLIBCXX_MOVE(__b);
 800282c:	68ab      	ldr	r3, [r5, #8]
 800282e:	9308      	str	r3, [sp, #32]
      __b = _GLIBCXX_MOVE(__tmp);
 8002830:	60aa      	str	r2, [r5, #8]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8002832:	9a09      	ldr	r2, [sp, #36]	; 0x24
      __a = _GLIBCXX_MOVE(__b);
 8002834:	68e9      	ldr	r1, [r5, #12]
 8002836:	9109      	str	r1, [sp, #36]	; 0x24
      __b = _GLIBCXX_MOVE(__tmp);
 8002838:	60ea      	str	r2, [r5, #12]
      if (_M_manager)
 800283a:	b11b      	cbz	r3, 8002844 <_ZN13HardwareTimer15attachInterruptESt8functionIFvvEE+0x8e>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 800283c:	2203      	movs	r2, #3
 800283e:	a906      	add	r1, sp, #24
 8002840:	4608      	mov	r0, r1
 8002842:	4798      	blx	r3
    bool _M_empty() const { return !_M_manager; }
 8002844:	68b3      	ldr	r3, [r6, #8]
    if (callback) {
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0da      	beq.n	8002800 <_ZN13HardwareTimer15attachInterruptESt8functionIFvvEE+0x4a>
      __HAL_TIM_CLEAR_FLAG(&(_timerObj.handle), TIM_FLAG_UPDATE);
 800284a:	6923      	ldr	r3, [r4, #16]
 800284c:	f06f 0201 	mvn.w	r2, #1
 8002850:	611a      	str	r2, [r3, #16]
      __HAL_TIM_ENABLE_IT(&(_timerObj.handle), TIM_IT_UPDATE);
 8002852:	6922      	ldr	r2, [r4, #16]
 8002854:	68d3      	ldr	r3, [r2, #12]
 8002856:	f043 0301 	orr.w	r3, r3, #1
 800285a:	60d3      	str	r3, [r2, #12]
}
 800285c:	e7d0      	b.n	8002800 <_ZN13HardwareTimer15attachInterruptESt8functionIFvvEE+0x4a>

0800285e <_ZNKSt8functionIFvvEEclEv>:

  template<typename _Res, typename... _ArgTypes>
    _Res
    function<_Res(_ArgTypes...)>::
 800285e:	b508      	push	{r3, lr}
    bool _M_empty() const { return !_M_manager; }
 8002860:	6883      	ldr	r3, [r0, #8]
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
 8002862:	b113      	cbz	r3, 800286a <_ZNKSt8functionIFvvEEclEv+0xc>
	__throw_bad_function_call();
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8002864:	68c3      	ldr	r3, [r0, #12]
 8002866:	4798      	blx	r3
    }
 8002868:	bd08      	pop	{r3, pc}
	__throw_bad_function_call();
 800286a:	f001 f867 	bl	800393c <_ZSt25__throw_bad_function_callv>
	...

08002870 <_ZN13HardwareTimer14updateCallbackEP17TIM_HandleTypeDef>:
{
 8002870:	b510      	push	{r4, lr}
  if (!htim) {
 8002872:	4604      	mov	r4, r0
 8002874:	b148      	cbz	r0, 800288a <_ZN13HardwareTimer14updateCallbackEP17TIM_HandleTypeDef+0x1a>
  timerObj_t *obj = get_timer_obj(htim);
 8002876:	4620      	mov	r0, r4
 8002878:	f000 fd68 	bl	800334c <get_timer_obj>
  HardwareTimer *HT = (HardwareTimer *)(obj->__this);
 800287c:	6800      	ldr	r0, [r0, #0]
    bool _M_empty() const { return !_M_manager; }
 800287e:	6e83      	ldr	r3, [r0, #104]	; 0x68
  if (HT->callbacks[0]) {
 8002880:	b113      	cbz	r3, 8002888 <_ZN13HardwareTimer14updateCallbackEP17TIM_HandleTypeDef+0x18>
    HT->callbacks[0]();
 8002882:	3060      	adds	r0, #96	; 0x60
 8002884:	f7ff ffeb 	bl	800285e <_ZNKSt8functionIFvvEEclEv>
}
 8002888:	bd10      	pop	{r4, pc}
    Error_Handler();
 800288a:	f240 415a 	movw	r1, #1114	; 0x45a
 800288e:	4802      	ldr	r0, [pc, #8]	; (8002898 <_ZN13HardwareTimer14updateCallbackEP17TIM_HandleTypeDef+0x28>)
 8002890:	f000 fd5b 	bl	800334a <_Error_Handler>
 8002894:	e7ef      	b.n	8002876 <_ZN13HardwareTimer14updateCallbackEP17TIM_HandleTypeDef+0x6>
 8002896:	bf00      	nop
 8002898:	08003b2c 	.word	0x08003b2c

0800289c <HAL_TIM_PeriodElapsedCallback>:
  {
 800289c:	b508      	push	{r3, lr}
    HardwareTimer::updateCallback(htim);
 800289e:	f7ff ffe7 	bl	8002870 <_ZN13HardwareTimer14updateCallbackEP17TIM_HandleTypeDef>
  }
 80028a2:	bd08      	pop	{r3, pc}

080028a4 <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef>:
{
 80028a4:	b538      	push	{r3, r4, r5, lr}
  if (!htim) {
 80028a6:	4605      	mov	r5, r0
 80028a8:	b148      	cbz	r0, 80028be <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef+0x1a>
  uint32_t channel = htim->Channel;
 80028aa:	7f2b      	ldrb	r3, [r5, #28]
  switch (htim->Channel) {
 80028ac:	3b01      	subs	r3, #1
 80028ae:	2b07      	cmp	r3, #7
 80028b0:	d819      	bhi.n	80028e6 <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef+0x42>
 80028b2:	e8df f003 	tbb	[pc, r3]
 80028b6:	1b0a      	.short	0x1b0a
 80028b8:	18180c18 	.word	0x18180c18
 80028bc:	1918      	.short	0x1918
    Error_Handler();
 80028be:	f240 416d 	movw	r1, #1133	; 0x46d
 80028c2:	480b      	ldr	r0, [pc, #44]	; (80028f0 <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef+0x4c>)
 80028c4:	f000 fd41 	bl	800334a <_Error_Handler>
 80028c8:	e7ef      	b.n	80028aa <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef+0x6>
  uint32_t channel = htim->Channel;
 80028ca:	2401      	movs	r4, #1
 80028cc:	e000      	b.n	80028d0 <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef+0x2c>
        channel = 3;
 80028ce:	2403      	movs	r4, #3
  timerObj_t *obj = get_timer_obj(htim);
 80028d0:	4628      	mov	r0, r5
 80028d2:	f000 fd3b 	bl	800334c <get_timer_obj>
  HardwareTimer *HT = (HardwareTimer *)(obj->__this);
 80028d6:	6800      	ldr	r0, [r0, #0]
  if (HT->callbacks[channel]) {
 80028d8:	1da3      	adds	r3, r4, #6
 80028da:	eb00 1003 	add.w	r0, r0, r3, lsl #4
 80028de:	6883      	ldr	r3, [r0, #8]
 80028e0:	b10b      	cbz	r3, 80028e6 <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef+0x42>
    HT->callbacks[channel]();
 80028e2:	f7ff ffbc 	bl	800285e <_ZNKSt8functionIFvvEEclEv>
}
 80028e6:	bd38      	pop	{r3, r4, r5, pc}
        channel = 4;
 80028e8:	2404      	movs	r4, #4
        break;
 80028ea:	e7f1      	b.n	80028d0 <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef+0x2c>
        channel = 2;
 80028ec:	2402      	movs	r4, #2
 80028ee:	e7ef      	b.n	80028d0 <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef+0x2c>
 80028f0:	08003b2c 	.word	0x08003b2c

080028f4 <HAL_TIM_IC_CaptureCallback>:
  {
 80028f4:	b508      	push	{r3, lr}
    HardwareTimer::captureCompareCallback(htim);
 80028f6:	f7ff ffd5 	bl	80028a4 <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef>
  }
 80028fa:	bd08      	pop	{r3, pc}

080028fc <HAL_TIM_OC_DelayElapsedCallback>:
  {
 80028fc:	b508      	push	{r3, lr}
    HardwareTimer::captureCompareCallback(htim);
 80028fe:	f7ff ffd1 	bl	80028a4 <_ZN13HardwareTimer22captureCompareCallbackEP17TIM_HandleTypeDef>
  }
 8002902:	bd08      	pop	{r3, pc}

08002904 <_ZN5Print5printEPKc>:
    }

    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str)
    {
      if (str == NULL) {
 8002904:	b161      	cbz	r1, 8002920 <_ZN5Print5printEPKc+0x1c>
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
 8002906:	b570      	push	{r4, r5, r6, lr}
 8002908:	4604      	mov	r4, r0
 800290a:	460d      	mov	r5, r1
        return 0;
      }
      return write((const uint8_t *)str, strlen(str));
 800290c:	6803      	ldr	r3, [r0, #0]
 800290e:	685e      	ldr	r6, [r3, #4]
 8002910:	4608      	mov	r0, r1
 8002912:	f7fd fc1b 	bl	800014c <strlen>
 8002916:	4602      	mov	r2, r0
 8002918:	4629      	mov	r1, r5
 800291a:	4620      	mov	r0, r4
 800291c:	47b0      	blx	r6
  return write(str);
}
 800291e:	bd70      	pop	{r4, r5, r6, pc}
        return 0;
 8002920:	2000      	movs	r0, #0
 8002922:	4770      	bx	lr

08002924 <_ZN6Stream9timedReadEv>:

#define PARSE_TIMEOUT 1000  // default number of milli-seconds to wait

// private method to read stream with timeout
int Stream::timedRead()
{
 8002924:	b510      	push	{r4, lr}
 8002926:	4604      	mov	r4, r0
  int c;
  _startMillis = millis();
 8002928:	f000 f841 	bl	80029ae <millis>
 800292c:	60e0      	str	r0, [r4, #12]
  do {
    c = read();
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	4620      	mov	r0, r4
 8002934:	4798      	blx	r3
    if (c >= 0) {
 8002936:	2800      	cmp	r0, #0
 8002938:	da08      	bge.n	800294c <_ZN6Stream9timedReadEv+0x28>
      return c;
    }
  } while (millis() - _startMillis < _timeout);
 800293a:	f000 f838 	bl	80029ae <millis>
 800293e:	68e3      	ldr	r3, [r4, #12]
 8002940:	1ac0      	subs	r0, r0, r3
 8002942:	68a3      	ldr	r3, [r4, #8]
 8002944:	4298      	cmp	r0, r3
 8002946:	d3f2      	bcc.n	800292e <_ZN6Stream9timedReadEv+0xa>
  return -1;     // -1 indicates timeout
 8002948:	f04f 30ff 	mov.w	r0, #4294967295
}
 800294c:	bd10      	pop	{r4, pc}

0800294e <_ZN6Stream9readBytesEPcj>:
// terminates if length characters have been read, or timeout (see setTimeout)
// returns the number of characters placed in the buffer
// the buffer is NOT null terminated.
//
size_t Stream::readBytes(char *buffer, size_t length)
{
 800294e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002950:	4607      	mov	r7, r0
 8002952:	460c      	mov	r4, r1
 8002954:	4616      	mov	r6, r2
  size_t count = 0;
 8002956:	2500      	movs	r5, #0
  while (count < length) {
 8002958:	42b5      	cmp	r5, r6
 800295a:	d20a      	bcs.n	8002972 <_ZN6Stream9readBytesEPcj+0x24>
    int c = timedRead();
 800295c:	4638      	mov	r0, r7
 800295e:	f7ff ffe1 	bl	8002924 <_ZN6Stream9timedReadEv>
    if (c < 0) {
 8002962:	2800      	cmp	r0, #0
 8002964:	db05      	blt.n	8002972 <_ZN6Stream9readBytesEPcj+0x24>
      break;
    }
    *buffer++ = (char)c;
 8002966:	4621      	mov	r1, r4
 8002968:	f801 0b01 	strb.w	r0, [r1], #1
    count++;
 800296c:	3501      	adds	r5, #1
    *buffer++ = (char)c;
 800296e:	460c      	mov	r4, r1
  while (count < length) {
 8002970:	e7f2      	b.n	8002958 <_ZN6Stream9readBytesEPcj+0xa>
  }
  return count;
}
 8002972:	4628      	mov	r0, r5
 8002974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002976 <_ZN6Stream14readBytesUntilEcPcj>:
// as readBytes with terminator character
// terminates if length characters have been read, timeout, or if the terminator character  detected
// returns the number of characters placed in the buffer (0 means no valid data found)

size_t Stream::readBytesUntil(char terminator, char *buffer, size_t length)
{
 8002976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (length < 1) {
 800297a:	4698      	mov	r8, r3
 800297c:	b19b      	cbz	r3, 80029a6 <_ZN6Stream14readBytesUntilEcPcj+0x30>
 800297e:	4606      	mov	r6, r0
 8002980:	460f      	mov	r7, r1
 8002982:	4614      	mov	r4, r2
    return 0;
  }
  size_t index = 0;
 8002984:	2500      	movs	r5, #0
 8002986:	e004      	b.n	8002992 <_ZN6Stream14readBytesUntilEcPcj+0x1c>
  while (index < length) {
    int c = timedRead();
    if (c < 0 || c == terminator) {
      break;
    }
    *buffer++ = (char)c;
 8002988:	4622      	mov	r2, r4
 800298a:	f802 0b01 	strb.w	r0, [r2], #1
    index++;
 800298e:	3501      	adds	r5, #1
    *buffer++ = (char)c;
 8002990:	4614      	mov	r4, r2
  while (index < length) {
 8002992:	4545      	cmp	r5, r8
 8002994:	d208      	bcs.n	80029a8 <_ZN6Stream14readBytesUntilEcPcj+0x32>
    int c = timedRead();
 8002996:	4630      	mov	r0, r6
 8002998:	f7ff ffc4 	bl	8002924 <_ZN6Stream9timedReadEv>
    if (c < 0 || c == terminator) {
 800299c:	2800      	cmp	r0, #0
 800299e:	db03      	blt.n	80029a8 <_ZN6Stream14readBytesUntilEcPcj+0x32>
 80029a0:	4287      	cmp	r7, r0
 80029a2:	d1f1      	bne.n	8002988 <_ZN6Stream14readBytesUntilEcPcj+0x12>
 80029a4:	e000      	b.n	80029a8 <_ZN6Stream14readBytesUntilEcPcj+0x32>
    return 0;
 80029a6:	461d      	mov	r5, r3
  }
  return index; // return number of characters, not including null terminator
}
 80029a8:	4628      	mov	r0, r5
 80029aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080029ae <millis>:
#ifdef __cplusplus
extern "C" {
#endif

uint32_t millis(void)
{
 80029ae:	b508      	push	{r3, lr}
  // ToDo: ensure no interrupts
  return getCurrentMillis();
 80029b0:	f000 f90c 	bl	8002bcc <getCurrentMillis>
}
 80029b4:	bd08      	pop	{r3, pc}

080029b6 <_ZL10get_pin_idt>:
  * @brief  This function returns the pin ID function of the HAL PIN definition
  * @param  pin : one of the gpio pin
  * @retval None
  */
static uint8_t get_pin_id(uint16_t pin)
{
 80029b6:	4603      	mov	r3, r0
  uint8_t id = 0;
 80029b8:	2000      	movs	r0, #0

  while (pin != 0x0001) {
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d003      	beq.n	80029c6 <_ZL10get_pin_idt+0x10>
    pin = pin >> 1;
 80029be:	085b      	lsrs	r3, r3, #1
    id++;
 80029c0:	3001      	adds	r0, #1
 80029c2:	b2c0      	uxtb	r0, r0
  while (pin != 0x0001) {
 80029c4:	e7f9      	b.n	80029ba <_ZL10get_pin_idt+0x4>
  }

  return id;
}
 80029c6:	4770      	bx	lr

080029c8 <_Z41__static_initialization_and_destruction_0ii>:
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
}

#endif /* !STM32MP1xx && !STM32L5xx */
#ifdef __cplusplus
}
 80029c8:	b510      	push	{r4, lr}
 80029ca:	2801      	cmp	r0, #1
 80029cc:	d005      	beq.n	80029da <_Z41__static_initialization_and_destruction_0ii+0x12>
static gpio_irq_conf_str gpio_irq_conf[NB_EXTI] = {
 80029ce:	b918      	cbnz	r0, 80029d8 <_Z41__static_initialization_and_destruction_0ii+0x10>
 80029d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029d4:	4299      	cmp	r1, r3
 80029d6:	d046      	beq.n	8002a66 <_Z41__static_initialization_and_destruction_0ii+0x9e>
}
 80029d8:	bd10      	pop	{r4, pc}
 80029da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029de:	4299      	cmp	r1, r3
 80029e0:	d1f5      	bne.n	80029ce <_Z41__static_initialization_and_destruction_0ii+0x6>
};
 80029e2:	4b27      	ldr	r3, [pc, #156]	; (8002a80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80029e4:	2206      	movs	r2, #6
 80029e6:	701a      	strb	r2, [r3, #0]
    _Function_base() : _M_manager(nullptr) { }
 80029e8:	2200      	movs	r2, #0
 80029ea:	60da      	str	r2, [r3, #12]
 80029ec:	2407      	movs	r4, #7
 80029ee:	751c      	strb	r4, [r3, #20]
 80029f0:	621a      	str	r2, [r3, #32]
 80029f2:	2408      	movs	r4, #8
 80029f4:	f883 4028 	strb.w	r4, [r3, #40]	; 0x28
 80029f8:	635a      	str	r2, [r3, #52]	; 0x34
 80029fa:	2409      	movs	r4, #9
 80029fc:	f883 403c 	strb.w	r4, [r3, #60]	; 0x3c
 8002a00:	649a      	str	r2, [r3, #72]	; 0x48
 8002a02:	240a      	movs	r4, #10
 8002a04:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
 8002a08:	65da      	str	r2, [r3, #92]	; 0x5c
 8002a0a:	2417      	movs	r4, #23
 8002a0c:	f883 4064 	strb.w	r4, [r3, #100]	; 0x64
 8002a10:	671a      	str	r2, [r3, #112]	; 0x70
 8002a12:	f883 4078 	strb.w	r4, [r3, #120]	; 0x78
 8002a16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8002a1a:	f883 408c 	strb.w	r4, [r3, #140]	; 0x8c
 8002a1e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8002a22:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0
 8002a26:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8002a2a:	f883 40b4 	strb.w	r4, [r3, #180]	; 0xb4
 8002a2e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 8002a32:	2428      	movs	r4, #40	; 0x28
 8002a34:	f883 40c8 	strb.w	r4, [r3, #200]	; 0xc8
 8002a38:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8002a3c:	f883 40dc 	strb.w	r4, [r3, #220]	; 0xdc
 8002a40:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8002a44:	f883 40f0 	strb.w	r4, [r3, #240]	; 0xf0
 8002a48:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 8002a4c:	f883 4104 	strb.w	r4, [r3, #260]	; 0x104
 8002a50:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 8002a54:	f883 4118 	strb.w	r4, [r3, #280]	; 0x118
 8002a58:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
 8002a5c:	f883 412c 	strb.w	r4, [r3, #300]	; 0x12c
 8002a60:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
 8002a64:	e7b3      	b.n	80029ce <_Z41__static_initialization_and_destruction_0ii+0x6>
static gpio_irq_conf_str gpio_irq_conf[NB_EXTI] = {
 8002a66:	4c07      	ldr	r4, [pc, #28]	; (8002a84 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8002a68:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8002a6a:	429c      	cmp	r4, r3
 8002a6c:	d0b4      	beq.n	80029d8 <_Z41__static_initialization_and_destruction_0ii+0x10>
 8002a6e:	3c14      	subs	r4, #20
      if (_M_manager)
 8002a70:	68e3      	ldr	r3, [r4, #12]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d0f8      	beq.n	8002a68 <_Z41__static_initialization_and_destruction_0ii+0xa0>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8002a76:	1d20      	adds	r0, r4, #4
 8002a78:	2203      	movs	r2, #3
 8002a7a:	4601      	mov	r1, r0
 8002a7c:	4798      	blx	r3
} gpio_irq_conf_str;
 8002a7e:	e7f3      	b.n	8002a68 <_Z41__static_initialization_and_destruction_0ii+0xa0>
 8002a80:	2000026c 	.word	0x2000026c
 8002a84:	200003ac 	.word	0x200003ac

08002a88 <EXTI0_IRQHandler>:
{
 8002a88:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	f7fe f812 	bl	8000ab4 <HAL_GPIO_EXTI_IRQHandler>
}
 8002a90:	bd08      	pop	{r3, pc}

08002a92 <EXTI1_IRQHandler>:
{
 8002a92:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002a94:	2002      	movs	r0, #2
 8002a96:	f7fe f80d 	bl	8000ab4 <HAL_GPIO_EXTI_IRQHandler>
}
 8002a9a:	bd08      	pop	{r3, pc}

08002a9c <EXTI2_IRQHandler>:
{
 8002a9c:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002a9e:	2004      	movs	r0, #4
 8002aa0:	f7fe f808 	bl	8000ab4 <HAL_GPIO_EXTI_IRQHandler>
}
 8002aa4:	bd08      	pop	{r3, pc}

08002aa6 <EXTI3_IRQHandler>:
{
 8002aa6:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002aa8:	2008      	movs	r0, #8
 8002aaa:	f7fe f803 	bl	8000ab4 <HAL_GPIO_EXTI_IRQHandler>
}
 8002aae:	bd08      	pop	{r3, pc}

08002ab0 <EXTI4_IRQHandler>:
{
 8002ab0:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002ab2:	2010      	movs	r0, #16
 8002ab4:	f7fd fffe 	bl	8000ab4 <HAL_GPIO_EXTI_IRQHandler>
}
 8002ab8:	bd08      	pop	{r3, pc}

08002aba <EXTI9_5_IRQHandler>:
{
 8002aba:	b510      	push	{r4, lr}
  for (pin = GPIO_PIN_5; pin <= GPIO_PIN_9; pin = pin << 1) {
 8002abc:	2420      	movs	r4, #32
 8002abe:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8002ac2:	d804      	bhi.n	8002ace <EXTI9_5_IRQHandler+0x14>
    HAL_GPIO_EXTI_IRQHandler(pin);
 8002ac4:	b2a0      	uxth	r0, r4
 8002ac6:	f7fd fff5 	bl	8000ab4 <HAL_GPIO_EXTI_IRQHandler>
  for (pin = GPIO_PIN_5; pin <= GPIO_PIN_9; pin = pin << 1) {
 8002aca:	0064      	lsls	r4, r4, #1
 8002acc:	e7f7      	b.n	8002abe <EXTI9_5_IRQHandler+0x4>
}
 8002ace:	bd10      	pop	{r4, pc}

08002ad0 <EXTI15_10_IRQHandler>:
{
 8002ad0:	b510      	push	{r4, lr}
  for (pin = GPIO_PIN_10; pin <= GPIO_PIN_15; pin = pin << 1) {
 8002ad2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002ad6:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8002ada:	d804      	bhi.n	8002ae6 <EXTI15_10_IRQHandler+0x16>
    HAL_GPIO_EXTI_IRQHandler(pin);
 8002adc:	b2a0      	uxth	r0, r4
 8002ade:	f7fd ffe9 	bl	8000ab4 <HAL_GPIO_EXTI_IRQHandler>
  for (pin = GPIO_PIN_10; pin <= GPIO_PIN_15; pin = pin << 1) {
 8002ae2:	0064      	lsls	r4, r4, #1
 8002ae4:	e7f7      	b.n	8002ad6 <EXTI15_10_IRQHandler+0x6>
}
 8002ae6:	bd10      	pop	{r4, pc}

08002ae8 <HAL_GPIO_EXTI_Callback>:
{
 8002ae8:	b508      	push	{r3, lr}
  uint8_t irq_id = get_pin_id(GPIO_Pin);
 8002aea:	f7ff ff64 	bl	80029b6 <_ZL10get_pin_idt>
  if (gpio_irq_conf[irq_id].callback != NULL) {
 8002aee:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8002af2:	4804      	ldr	r0, [pc, #16]	; (8002b04 <HAL_GPIO_EXTI_Callback+0x1c>)
 8002af4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002af8:	3004      	adds	r0, #4
    bool _M_empty() const { return !_M_manager; }
 8002afa:	6883      	ldr	r3, [r0, #8]
 8002afc:	b10b      	cbz	r3, 8002b02 <HAL_GPIO_EXTI_Callback+0x1a>
    gpio_irq_conf[irq_id].callback();
 8002afe:	f7ff feae 	bl	800285e <_ZNKSt8functionIFvvEEclEv>
}
 8002b02:	bd08      	pop	{r3, pc}
 8002b04:	2000026c 	.word	0x2000026c

08002b08 <_GLOBAL__sub_I__Z22stm32_interrupt_enableP12GPIO_TypeDeftSt8functionIFvvEEm>:
}
 8002b08:	b508      	push	{r3, lr}
 8002b0a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002b0e:	2001      	movs	r0, #1
 8002b10:	f7ff ff5a 	bl	80029c8 <_Z41__static_initialization_and_destruction_0ii>
 8002b14:	bd08      	pop	{r3, pc}

08002b16 <_GLOBAL__sub_D__Z22stm32_interrupt_enableP12GPIO_TypeDeftSt8functionIFvvEEm>:
 8002b16:	b508      	push	{r3, lr}
 8002b18:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002b1c:	2000      	movs	r0, #0
 8002b1e:	f7ff ff53 	bl	80029c8 <_Z41__static_initialization_and_destruction_0ii>
 8002b22:	bd08      	pop	{r3, pc}

08002b24 <set_GPIO_Port_Clock>:
#endif
};

/* Enable GPIO clock and return GPIO base address */
GPIO_TypeDef *set_GPIO_Port_Clock(uint32_t port_idx)
{
 8002b24:	b086      	sub	sp, #24
  GPIO_TypeDef *gpioPort = 0;
  switch (port_idx) {
 8002b26:	2804      	cmp	r0, #4
 8002b28:	d841      	bhi.n	8002bae <set_GPIO_Port_Clock+0x8a>
 8002b2a:	e8df f000 	tbb	[pc, r0]
 8002b2e:	1003      	.short	0x1003
 8002b30:	281c      	.short	0x281c
 8002b32:	34          	.byte	0x34
 8002b33:	00          	.byte	0x00
    case PortA:
      gpioPort = (GPIO_TypeDef *)GPIOA_BASE;
      __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b34:	4b1f      	ldr	r3, [pc, #124]	; (8002bb4 <set_GPIO_Port_Clock+0x90>)
 8002b36:	699a      	ldr	r2, [r3, #24]
 8002b38:	f042 0204 	orr.w	r2, r2, #4
 8002b3c:	619a      	str	r2, [r3, #24]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	9301      	str	r3, [sp, #4]
 8002b46:	9b01      	ldr	r3, [sp, #4]
      gpioPort = (GPIO_TypeDef *)GPIOA_BASE;
 8002b48:	481b      	ldr	r0, [pc, #108]	; (8002bb8 <set_GPIO_Port_Clock+0x94>)
      //TBD: error management
      gpioPort = 0;
      break;
  }
  return gpioPort;
}
 8002b4a:	b006      	add	sp, #24
 8002b4c:	4770      	bx	lr
      __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b4e:	4b19      	ldr	r3, [pc, #100]	; (8002bb4 <set_GPIO_Port_Clock+0x90>)
 8002b50:	699a      	ldr	r2, [r3, #24]
 8002b52:	f042 0208 	orr.w	r2, r2, #8
 8002b56:	619a      	str	r2, [r3, #24]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	9302      	str	r3, [sp, #8]
 8002b60:	9b02      	ldr	r3, [sp, #8]
      gpioPort = (GPIO_TypeDef *)GPIOB_BASE;
 8002b62:	4816      	ldr	r0, [pc, #88]	; (8002bbc <set_GPIO_Port_Clock+0x98>)
      break;
 8002b64:	e7f1      	b.n	8002b4a <set_GPIO_Port_Clock+0x26>
      __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b66:	4b13      	ldr	r3, [pc, #76]	; (8002bb4 <set_GPIO_Port_Clock+0x90>)
 8002b68:	699a      	ldr	r2, [r3, #24]
 8002b6a:	f042 0210 	orr.w	r2, r2, #16
 8002b6e:	619a      	str	r2, [r3, #24]
 8002b70:	699b      	ldr	r3, [r3, #24]
 8002b72:	f003 0310 	and.w	r3, r3, #16
 8002b76:	9303      	str	r3, [sp, #12]
 8002b78:	9b03      	ldr	r3, [sp, #12]
      gpioPort = (GPIO_TypeDef *)GPIOC_BASE;
 8002b7a:	4811      	ldr	r0, [pc, #68]	; (8002bc0 <set_GPIO_Port_Clock+0x9c>)
      break;
 8002b7c:	e7e5      	b.n	8002b4a <set_GPIO_Port_Clock+0x26>
      __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b7e:	4b0d      	ldr	r3, [pc, #52]	; (8002bb4 <set_GPIO_Port_Clock+0x90>)
 8002b80:	699a      	ldr	r2, [r3, #24]
 8002b82:	f042 0220 	orr.w	r2, r2, #32
 8002b86:	619a      	str	r2, [r3, #24]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	f003 0320 	and.w	r3, r3, #32
 8002b8e:	9304      	str	r3, [sp, #16]
 8002b90:	9b04      	ldr	r3, [sp, #16]
      gpioPort = (GPIO_TypeDef *)GPIOD_BASE;
 8002b92:	480c      	ldr	r0, [pc, #48]	; (8002bc4 <set_GPIO_Port_Clock+0xa0>)
      break;
 8002b94:	e7d9      	b.n	8002b4a <set_GPIO_Port_Clock+0x26>
      __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b96:	4b07      	ldr	r3, [pc, #28]	; (8002bb4 <set_GPIO_Port_Clock+0x90>)
 8002b98:	699a      	ldr	r2, [r3, #24]
 8002b9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b9e:	619a      	str	r2, [r3, #24]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba6:	9305      	str	r3, [sp, #20]
 8002ba8:	9b05      	ldr	r3, [sp, #20]
      gpioPort = (GPIO_TypeDef *)GPIOE_BASE;
 8002baa:	4807      	ldr	r0, [pc, #28]	; (8002bc8 <set_GPIO_Port_Clock+0xa4>)
      break;
 8002bac:	e7cd      	b.n	8002b4a <set_GPIO_Port_Clock+0x26>
      gpioPort = (GPIO_TypeDef *)GPIOE_BASE;
 8002bae:	2000      	movs	r0, #0
  return gpioPort;
 8002bb0:	e7cb      	b.n	8002b4a <set_GPIO_Port_Clock+0x26>
 8002bb2:	bf00      	nop
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	40010800 	.word	0x40010800
 8002bbc:	40010c00 	.word	0x40010c00
 8002bc0:	40011000 	.word	0x40011000
 8002bc4:	40011400 	.word	0x40011400
 8002bc8:	40011800 	.word	0x40011800

08002bcc <getCurrentMillis>:
  * @brief  Function called wto read the current millisecond
  * @param  None
  * @retval None
  */
uint32_t getCurrentMillis(void)
{
 8002bcc:	b508      	push	{r3, lr}
  return HAL_GetTick();
 8002bce:	f7fd fd65 	bl	800069c <HAL_GetTick>
}
 8002bd2:	bd08      	pop	{r3, pc}

08002bd4 <pin_function>:

/**
 * Configure pin (mode, speed, output type and pull-up/pull-down)
 */
void pin_function(PinName pin, int function)
{
 8002bd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002bd8:	b085      	sub	sp, #20
 8002bda:	4605      	mov	r5, r0
 8002bdc:	4688      	mov	r8, r1
  /* Get the pin information */
  uint32_t mode  = STM_PIN_FUNCTION(function);
 8002bde:	f001 0707 	and.w	r7, r1, #7
  uint32_t afnum = STM_PIN_AFNUM(function);
 8002be2:	f3c1 2906 	ubfx	r9, r1, #8, #7
  uint32_t port = STM_PORT(pin);
 8002be6:	f3c0 1603 	ubfx	r6, r0, #4, #4
  uint32_t ll_pin  = STM_LL_GPIO_PIN(pin);
 8002bea:	f000 020f 	and.w	r2, r0, #15
 8002bee:	4bb3      	ldr	r3, [pc, #716]	; (8002ebc <pin_function+0x2e8>)
 8002bf0:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
  uint32_t ll_mode = 0;

  if (pin == (PinName)NC) {
 8002bf4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002bf8:	d00e      	beq.n	8002c18 <pin_function+0x44>
    return;
  }
#endif /* DUALPAD_ANALOG_SWITCH */

  /* Enable GPIO clock */
  GPIO_TypeDef *gpio = set_GPIO_Port_Clock(port);
 8002bfa:	4630      	mov	r0, r6
 8002bfc:	f7ff ff92 	bl	8002b24 <set_GPIO_Port_Clock>
 8002c00:	4606      	mov	r6, r0
   *  For most families there are dedicated registers so it is
   *  not so important, register can be set at any time.
   *  But for families like F1, speed only applies to output.
   */
#if defined (STM32F1xx)
  if (mode == STM_PIN_OUTPUT) {
 8002c02:	2f01      	cmp	r7, #1
 8002c04:	d00d      	beq.n	8002c22 <pin_function+0x4e>
#endif
#if defined (STM32F1xx)
  }
#endif

  switch (mode) {
 8002c06:	2f03      	cmp	r7, #3
 8002c08:	f200 82ca 	bhi.w	80031a0 <pin_function+0x5cc>
 8002c0c:	e8df f017 	tbh	[pc, r7, lsl #1]
 8002c10:	001f006d 	.word	0x001f006d
 8002c14:	02cf019c 	.word	0x02cf019c
    Error_Handler();
 8002c18:	219e      	movs	r1, #158	; 0x9e
 8002c1a:	48a9      	ldr	r0, [pc, #676]	; (8002ec0 <pin_function+0x2ec>)
 8002c1c:	f000 fb95 	bl	800334a <_Error_Handler>
 8002c20:	e7eb      	b.n	8002bfa <pin_function+0x26>
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8002c22:	0e21      	lsrs	r1, r4, #24
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8002c24:	5842      	ldr	r2, [r0, r1]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c26:	fa94 f3a4 	rbit	r3, r4
 8002c2a:	fab3 f383 	clz	r3, r3
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	2003      	movs	r0, #3
 8002c32:	fa00 f303 	lsl.w	r3, r0, r3
 8002c36:	ea22 0303 	bic.w	r3, r2, r3
 8002c3a:	fa94 f2a4 	rbit	r2, r4
 8002c3e:	fab2 f282 	clz	r2, r2
 8002c42:	0092      	lsls	r2, r2, #2
 8002c44:	fa00 f202 	lsl.w	r2, r0, r2
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	5073      	str	r3, [r6, r1]
             (Speed << (POSITION_VAL(Pin) * 4U)));
}
 8002c4c:	e7db      	b.n	8002c06 <pin_function+0x32>
      ll_mode = LL_GPIO_MODE_ALTERNATE;
      /* In case of ALT function, also set the afnum */
      pin_SetAFPin(gpio, pin, afnum);
      break;
    case STM_PIN_ANALOG:
      ll_mode = LL_GPIO_MODE_ANALOG;
 8002c4e:	46be      	mov	lr, r7
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8002c50:	ea4f 6c14 	mov.w	ip, r4, lsr #24
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8002c54:	f856 200c 	ldr.w	r2, [r6, ip]
 8002c58:	fa94 f0a4 	rbit	r0, r4
 8002c5c:	fab0 f080 	clz	r0, r0
 8002c60:	0080      	lsls	r0, r0, #2
 8002c62:	230f      	movs	r3, #15
 8002c64:	4083      	lsls	r3, r0
 8002c66:	ea22 0203 	bic.w	r2, r2, r3
 8002c6a:	fa94 f1a4 	rbit	r1, r4
 8002c6e:	fab1 f181 	clz	r1, r1
 8002c72:	0089      	lsls	r1, r1, #2
 8002c74:	fa0e f301 	lsl.w	r3, lr, r1
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	f846 300c 	str.w	r3, [r6, ip]
  } else {
    LL_GPIO_DisablePinAnalogControl(gpio, ll_pin);
  }
#endif

  if ((mode == STM_PIN_OUTPUT) || (mode == STM_PIN_ALTERNATE)) {
 8002c7e:	3f01      	subs	r7, #1
 8002c80:	2f01      	cmp	r7, #1
 8002c82:	f240 8297 	bls.w	80031b4 <pin_function+0x5e0>
    } else {
      LL_GPIO_SetPinOutputType(gpio, ll_pin, LL_GPIO_OUTPUT_PUSHPULL);
    }
  }

  pin_PullConfig(gpio, ll_pin, STM_PIN_PUPD(function));
 8002c86:	f3c8 1801 	ubfx	r8, r8, #4, #2
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8002c8a:	0e21      	lsrs	r1, r4, #24
  return (READ_BIT(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U));
 8002c8c:	5870      	ldr	r0, [r6, r1]
 8002c8e:	fa94 f3a4 	rbit	r3, r4
 8002c92:	fab3 f383 	clz	r3, r3
 8002c96:	009a      	lsls	r2, r3, #2
 8002c98:	230f      	movs	r3, #15
 8002c9a:	4093      	lsls	r3, r2
 8002c9c:	4003      	ands	r3, r0
 8002c9e:	fa94 f2a4 	rbit	r2, r4
 8002ca2:	fab2 f282 	clz	r2, r2
 8002ca6:	0092      	lsls	r2, r2, #2
 8002ca8:	40d3      	lsrs	r3, r2
{
#ifdef STM32F1xx
  uint32_t function = LL_GPIO_GetPinMode(gpio, ll_pin);
#endif
  hsem_lock(CFG_HW_GPIO_SEMID, HSEM_LOCK_DEFAULT_RETRY);
  switch (pull_config) {
 8002caa:	f1b8 0f01 	cmp.w	r8, #1
 8002cae:	f000 82a8 	beq.w	8003202 <pin_function+0x62e>
 8002cb2:	f1b8 0f02 	cmp.w	r8, #2
 8002cb6:	f000 82e5 	beq.w	8003284 <pin_function+0x6b0>
      LL_GPIO_SetPinPull(gpio, ll_pin, LL_GPIO_PULL_DOWN);
      break;
    default:
#ifdef STM32F1xx
      /*  Input+NoPull = Floating for F1 family */
      if (function == LL_GPIO_MODE_INPUT) {
 8002cba:	2b08      	cmp	r3, #8
 8002cbc:	f040 82b0 	bne.w	8003220 <pin_function+0x64c>
 8002cc0:	fa94 f3a4 	rbit	r3, r4
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8002cc4:	fab3 f383 	clz	r3, r3
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	220f      	movs	r2, #15
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	ea20 0003 	bic.w	r0, r0, r3
 8002cd4:	fa94 f4a4 	rbit	r4, r4
 8002cd8:	fab4 f484 	clz	r4, r4
 8002cdc:	00a4      	lsls	r4, r4, #2
 8002cde:	2304      	movs	r3, #4
 8002ce0:	fa03 f404 	lsl.w	r4, r3, r4
 8002ce4:	4320      	orrs	r0, r4
 8002ce6:	5070      	str	r0, [r6, r1]
}
 8002ce8:	e29a      	b.n	8003220 <pin_function+0x64c>
}

static inline void pin_SetF1AFPin(uint32_t afnum)
{
  // Enable AFIO clock
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002cea:	4b76      	ldr	r3, [pc, #472]	; (8002ec4 <pin_function+0x2f0>)
 8002cec:	699a      	ldr	r2, [r3, #24]
 8002cee:	f042 0201 	orr.w	r2, r2, #1
 8002cf2:	619a      	str	r2, [r3, #24]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	9301      	str	r3, [sp, #4]
 8002cfc:	9b01      	ldr	r3, [sp, #4]

  switch (afnum) {
 8002cfe:	f109 39ff 	add.w	r9, r9, #4294967295
 8002d02:	f1b9 0f23 	cmp.w	r9, #35	; 0x23
 8002d06:	d82c      	bhi.n	8002d62 <pin_function+0x18e>
 8002d08:	e8df f019 	tbh	[pc, r9, lsl #1]
 8002d0c:	002e0024 	.word	0x002e0024
 8002d10:	003e0036 	.word	0x003e0036
 8002d14:	004e0046 	.word	0x004e0046
 8002d18:	005e0056 	.word	0x005e0056
 8002d1c:	006e0066 	.word	0x006e0066
 8002d20:	00800078 	.word	0x00800078
 8002d24:	00920088 	.word	0x00920088
 8002d28:	00a2009a 	.word	0x00a2009a
 8002d2c:	00b600ac 	.word	0x00b600ac
 8002d30:	00c600be 	.word	0x00c600be
 8002d34:	00e000d0 	.word	0x00e000d0
 8002d38:	002b00e8 	.word	0x002b00e8
 8002d3c:	002b002b 	.word	0x002b002b
 8002d40:	00f800f0 	.word	0x00f800f0
 8002d44:	002b002b 	.word	0x002b002b
 8002d48:	002b002b 	.word	0x002b002b
 8002d4c:	01060100 	.word	0x01060100
 8002d50:	0116010e 	.word	0x0116010e
    case AFIO_SPI1_ENABLE:
      __HAL_AFIO_REMAP_SPI1_ENABLE();
 8002d54:	4a5c      	ldr	r2, [pc, #368]	; (8002ec8 <pin_function+0x2f4>)
 8002d56:	6853      	ldr	r3, [r2, #4]
 8002d58:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6053      	str	r3, [r2, #4]
      ll_mode = LL_GPIO_MODE_INPUT;
 8002d62:	f04f 0e08 	mov.w	lr, #8
#endif
    default:
    case AFIO_NONE:
      break;
  }
}
 8002d66:	e773      	b.n	8002c50 <pin_function+0x7c>
      __HAL_AFIO_REMAP_SPI1_DISABLE();
 8002d68:	4a57      	ldr	r2, [pc, #348]	; (8002ec8 <pin_function+0x2f4>)
 8002d6a:	6853      	ldr	r3, [r2, #4]
 8002d6c:	f023 0301 	bic.w	r3, r3, #1
 8002d70:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002d74:	6053      	str	r3, [r2, #4]
      break;
 8002d76:	e7f4      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002d78:	4a53      	ldr	r2, [pc, #332]	; (8002ec8 <pin_function+0x2f4>)
 8002d7a:	6853      	ldr	r3, [r2, #4]
 8002d7c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002d80:	f043 0302 	orr.w	r3, r3, #2
 8002d84:	6053      	str	r3, [r2, #4]
      break;
 8002d86:	e7ec      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_I2C1_DISABLE();
 8002d88:	4a4f      	ldr	r2, [pc, #316]	; (8002ec8 <pin_function+0x2f4>)
 8002d8a:	6853      	ldr	r3, [r2, #4]
 8002d8c:	f023 0302 	bic.w	r3, r3, #2
 8002d90:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002d94:	6053      	str	r3, [r2, #4]
      break;
 8002d96:	e7e4      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_USART1_ENABLE();
 8002d98:	4a4b      	ldr	r2, [pc, #300]	; (8002ec8 <pin_function+0x2f4>)
 8002d9a:	6853      	ldr	r3, [r2, #4]
 8002d9c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002da0:	f043 0304 	orr.w	r3, r3, #4
 8002da4:	6053      	str	r3, [r2, #4]
      break;
 8002da6:	e7dc      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_USART1_DISABLE();
 8002da8:	4a47      	ldr	r2, [pc, #284]	; (8002ec8 <pin_function+0x2f4>)
 8002daa:	6853      	ldr	r3, [r2, #4]
 8002dac:	f023 0304 	bic.w	r3, r3, #4
 8002db0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002db4:	6053      	str	r3, [r2, #4]
      break;
 8002db6:	e7d4      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_USART2_ENABLE();
 8002db8:	4a43      	ldr	r2, [pc, #268]	; (8002ec8 <pin_function+0x2f4>)
 8002dba:	6853      	ldr	r3, [r2, #4]
 8002dbc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002dc0:	f043 0308 	orr.w	r3, r3, #8
 8002dc4:	6053      	str	r3, [r2, #4]
      break;
 8002dc6:	e7cc      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_USART2_DISABLE();
 8002dc8:	4a3f      	ldr	r2, [pc, #252]	; (8002ec8 <pin_function+0x2f4>)
 8002dca:	6853      	ldr	r3, [r2, #4]
 8002dcc:	f023 0308 	bic.w	r3, r3, #8
 8002dd0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002dd4:	6053      	str	r3, [r2, #4]
      break;
 8002dd6:	e7c4      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_USART3_ENABLE();
 8002dd8:	4a3b      	ldr	r2, [pc, #236]	; (8002ec8 <pin_function+0x2f4>)
 8002dda:	6853      	ldr	r3, [r2, #4]
 8002ddc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002de0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002de4:	6053      	str	r3, [r2, #4]
      break;
 8002de6:	e7bc      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_USART3_PARTIAL();
 8002de8:	4a37      	ldr	r2, [pc, #220]	; (8002ec8 <pin_function+0x2f4>)
 8002dea:	6853      	ldr	r3, [r2, #4]
 8002dec:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002df0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002df4:	f043 0310 	orr.w	r3, r3, #16
 8002df8:	6053      	str	r3, [r2, #4]
      break;
 8002dfa:	e7b2      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_USART3_DISABLE();
 8002dfc:	4a32      	ldr	r2, [pc, #200]	; (8002ec8 <pin_function+0x2f4>)
 8002dfe:	6853      	ldr	r3, [r2, #4]
 8002e00:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002e04:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e08:	6053      	str	r3, [r2, #4]
      break;
 8002e0a:	e7aa      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM1_ENABLE();
 8002e0c:	4a2e      	ldr	r2, [pc, #184]	; (8002ec8 <pin_function+0x2f4>)
 8002e0e:	6853      	ldr	r3, [r2, #4]
 8002e10:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e14:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002e18:	6053      	str	r3, [r2, #4]
      break;
 8002e1a:	e7a2      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM1_PARTIAL();
 8002e1c:	4a2a      	ldr	r2, [pc, #168]	; (8002ec8 <pin_function+0x2f4>)
 8002e1e:	6853      	ldr	r3, [r2, #4]
 8002e20:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002e24:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e2c:	6053      	str	r3, [r2, #4]
      break;
 8002e2e:	e798      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM1_DISABLE();
 8002e30:	4a25      	ldr	r2, [pc, #148]	; (8002ec8 <pin_function+0x2f4>)
 8002e32:	6853      	ldr	r3, [r2, #4]
 8002e34:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002e38:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e3c:	6053      	str	r3, [r2, #4]
      break;
 8002e3e:	e790      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM2_ENABLE();
 8002e40:	4a21      	ldr	r2, [pc, #132]	; (8002ec8 <pin_function+0x2f4>)
 8002e42:	6853      	ldr	r3, [r2, #4]
 8002e44:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e48:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002e4c:	6053      	str	r3, [r2, #4]
      break;
 8002e4e:	e788      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002e50:	4a1d      	ldr	r2, [pc, #116]	; (8002ec8 <pin_function+0x2f4>)
 8002e52:	6853      	ldr	r3, [r2, #4]
 8002e54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e58:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e60:	6053      	str	r3, [r2, #4]
      break;
 8002e62:	e77e      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002e64:	4a18      	ldr	r2, [pc, #96]	; (8002ec8 <pin_function+0x2f4>)
 8002e66:	6853      	ldr	r3, [r2, #4]
 8002e68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e6c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e74:	6053      	str	r3, [r2, #4]
      break;
 8002e76:	e774      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM2_DISABLE();
 8002e78:	4a13      	ldr	r2, [pc, #76]	; (8002ec8 <pin_function+0x2f4>)
 8002e7a:	6853      	ldr	r3, [r2, #4]
 8002e7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e80:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e84:	6053      	str	r3, [r2, #4]
      break;
 8002e86:	e76c      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM3_ENABLE();
 8002e88:	4a0f      	ldr	r2, [pc, #60]	; (8002ec8 <pin_function+0x2f4>)
 8002e8a:	6853      	ldr	r3, [r2, #4]
 8002e8c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e90:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002e94:	6053      	str	r3, [r2, #4]
      break;
 8002e96:	e764      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002e98:	4a0b      	ldr	r2, [pc, #44]	; (8002ec8 <pin_function+0x2f4>)
 8002e9a:	6853      	ldr	r3, [r2, #4]
 8002e9c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002ea0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ea4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ea8:	6053      	str	r3, [r2, #4]
      break;
 8002eaa:	e75a      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM3_DISABLE();
 8002eac:	4a06      	ldr	r2, [pc, #24]	; (8002ec8 <pin_function+0x2f4>)
 8002eae:	6853      	ldr	r3, [r2, #4]
 8002eb0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002eb4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002eb8:	6053      	str	r3, [r2, #4]
      break;
 8002eba:	e752      	b.n	8002d62 <pin_function+0x18e>
 8002ebc:	08003c0c 	.word	0x08003c0c
 8002ec0:	08003b98 	.word	0x08003b98
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	40010000 	.word	0x40010000
      __HAL_AFIO_REMAP_TIM4_ENABLE();
 8002ecc:	4aa3      	ldr	r2, [pc, #652]	; (800315c <pin_function+0x588>)
 8002ece:	6853      	ldr	r3, [r2, #4]
 8002ed0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ed4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ed8:	6053      	str	r3, [r2, #4]
      break;
 8002eda:	e742      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_TIM4_DISABLE();
 8002edc:	4a9f      	ldr	r2, [pc, #636]	; (800315c <pin_function+0x588>)
 8002ede:	6853      	ldr	r3, [r2, #4]
 8002ee0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ee4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ee8:	6053      	str	r3, [r2, #4]
      break;
 8002eea:	e73a      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_PD01_ENABLE();
 8002eec:	4a9b      	ldr	r2, [pc, #620]	; (800315c <pin_function+0x588>)
 8002eee:	6853      	ldr	r3, [r2, #4]
 8002ef0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ef4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ef8:	6053      	str	r3, [r2, #4]
      break;
 8002efa:	e732      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_PD01_DISABLE();
 8002efc:	4a97      	ldr	r2, [pc, #604]	; (800315c <pin_function+0x588>)
 8002efe:	6853      	ldr	r3, [r2, #4]
 8002f00:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002f04:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002f08:	6053      	str	r3, [r2, #4]
      break;
 8002f0a:	e72a      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_SWJ_ENABLE();
 8002f0c:	4a93      	ldr	r2, [pc, #588]	; (800315c <pin_function+0x588>)
 8002f0e:	6853      	ldr	r3, [r2, #4]
 8002f10:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002f14:	6053      	str	r3, [r2, #4]
      break;
 8002f16:	e724      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_SWJ_NONJTRST();
 8002f18:	4a90      	ldr	r2, [pc, #576]	; (800315c <pin_function+0x588>)
 8002f1a:	6853      	ldr	r3, [r2, #4]
 8002f1c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002f20:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f24:	6053      	str	r3, [r2, #4]
      break;
 8002f26:	e71c      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002f28:	4a8c      	ldr	r2, [pc, #560]	; (800315c <pin_function+0x588>)
 8002f2a:	6853      	ldr	r3, [r2, #4]
 8002f2c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002f30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f34:	6053      	str	r3, [r2, #4]
      break;
 8002f36:	e714      	b.n	8002d62 <pin_function+0x18e>
      __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002f38:	4a88      	ldr	r2, [pc, #544]	; (800315c <pin_function+0x588>)
 8002f3a:	6853      	ldr	r3, [r2, #4]
 8002f3c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002f40:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f44:	6053      	str	r3, [r2, #4]
      break;
 8002f46:	e70c      	b.n	8002d62 <pin_function+0x18e>
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002f48:	4b85      	ldr	r3, [pc, #532]	; (8003160 <pin_function+0x58c>)
 8002f4a:	699a      	ldr	r2, [r3, #24]
 8002f4c:	f042 0201 	orr.w	r2, r2, #1
 8002f50:	619a      	str	r2, [r3, #24]
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	9302      	str	r3, [sp, #8]
 8002f5a:	9b02      	ldr	r3, [sp, #8]
  switch (afnum) {
 8002f5c:	f109 39ff 	add.w	r9, r9, #4294967295
 8002f60:	f1b9 0f23 	cmp.w	r9, #35	; 0x23
 8002f64:	d82c      	bhi.n	8002fc0 <pin_function+0x3ec>
 8002f66:	e8df f019 	tbh	[pc, r9, lsl #1]
 8002f6a:	0024      	.short	0x0024
 8002f6c:	0036002e 	.word	0x0036002e
 8002f70:	0046003e 	.word	0x0046003e
 8002f74:	0056004e 	.word	0x0056004e
 8002f78:	0066005e 	.word	0x0066005e
 8002f7c:	0078006e 	.word	0x0078006e
 8002f80:	00880080 	.word	0x00880080
 8002f84:	009a0092 	.word	0x009a0092
 8002f88:	00ac00a2 	.word	0x00ac00a2
 8002f8c:	00be00b6 	.word	0x00be00b6
 8002f90:	00d000c6 	.word	0x00d000c6
 8002f94:	00e000d8 	.word	0x00e000d8
 8002f98:	002b002b 	.word	0x002b002b
 8002f9c:	00e8002b 	.word	0x00e8002b
 8002fa0:	002b00f0 	.word	0x002b00f0
 8002fa4:	002b002b 	.word	0x002b002b
 8002fa8:	00fd002b 	.word	0x00fd002b
 8002fac:	010b0103 	.word	0x010b0103
 8002fb0:	0113      	.short	0x0113
      __HAL_AFIO_REMAP_SPI1_ENABLE();
 8002fb2:	4a6a      	ldr	r2, [pc, #424]	; (800315c <pin_function+0x588>)
 8002fb4:	6853      	ldr	r3, [r2, #4]
 8002fb6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002fba:	f043 0301 	orr.w	r3, r3, #1
 8002fbe:	6053      	str	r3, [r2, #4]
      ll_mode = LL_GPIO_MODE_ALTERNATE;
 8002fc0:	f04f 0e09 	mov.w	lr, #9
}
 8002fc4:	e644      	b.n	8002c50 <pin_function+0x7c>
      __HAL_AFIO_REMAP_SPI1_DISABLE();
 8002fc6:	4a65      	ldr	r2, [pc, #404]	; (800315c <pin_function+0x588>)
 8002fc8:	6853      	ldr	r3, [r2, #4]
 8002fca:	f023 0301 	bic.w	r3, r3, #1
 8002fce:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002fd2:	6053      	str	r3, [r2, #4]
      break;
 8002fd4:	e7f4      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002fd6:	4a61      	ldr	r2, [pc, #388]	; (800315c <pin_function+0x588>)
 8002fd8:	6853      	ldr	r3, [r2, #4]
 8002fda:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002fde:	f043 0302 	orr.w	r3, r3, #2
 8002fe2:	6053      	str	r3, [r2, #4]
      break;
 8002fe4:	e7ec      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_I2C1_DISABLE();
 8002fe6:	4a5d      	ldr	r2, [pc, #372]	; (800315c <pin_function+0x588>)
 8002fe8:	6853      	ldr	r3, [r2, #4]
 8002fea:	f023 0302 	bic.w	r3, r3, #2
 8002fee:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ff2:	6053      	str	r3, [r2, #4]
      break;
 8002ff4:	e7e4      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_USART1_ENABLE();
 8002ff6:	4a59      	ldr	r2, [pc, #356]	; (800315c <pin_function+0x588>)
 8002ff8:	6853      	ldr	r3, [r2, #4]
 8002ffa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ffe:	f043 0304 	orr.w	r3, r3, #4
 8003002:	6053      	str	r3, [r2, #4]
      break;
 8003004:	e7dc      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_USART1_DISABLE();
 8003006:	4a55      	ldr	r2, [pc, #340]	; (800315c <pin_function+0x588>)
 8003008:	6853      	ldr	r3, [r2, #4]
 800300a:	f023 0304 	bic.w	r3, r3, #4
 800300e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003012:	6053      	str	r3, [r2, #4]
      break;
 8003014:	e7d4      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_USART2_ENABLE();
 8003016:	4a51      	ldr	r2, [pc, #324]	; (800315c <pin_function+0x588>)
 8003018:	6853      	ldr	r3, [r2, #4]
 800301a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800301e:	f043 0308 	orr.w	r3, r3, #8
 8003022:	6053      	str	r3, [r2, #4]
      break;
 8003024:	e7cc      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_USART2_DISABLE();
 8003026:	4a4d      	ldr	r2, [pc, #308]	; (800315c <pin_function+0x588>)
 8003028:	6853      	ldr	r3, [r2, #4]
 800302a:	f023 0308 	bic.w	r3, r3, #8
 800302e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003032:	6053      	str	r3, [r2, #4]
      break;
 8003034:	e7c4      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_USART3_ENABLE();
 8003036:	4a49      	ldr	r2, [pc, #292]	; (800315c <pin_function+0x588>)
 8003038:	6853      	ldr	r3, [r2, #4]
 800303a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800303e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003042:	6053      	str	r3, [r2, #4]
      break;
 8003044:	e7bc      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_USART3_PARTIAL();
 8003046:	4a45      	ldr	r2, [pc, #276]	; (800315c <pin_function+0x588>)
 8003048:	6853      	ldr	r3, [r2, #4]
 800304a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800304e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003052:	f043 0310 	orr.w	r3, r3, #16
 8003056:	6053      	str	r3, [r2, #4]
      break;
 8003058:	e7b2      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_USART3_DISABLE();
 800305a:	4a40      	ldr	r2, [pc, #256]	; (800315c <pin_function+0x588>)
 800305c:	6853      	ldr	r3, [r2, #4]
 800305e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003062:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003066:	6053      	str	r3, [r2, #4]
      break;
 8003068:	e7aa      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM1_ENABLE();
 800306a:	4a3c      	ldr	r2, [pc, #240]	; (800315c <pin_function+0x588>)
 800306c:	6853      	ldr	r3, [r2, #4]
 800306e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003072:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003076:	6053      	str	r3, [r2, #4]
      break;
 8003078:	e7a2      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM1_PARTIAL();
 800307a:	4a38      	ldr	r2, [pc, #224]	; (800315c <pin_function+0x588>)
 800307c:	6853      	ldr	r3, [r2, #4]
 800307e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003082:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003086:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800308a:	6053      	str	r3, [r2, #4]
      break;
 800308c:	e798      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM1_DISABLE();
 800308e:	4a33      	ldr	r2, [pc, #204]	; (800315c <pin_function+0x588>)
 8003090:	6853      	ldr	r3, [r2, #4]
 8003092:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003096:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800309a:	6053      	str	r3, [r2, #4]
      break;
 800309c:	e790      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM2_ENABLE();
 800309e:	4a2f      	ldr	r2, [pc, #188]	; (800315c <pin_function+0x588>)
 80030a0:	6853      	ldr	r3, [r2, #4]
 80030a2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80030a6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80030aa:	6053      	str	r3, [r2, #4]
      break;
 80030ac:	e788      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80030ae:	4a2b      	ldr	r2, [pc, #172]	; (800315c <pin_function+0x588>)
 80030b0:	6853      	ldr	r3, [r2, #4]
 80030b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030b6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80030ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030be:	6053      	str	r3, [r2, #4]
      break;
 80030c0:	e77e      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80030c2:	4a26      	ldr	r2, [pc, #152]	; (800315c <pin_function+0x588>)
 80030c4:	6853      	ldr	r3, [r2, #4]
 80030c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030ca:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80030ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d2:	6053      	str	r3, [r2, #4]
      break;
 80030d4:	e774      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM2_DISABLE();
 80030d6:	4a21      	ldr	r2, [pc, #132]	; (800315c <pin_function+0x588>)
 80030d8:	6853      	ldr	r3, [r2, #4]
 80030da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030de:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80030e2:	6053      	str	r3, [r2, #4]
      break;
 80030e4:	e76c      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM3_ENABLE();
 80030e6:	4a1d      	ldr	r2, [pc, #116]	; (800315c <pin_function+0x588>)
 80030e8:	6853      	ldr	r3, [r2, #4]
 80030ea:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80030ee:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80030f2:	6053      	str	r3, [r2, #4]
      break;
 80030f4:	e764      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80030f6:	4a19      	ldr	r2, [pc, #100]	; (800315c <pin_function+0x588>)
 80030f8:	6853      	ldr	r3, [r2, #4]
 80030fa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80030fe:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003102:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003106:	6053      	str	r3, [r2, #4]
      break;
 8003108:	e75a      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM3_DISABLE();
 800310a:	4a14      	ldr	r2, [pc, #80]	; (800315c <pin_function+0x588>)
 800310c:	6853      	ldr	r3, [r2, #4]
 800310e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003112:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003116:	6053      	str	r3, [r2, #4]
      break;
 8003118:	e752      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM4_ENABLE();
 800311a:	4a10      	ldr	r2, [pc, #64]	; (800315c <pin_function+0x588>)
 800311c:	6853      	ldr	r3, [r2, #4]
 800311e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003122:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003126:	6053      	str	r3, [r2, #4]
      break;
 8003128:	e74a      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_TIM4_DISABLE();
 800312a:	4a0c      	ldr	r2, [pc, #48]	; (800315c <pin_function+0x588>)
 800312c:	6853      	ldr	r3, [r2, #4]
 800312e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003132:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003136:	6053      	str	r3, [r2, #4]
      break;
 8003138:	e742      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_PD01_ENABLE();
 800313a:	4a08      	ldr	r2, [pc, #32]	; (800315c <pin_function+0x588>)
 800313c:	6853      	ldr	r3, [r2, #4]
 800313e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003142:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003146:	6053      	str	r3, [r2, #4]
      break;
 8003148:	e73a      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_PD01_DISABLE();
 800314a:	4a04      	ldr	r2, [pc, #16]	; (800315c <pin_function+0x588>)
 800314c:	6853      	ldr	r3, [r2, #4]
 800314e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003152:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003156:	6053      	str	r3, [r2, #4]
      break;
 8003158:	e732      	b.n	8002fc0 <pin_function+0x3ec>
 800315a:	bf00      	nop
 800315c:	40010000 	.word	0x40010000
 8003160:	40021000 	.word	0x40021000
      __HAL_AFIO_REMAP_SWJ_ENABLE();
 8003164:	4a5a      	ldr	r2, [pc, #360]	; (80032d0 <pin_function+0x6fc>)
 8003166:	6853      	ldr	r3, [r2, #4]
 8003168:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800316c:	6053      	str	r3, [r2, #4]
      break;
 800316e:	e727      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_SWJ_NONJTRST();
 8003170:	4a57      	ldr	r2, [pc, #348]	; (80032d0 <pin_function+0x6fc>)
 8003172:	6853      	ldr	r3, [r2, #4]
 8003174:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003178:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800317c:	6053      	str	r3, [r2, #4]
      break;
 800317e:	e71f      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003180:	4a53      	ldr	r2, [pc, #332]	; (80032d0 <pin_function+0x6fc>)
 8003182:	6853      	ldr	r3, [r2, #4]
 8003184:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003188:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800318c:	6053      	str	r3, [r2, #4]
      break;
 800318e:	e717      	b.n	8002fc0 <pin_function+0x3ec>
      __HAL_AFIO_REMAP_SWJ_DISABLE();
 8003190:	4a4f      	ldr	r2, [pc, #316]	; (80032d0 <pin_function+0x6fc>)
 8003192:	6853      	ldr	r3, [r2, #4]
 8003194:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003198:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800319c:	6053      	str	r3, [r2, #4]
      break;
 800319e:	e70f      	b.n	8002fc0 <pin_function+0x3ec>
      Error_Handler();
 80031a0:	21fb      	movs	r1, #251	; 0xfb
 80031a2:	484c      	ldr	r0, [pc, #304]	; (80032d4 <pin_function+0x700>)
 80031a4:	f000 f8d1 	bl	800334a <_Error_Handler>
  uint32_t ll_mode = 0;
 80031a8:	f04f 0e00 	mov.w	lr, #0
      break;
 80031ac:	e550      	b.n	8002c50 <pin_function+0x7c>
      ll_mode = LL_GPIO_MODE_ANALOG;
 80031ae:	f04f 0e00 	mov.w	lr, #0
 80031b2:	e54d      	b.n	8002c50 <pin_function+0x7c>
    if (STM_PIN_OD(function)) {
 80031b4:	f018 0f08 	tst.w	r8, #8
 80031b8:	d014      	beq.n	80031e4 <pin_function+0x610>
 80031ba:	fa94 f2a4 	rbit	r2, r4
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80031be:	fab2 f282 	clz	r2, r2
 80031c2:	0092      	lsls	r2, r2, #2
 80031c4:	2104      	movs	r1, #4
 80031c6:	fa01 f202 	lsl.w	r2, r1, r2
 80031ca:	ea23 0302 	bic.w	r3, r3, r2
 80031ce:	fa94 f2a4 	rbit	r2, r4
 80031d2:	fab2 f282 	clz	r2, r2
 80031d6:	0092      	lsls	r2, r2, #2
 80031d8:	fa01 f202 	lsl.w	r2, r1, r2
 80031dc:	4313      	orrs	r3, r2
 80031de:	f846 300c 	str.w	r3, [r6, ip]
             (OutputType << (POSITION_VAL(Pin) * 4U)));
}
 80031e2:	e550      	b.n	8002c86 <pin_function+0xb2>
 80031e4:	fa94 f2a4 	rbit	r2, r4
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80031e8:	fab2 f282 	clz	r2, r2
 80031ec:	0092      	lsls	r2, r2, #2
 80031ee:	2104      	movs	r1, #4
 80031f0:	fa01 f202 	lsl.w	r2, r1, r2
 80031f4:	ea23 0302 	bic.w	r3, r3, r2
 80031f8:	fa94 f2a4 	rbit	r2, r4
 80031fc:	f846 300c 	str.w	r3, [r6, ip]
}
 8003200:	e541      	b.n	8002c86 <pin_function+0xb2>
      if (function == LL_GPIO_MODE_FLOATING) {
 8003202:	2b04      	cmp	r3, #4
 8003204:	d02a      	beq.n	800325c <pin_function+0x688>
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8003206:	68f3      	ldr	r3, [r6, #12]
 8003208:	0a22      	lsrs	r2, r4, #8
 800320a:	ea23 2414 	bic.w	r4, r3, r4, lsr #8
 800320e:	fa92 f3a2 	rbit	r3, r2
 8003212:	fab3 f383 	clz	r3, r3
 8003216:	2201      	movs	r2, #1
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	431c      	orrs	r4, r3
 800321e:	60f4      	str	r4, [r6, #12]
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003220:	4b2d      	ldr	r3, [pc, #180]	; (80032d8 <pin_function+0x704>)
 8003222:	699a      	ldr	r2, [r3, #24]
 8003224:	f042 0201 	orr.w	r2, r2, #1
 8003228:	619a      	str	r2, [r3, #24]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	9303      	str	r3, [sp, #12]
 8003232:	9b03      	ldr	r3, [sp, #12]
  if ((pin == PA_13) || (pin == PA_14)) {
 8003234:	f1a5 030d 	sub.w	r3, r5, #13
 8003238:	2b01      	cmp	r3, #1
 800323a:	d941      	bls.n	80032c0 <pin_function+0x6ec>
  if ((pin == PA_15) || (pin == PB_3) || (pin == PB_4)) {
 800323c:	2d0f      	cmp	r5, #15
 800323e:	d003      	beq.n	8003248 <pin_function+0x674>
 8003240:	2d13      	cmp	r5, #19
 8003242:	d001      	beq.n	8003248 <pin_function+0x674>
 8003244:	2d14      	cmp	r5, #20
 8003246:	d106      	bne.n	8003256 <pin_function+0x682>
    __HAL_AFIO_REMAP_SWJ_NOJTAG(); // JTAG-DP Disabled and SW-DP enabled
 8003248:	4a21      	ldr	r2, [pc, #132]	; (80032d0 <pin_function+0x6fc>)
 800324a:	6853      	ldr	r3, [r2, #4]
 800324c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003250:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003254:	6053      	str	r3, [r2, #4]
#endif /* DUALPAD_ANALOG_SWITCH */

  pin_DisconnectDebug(pin);

  hsem_unlock(CFG_HW_GPIO_SEMID);
}
 8003256:	b005      	add	sp, #20
 8003258:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800325c:	fa94 f3a4 	rbit	r3, r4
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8003260:	fab3 f383 	clz	r3, r3
 8003264:	009a      	lsls	r2, r3, #2
 8003266:	230f      	movs	r3, #15
 8003268:	4093      	lsls	r3, r2
 800326a:	ea20 0003 	bic.w	r0, r0, r3
 800326e:	fa94 f3a4 	rbit	r3, r4
 8003272:	fab3 f383 	clz	r3, r3
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	2208      	movs	r2, #8
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	4318      	orrs	r0, r3
 8003280:	5070      	str	r0, [r6, r1]
}
 8003282:	e7c0      	b.n	8003206 <pin_function+0x632>
      if (function == LL_GPIO_MODE_FLOATING) {
 8003284:	2b04      	cmp	r3, #4
 8003286:	d007      	beq.n	8003298 <pin_function+0x6c4>
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8003288:	68f3      	ldr	r3, [r6, #12]
 800328a:	0a22      	lsrs	r2, r4, #8
 800328c:	ea23 2414 	bic.w	r4, r3, r4, lsr #8
 8003290:	fa92 f2a2 	rbit	r2, r2
 8003294:	60f4      	str	r4, [r6, #12]
}
 8003296:	e7c3      	b.n	8003220 <pin_function+0x64c>
 8003298:	fa94 f3a4 	rbit	r3, r4
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800329c:	fab3 f383 	clz	r3, r3
 80032a0:	009a      	lsls	r2, r3, #2
 80032a2:	230f      	movs	r3, #15
 80032a4:	4093      	lsls	r3, r2
 80032a6:	ea20 0003 	bic.w	r0, r0, r3
 80032aa:	fa94 f3a4 	rbit	r3, r4
 80032ae:	fab3 f383 	clz	r3, r3
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	2208      	movs	r2, #8
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	4318      	orrs	r0, r3
 80032bc:	5070      	str	r0, [r6, r1]
}
 80032be:	e7e3      	b.n	8003288 <pin_function+0x6b4>
    __HAL_AFIO_REMAP_SWJ_DISABLE(); // JTAG-DP Disabled and SW-DP Disabled
 80032c0:	4a03      	ldr	r2, [pc, #12]	; (80032d0 <pin_function+0x6fc>)
 80032c2:	6853      	ldr	r3, [r2, #4]
 80032c4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80032c8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80032cc:	6053      	str	r3, [r2, #4]
 80032ce:	e7b5      	b.n	800323c <pin_function+0x668>
 80032d0:	40010000 	.word	0x40010000
 80032d4:	08003b98 	.word	0x08003b98
 80032d8:	40021000 	.word	0x40021000

080032dc <pinmap_pinout>:

void pinmap_pinout(PinName pin, const PinMap *map)
{
  if (pin == NC) {
 80032dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80032e0:	d008      	beq.n	80032f4 <pinmap_pinout+0x18>
{
 80032e2:	b508      	push	{r3, lr}
    return;
  }

  while (map->pin != NC) {
 80032e4:	680b      	ldr	r3, [r1, #0]
 80032e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ea:	d008      	beq.n	80032fe <pinmap_pinout+0x22>
    if (map->pin == pin) {
 80032ec:	4283      	cmp	r3, r0
 80032ee:	d002      	beq.n	80032f6 <pinmap_pinout+0x1a>
      pin_function(pin, map->function);
      return;
    }
    map++;
 80032f0:	310c      	adds	r1, #12
 80032f2:	e7f7      	b.n	80032e4 <pinmap_pinout+0x8>
 80032f4:	4770      	bx	lr
      pin_function(pin, map->function);
 80032f6:	6889      	ldr	r1, [r1, #8]
 80032f8:	f7ff fc6c 	bl	8002bd4 <pin_function>
      return;
 80032fc:	e004      	b.n	8003308 <pinmap_pinout+0x2c>
  }
  Error_Handler();
 80032fe:	f240 1129 	movw	r1, #297	; 0x129
 8003302:	4802      	ldr	r0, [pc, #8]	; (800330c <pinmap_pinout+0x30>)
 8003304:	f000 f821 	bl	800334a <_Error_Handler>
}
 8003308:	bd08      	pop	{r3, pc}
 800330a:	bf00      	nop
 800330c:	08003b98 	.word	0x08003b98

08003310 <pinmap_find_peripheral>:

void *pinmap_find_peripheral(PinName pin, const PinMap *map)
{
  while (map->pin != NC) {
 8003310:	680b      	ldr	r3, [r1, #0]
 8003312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003316:	d005      	beq.n	8003324 <pinmap_find_peripheral+0x14>
    if (map->pin == pin) {
 8003318:	4283      	cmp	r3, r0
 800331a:	d001      	beq.n	8003320 <pinmap_find_peripheral+0x10>
      return map->peripheral;
    }
    map++;
 800331c:	310c      	adds	r1, #12
 800331e:	e7f7      	b.n	8003310 <pinmap_find_peripheral>
      return map->peripheral;
 8003320:	6848      	ldr	r0, [r1, #4]
 8003322:	4770      	bx	lr
  }
  return NP;
 8003324:	2000      	movs	r0, #0
}
 8003326:	4770      	bx	lr

08003328 <pinmap_peripheral>:

void *pinmap_peripheral(PinName pin, const PinMap *map)
{
  void *peripheral = NP;

  if (pin != (PinName)NC) {
 8003328:	f1b0 3fff 	cmp.w	r0, #4294967295
 800332c:	d003      	beq.n	8003336 <pinmap_peripheral+0xe>
{
 800332e:	b508      	push	{r3, lr}
    peripheral = pinmap_find_peripheral(pin, map);
 8003330:	f7ff ffee 	bl	8003310 <pinmap_find_peripheral>
  }
  return peripheral;
}
 8003334:	bd08      	pop	{r3, pc}
  void *peripheral = NP;
 8003336:	2000      	movs	r0, #0
}
 8003338:	4770      	bx	lr

0800333a <pinmap_merge_peripheral>:

// Merge peripherals
void *pinmap_merge_peripheral(void *a, void *b)
{
  // both are the same (inc both NP)
  if (a == b) {
 800333a:	4288      	cmp	r0, r1
 800333c:	d004      	beq.n	8003348 <pinmap_merge_peripheral+0xe>
    return a;
  }

  // one (or both) is not set
  if (a == NP) {
 800333e:	b110      	cbz	r0, 8003346 <pinmap_merge_peripheral+0xc>
    return b;
  }
  if (b == NP) {
 8003340:	b111      	cbz	r1, 8003348 <pinmap_merge_peripheral+0xe>
    return a;
  }

  // mismatch error case
  return NP;
 8003342:	2000      	movs	r0, #0
 8003344:	4770      	bx	lr
    return b;
 8003346:	4608      	mov	r0, r1
}
 8003348:	4770      	bx	lr

0800334a <_Error_Handler>:
  */
WEAK void _Error_Handler(const char *msg, int val)
{
  /* User can add his own implementation to report the HAL error return state */
  core_debug("Error: %s (%i)\n", msg, val);
  while (1) {
 800334a:	e7fe      	b.n	800334a <_Error_Handler>

0800334c <get_timer_obj>:
timerObj_t *get_timer_obj(TIM_HandleTypeDef *htim)
{
  timerObj_t *obj;
  obj = (timerObj_t *)((char *)htim - offsetof(timerObj_t, handle));
  return (obj);
}
 800334c:	3804      	subs	r0, #4
 800334e:	4770      	bx	lr

08003350 <enableTimerClock>:
  * @brief  Enable the timer clock
  * @param  htim: TIM handle
  * @retval None
  */
void enableTimerClock(TIM_HandleTypeDef *htim)
{
 8003350:	b084      	sub	sp, #16
  // Enable TIM clock
#if defined(TIM1_BASE)
  if (htim->Instance == TIM1) {
 8003352:	6802      	ldr	r2, [r0, #0]
 8003354:	4b20      	ldr	r3, [pc, #128]	; (80033d8 <enableTimerClock+0x88>)
 8003356:	429a      	cmp	r2, r3
 8003358:	d00d      	beq.n	8003376 <enableTimerClock+0x26>
    __HAL_RCC_TIM1_CLK_ENABLE();
  }
#endif
#if defined(TIM2_BASE)
  if (htim->Instance == TIM2) {
 800335a:	6803      	ldr	r3, [r0, #0]
 800335c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003360:	d015      	beq.n	800338e <enableTimerClock+0x3e>
    __HAL_RCC_TIM2_CLK_ENABLE();
  }
#endif
#if defined(TIM3_BASE)
  if (htim->Instance == TIM3) {
 8003362:	6802      	ldr	r2, [r0, #0]
 8003364:	4b1d      	ldr	r3, [pc, #116]	; (80033dc <enableTimerClock+0x8c>)
 8003366:	429a      	cmp	r2, r3
 8003368:	d01d      	beq.n	80033a6 <enableTimerClock+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
  }
#endif
#if defined(TIM4_BASE)
  if (htim->Instance == TIM4) {
 800336a:	6802      	ldr	r2, [r0, #0]
 800336c:	4b1c      	ldr	r3, [pc, #112]	; (80033e0 <enableTimerClock+0x90>)
 800336e:	429a      	cmp	r2, r3
 8003370:	d025      	beq.n	80033be <enableTimerClock+0x6e>
#if defined(TIM22_BASE)
  if (htim->Instance == TIM22) {
    __HAL_RCC_TIM22_CLK_ENABLE();
  }
#endif
}
 8003372:	b004      	add	sp, #16
 8003374:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003376:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800337a:	699a      	ldr	r2, [r3, #24]
 800337c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003380:	619a      	str	r2, [r3, #24]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	9b00      	ldr	r3, [sp, #0]
 800338c:	e7e5      	b.n	800335a <enableTimerClock+0xa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800338e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003392:	69da      	ldr	r2, [r3, #28]
 8003394:	f042 0201 	orr.w	r2, r2, #1
 8003398:	61da      	str	r2, [r3, #28]
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	f003 0301 	and.w	r3, r3, #1
 80033a0:	9301      	str	r3, [sp, #4]
 80033a2:	9b01      	ldr	r3, [sp, #4]
 80033a4:	e7dd      	b.n	8003362 <enableTimerClock+0x12>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033a6:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 80033aa:	69da      	ldr	r2, [r3, #28]
 80033ac:	f042 0202 	orr.w	r2, r2, #2
 80033b0:	61da      	str	r2, [r3, #28]
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	9302      	str	r3, [sp, #8]
 80033ba:	9b02      	ldr	r3, [sp, #8]
 80033bc:	e7d5      	b.n	800336a <enableTimerClock+0x1a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80033be:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80033c2:	69da      	ldr	r2, [r3, #28]
 80033c4:	f042 0204 	orr.w	r2, r2, #4
 80033c8:	61da      	str	r2, [r3, #28]
 80033ca:	69db      	ldr	r3, [r3, #28]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	9303      	str	r3, [sp, #12]
 80033d2:	9b03      	ldr	r3, [sp, #12]
}
 80033d4:	e7cd      	b.n	8003372 <enableTimerClock+0x22>
 80033d6:	bf00      	nop
 80033d8:	40012c00 	.word	0x40012c00
 80033dc:	40000400 	.word	0x40000400
 80033e0:	40000800 	.word	0x40000800

080033e4 <disableTimerClock>:
  */
void disableTimerClock(TIM_HandleTypeDef *htim)
{
  // Enable TIM clock
#if defined(TIM1_BASE)
  if (htim->Instance == TIM1) {
 80033e4:	6802      	ldr	r2, [r0, #0]
 80033e6:	4b14      	ldr	r3, [pc, #80]	; (8003438 <disableTimerClock+0x54>)
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d00c      	beq.n	8003406 <disableTimerClock+0x22>
    __HAL_RCC_TIM1_CLK_DISABLE();
  }
#endif
#if defined(TIM2_BASE)
  if (htim->Instance == TIM2) {
 80033ec:	6803      	ldr	r3, [r0, #0]
 80033ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033f2:	d00e      	beq.n	8003412 <disableTimerClock+0x2e>
    __HAL_RCC_TIM2_CLK_DISABLE();
  }
#endif
#if defined(TIM3_BASE)
  if (htim->Instance == TIM3) {
 80033f4:	6802      	ldr	r2, [r0, #0]
 80033f6:	4b11      	ldr	r3, [pc, #68]	; (800343c <disableTimerClock+0x58>)
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d010      	beq.n	800341e <disableTimerClock+0x3a>
    __HAL_RCC_TIM3_CLK_DISABLE();
  }
#endif
#if defined(TIM4_BASE)
  if (htim->Instance == TIM4) {
 80033fc:	6802      	ldr	r2, [r0, #0]
 80033fe:	4b10      	ldr	r3, [pc, #64]	; (8003440 <disableTimerClock+0x5c>)
 8003400:	429a      	cmp	r2, r3
 8003402:	d012      	beq.n	800342a <disableTimerClock+0x46>
#if defined(TIM22_BASE)
  if (htim->Instance == TIM22) {
    __HAL_RCC_TIM22_CLK_DISABLE();
  }
#endif
}
 8003404:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_DISABLE();
 8003406:	4a0f      	ldr	r2, [pc, #60]	; (8003444 <disableTimerClock+0x60>)
 8003408:	6993      	ldr	r3, [r2, #24]
 800340a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800340e:	6193      	str	r3, [r2, #24]
 8003410:	e7ec      	b.n	80033ec <disableTimerClock+0x8>
    __HAL_RCC_TIM2_CLK_DISABLE();
 8003412:	4a0c      	ldr	r2, [pc, #48]	; (8003444 <disableTimerClock+0x60>)
 8003414:	69d3      	ldr	r3, [r2, #28]
 8003416:	f023 0301 	bic.w	r3, r3, #1
 800341a:	61d3      	str	r3, [r2, #28]
 800341c:	e7ea      	b.n	80033f4 <disableTimerClock+0x10>
    __HAL_RCC_TIM3_CLK_DISABLE();
 800341e:	4a09      	ldr	r2, [pc, #36]	; (8003444 <disableTimerClock+0x60>)
 8003420:	69d3      	ldr	r3, [r2, #28]
 8003422:	f023 0302 	bic.w	r3, r3, #2
 8003426:	61d3      	str	r3, [r2, #28]
 8003428:	e7e8      	b.n	80033fc <disableTimerClock+0x18>
    __HAL_RCC_TIM4_CLK_DISABLE();
 800342a:	4a06      	ldr	r2, [pc, #24]	; (8003444 <disableTimerClock+0x60>)
 800342c:	69d3      	ldr	r3, [r2, #28]
 800342e:	f023 0304 	bic.w	r3, r3, #4
 8003432:	61d3      	str	r3, [r2, #28]
}
 8003434:	e7e6      	b.n	8003404 <disableTimerClock+0x20>
 8003436:	bf00      	nop
 8003438:	40012c00 	.word	0x40012c00
 800343c:	40000400 	.word	0x40000400
 8003440:	40000800 	.word	0x40000800
 8003444:	40021000 	.word	0x40021000

08003448 <getTimerUpIrq>:
  */
IRQn_Type getTimerUpIrq(TIM_TypeDef *tim)
{
  IRQn_Type IRQn = NonMaskableInt_IRQn;

  if (tim != (TIM_TypeDef *)NC) {
 8003448:	f1b0 3fff 	cmp.w	r0, #4294967295
 800344c:	d019      	beq.n	8003482 <getTimerUpIrq+0x3a>
{
 800344e:	b508      	push	{r3, lr}
    /* Get IRQn depending on TIM instance */
    switch ((uint32_t)tim) {
 8003450:	4b0f      	ldr	r3, [pc, #60]	; (8003490 <getTimerUpIrq+0x48>)
 8003452:	4298      	cmp	r0, r3
 8003454:	d018      	beq.n	8003488 <getTimerUpIrq+0x40>
 8003456:	d808      	bhi.n	800346a <getTimerUpIrq+0x22>
 8003458:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800345c:	d016      	beq.n	800348c <getTimerUpIrq+0x44>
 800345e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003462:	4298      	cmp	r0, r3
 8003464:	d106      	bne.n	8003474 <getTimerUpIrq+0x2c>
        IRQn = TIM2_IRQn;
        break;
#endif
#if defined(TIM3_BASE)
      case (uint32_t)TIM3_BASE:
        IRQn = TIM3_IRQn;
 8003466:	201d      	movs	r0, #29
        _Error_Handler("TIM: Unknown timer IRQn", (int)tim);
        break;
    }
  }
  return IRQn;
}
 8003468:	bd08      	pop	{r3, pc}
    switch ((uint32_t)tim) {
 800346a:	4b0a      	ldr	r3, [pc, #40]	; (8003494 <getTimerUpIrq+0x4c>)
 800346c:	4298      	cmp	r0, r3
 800346e:	d101      	bne.n	8003474 <getTimerUpIrq+0x2c>
 8003470:	2019      	movs	r0, #25
 8003472:	e7f9      	b.n	8003468 <getTimerUpIrq+0x20>
        _Error_Handler("TIM: Unknown timer IRQn", (int)tim);
 8003474:	4601      	mov	r1, r0
 8003476:	4808      	ldr	r0, [pc, #32]	; (8003498 <getTimerUpIrq+0x50>)
 8003478:	f7ff ff67 	bl	800334a <_Error_Handler>
  IRQn_Type IRQn = NonMaskableInt_IRQn;
 800347c:	f06f 000d 	mvn.w	r0, #13
        break;
 8003480:	e7f2      	b.n	8003468 <getTimerUpIrq+0x20>
  IRQn_Type IRQn = NonMaskableInt_IRQn;
 8003482:	f06f 000d 	mvn.w	r0, #13
}
 8003486:	4770      	bx	lr
        IRQn = TIM4_IRQn;
 8003488:	201e      	movs	r0, #30
 800348a:	e7ed      	b.n	8003468 <getTimerUpIrq+0x20>
        IRQn = TIM2_IRQn;
 800348c:	201c      	movs	r0, #28
 800348e:	e7eb      	b.n	8003468 <getTimerUpIrq+0x20>
 8003490:	40000800 	.word	0x40000800
 8003494:	40012c00 	.word	0x40012c00
 8003498:	08003c4c 	.word	0x08003c4c

0800349c <getTimerCCIrq>:
  */
IRQn_Type getTimerCCIrq(TIM_TypeDef *tim)
{
  IRQn_Type IRQn = NonMaskableInt_IRQn;

  if (tim != (TIM_TypeDef *)NC) {
 800349c:	f1b0 3fff 	cmp.w	r0, #4294967295
 80034a0:	d019      	beq.n	80034d6 <getTimerCCIrq+0x3a>
{
 80034a2:	b508      	push	{r3, lr}
    /* Get IRQn depending on TIM instance */
    switch ((uint32_t)tim) {
 80034a4:	4b0f      	ldr	r3, [pc, #60]	; (80034e4 <getTimerCCIrq+0x48>)
 80034a6:	4298      	cmp	r0, r3
 80034a8:	d018      	beq.n	80034dc <getTimerCCIrq+0x40>
 80034aa:	d808      	bhi.n	80034be <getTimerCCIrq+0x22>
 80034ac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80034b0:	d016      	beq.n	80034e0 <getTimerCCIrq+0x44>
 80034b2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80034b6:	4298      	cmp	r0, r3
 80034b8:	d106      	bne.n	80034c8 <getTimerCCIrq+0x2c>
        IRQn = TIM2_IRQn;
        break;
#endif
#if defined(TIM3_BASE)
      case (uint32_t)TIM3_BASE:
        IRQn = TIM3_IRQn;
 80034ba:	201d      	movs	r0, #29
        _Error_Handler("TIM: Unknown timer IRQn", (int)tim);
        break;
    }
  }
  return IRQn;
}
 80034bc:	bd08      	pop	{r3, pc}
    switch ((uint32_t)tim) {
 80034be:	4b0a      	ldr	r3, [pc, #40]	; (80034e8 <getTimerCCIrq+0x4c>)
 80034c0:	4298      	cmp	r0, r3
 80034c2:	d101      	bne.n	80034c8 <getTimerCCIrq+0x2c>
 80034c4:	201b      	movs	r0, #27
 80034c6:	e7f9      	b.n	80034bc <getTimerCCIrq+0x20>
        _Error_Handler("TIM: Unknown timer IRQn", (int)tim);
 80034c8:	4601      	mov	r1, r0
 80034ca:	4808      	ldr	r0, [pc, #32]	; (80034ec <getTimerCCIrq+0x50>)
 80034cc:	f7ff ff3d 	bl	800334a <_Error_Handler>
  IRQn_Type IRQn = NonMaskableInt_IRQn;
 80034d0:	f06f 000d 	mvn.w	r0, #13
        break;
 80034d4:	e7f2      	b.n	80034bc <getTimerCCIrq+0x20>
  IRQn_Type IRQn = NonMaskableInt_IRQn;
 80034d6:	f06f 000d 	mvn.w	r0, #13
}
 80034da:	4770      	bx	lr
        IRQn = TIM4_IRQn;
 80034dc:	201e      	movs	r0, #30
 80034de:	e7ed      	b.n	80034bc <getTimerCCIrq+0x20>
        IRQn = TIM2_IRQn;
 80034e0:	201c      	movs	r0, #28
 80034e2:	e7eb      	b.n	80034bc <getTimerCCIrq+0x20>
 80034e4:	40000800 	.word	0x40000800
 80034e8:	40012c00 	.word	0x40012c00
 80034ec:	08003c4c 	.word	0x08003c4c

080034f0 <HAL_TIM_Base_MspInit>:
{
 80034f0:	b570      	push	{r4, r5, r6, lr}
 80034f2:	4604      	mov	r4, r0
  timerObj_t *obj = get_timer_obj(htim_base);
 80034f4:	f7ff ff2a 	bl	800334c <get_timer_obj>
 80034f8:	4605      	mov	r5, r0
  enableTimerClock(htim_base);
 80034fa:	4620      	mov	r0, r4
 80034fc:	f7ff ff28 	bl	8003350 <enableTimerClock>
  HAL_NVIC_SetPriority(getTimerUpIrq(htim_base->Instance), obj->preemptPriority, obj->subPriority);
 8003500:	6820      	ldr	r0, [r4, #0]
 8003502:	f7ff ffa1 	bl	8003448 <getTimerUpIrq>
 8003506:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8003508:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 800350a:	f7fd f8cd 	bl	80006a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(getTimerUpIrq(htim_base->Instance));
 800350e:	6820      	ldr	r0, [r4, #0]
 8003510:	f7ff ff9a 	bl	8003448 <getTimerUpIrq>
 8003514:	f7fd f8fc 	bl	8000710 <HAL_NVIC_EnableIRQ>
  if (getTimerCCIrq(htim_base->Instance) != getTimerUpIrq(htim_base->Instance)) {
 8003518:	6820      	ldr	r0, [r4, #0]
 800351a:	f7ff ffbf 	bl	800349c <getTimerCCIrq>
 800351e:	4606      	mov	r6, r0
 8003520:	6820      	ldr	r0, [r4, #0]
 8003522:	f7ff ff91 	bl	8003448 <getTimerUpIrq>
 8003526:	4286      	cmp	r6, r0
 8003528:	d100      	bne.n	800352c <HAL_TIM_Base_MspInit+0x3c>
}
 800352a:	bd70      	pop	{r4, r5, r6, pc}
    HAL_NVIC_SetPriority(getTimerCCIrq(htim_base->Instance), obj->preemptPriority, obj->subPriority);
 800352c:	6820      	ldr	r0, [r4, #0]
 800352e:	f7ff ffb5 	bl	800349c <getTimerCCIrq>
 8003532:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8003534:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 8003536:	f7fd f8b7 	bl	80006a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(getTimerCCIrq(htim_base->Instance));
 800353a:	6820      	ldr	r0, [r4, #0]
 800353c:	f7ff ffae 	bl	800349c <getTimerCCIrq>
 8003540:	f7fd f8e6 	bl	8000710 <HAL_NVIC_EnableIRQ>
}
 8003544:	e7f1      	b.n	800352a <HAL_TIM_Base_MspInit+0x3a>
	...

08003548 <getTimerClkSrc>:
  */
uint8_t getTimerClkSrc(TIM_TypeDef *tim)
{
  uint8_t clkSrc = 0;

  if (tim != (TIM_TypeDef *)NC)
 8003548:	f1b0 3fff 	cmp.w	r0, #4294967295
 800354c:	d015      	beq.n	800357a <getTimerClkSrc+0x32>
{
 800354e:	b508      	push	{r3, lr}
    /* TIMx source CLK is PCKL1 */
    clkSrc = 1;
#else
  {
    /* Get source clock depending on TIM instance */
    switch ((uint32_t)tim) {
 8003550:	4b0f      	ldr	r3, [pc, #60]	; (8003590 <getTimerClkSrc+0x48>)
 8003552:	4298      	cmp	r0, r3
 8003554:	d013      	beq.n	800357e <getTimerClkSrc+0x36>
 8003556:	d80a      	bhi.n	800356e <getTimerClkSrc+0x26>
 8003558:	f5a3 3394 	sub.w	r3, r3, #75776	; 0x12800
 800355c:	4298      	cmp	r0, r3
 800355e:	d010      	beq.n	8003582 <getTimerClkSrc+0x3a>
 8003560:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003564:	4298      	cmp	r0, r3
 8003566:	d00e      	beq.n	8003586 <getTimerClkSrc+0x3e>
 8003568:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800356c:	d00d      	beq.n	800358a <getTimerClkSrc+0x42>
      case (uint32_t)TIM22:
#endif
        clkSrc = 2;
        break;
      default:
        _Error_Handler("TIM: Unknown timer instance", (int)tim);
 800356e:	4601      	mov	r1, r0
 8003570:	4808      	ldr	r0, [pc, #32]	; (8003594 <getTimerClkSrc+0x4c>)
 8003572:	f7ff feea 	bl	800334a <_Error_Handler>
  uint8_t clkSrc = 0;
 8003576:	2000      	movs	r0, #0
        break;
 8003578:	e006      	b.n	8003588 <getTimerClkSrc+0x40>
  uint8_t clkSrc = 0;
 800357a:	2000      	movs	r0, #0
    }
  }
#endif
  return clkSrc;
}
 800357c:	4770      	bx	lr
        clkSrc = 2;
 800357e:	2002      	movs	r0, #2
 8003580:	e002      	b.n	8003588 <getTimerClkSrc+0x40>
    switch ((uint32_t)tim) {
 8003582:	2001      	movs	r0, #1
 8003584:	e000      	b.n	8003588 <getTimerClkSrc+0x40>
 8003586:	2001      	movs	r0, #1
}
 8003588:	bd08      	pop	{r3, pc}
    switch ((uint32_t)tim) {
 800358a:	2001      	movs	r0, #1
 800358c:	e7fc      	b.n	8003588 <getTimerClkSrc+0x40>
 800358e:	bf00      	nop
 8003590:	40012c00 	.word	0x40012c00
 8003594:	08003c64 	.word	0x08003c64

08003598 <get_serial_obj>:

  obj_s = (struct serial_s *)((char *)huart - offsetof(struct serial_s, handle));
  obj = (serial_t *)((char *)obj_s - offsetof(serial_t, uart));

  return (obj);
}
 8003598:	3804      	subs	r0, #4
 800359a:	4770      	bx	lr

0800359c <uart_init>:
  * @param  obj : pointer to serial_t structure
  * @retval None
  */
void uart_init(serial_t *obj, uint32_t baudrate, uint32_t databits, uint32_t parity, uint32_t stopbits)
{
  if (obj == NULL) {
 800359c:	2800      	cmp	r0, #0
 800359e:	f000 80a6 	beq.w	80036ee <uart_init+0x152>
{
 80035a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	4688      	mov	r8, r1
 80035aa:	4617      	mov	r7, r2
 80035ac:	461e      	mov	r6, r3
 80035ae:	4604      	mov	r4, r0
    return;
  }

  UART_HandleTypeDef *huart = &(obj->handle);
 80035b0:	f100 0904 	add.w	r9, r0, #4

  /* Determine the U(S)ART peripheral to use (USART1, USART2, ...) */
  USART_TypeDef *uart_tx = pinmap_peripheral(obj->pin_tx, PinMap_UART_TX);
 80035b4:	494e      	ldr	r1, [pc, #312]	; (80036f0 <uart_init+0x154>)
 80035b6:	6d00      	ldr	r0, [r0, #80]	; 0x50
 80035b8:	f7ff feb6 	bl	8003328 <pinmap_peripheral>
 80035bc:	4682      	mov	sl, r0
  USART_TypeDef *uart_rx = pinmap_peripheral(obj->pin_rx, PinMap_UART_RX);
 80035be:	494d      	ldr	r1, [pc, #308]	; (80036f4 <uart_init+0x158>)
 80035c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80035c2:	f7ff feb1 	bl	8003328 <pinmap_peripheral>
 80035c6:	4605      	mov	r5, r0

  /* Pin Tx must not be NP */
  if (uart_tx == NP) {
 80035c8:	f1ba 0f00 	cmp.w	sl, #0
 80035cc:	d03a      	beq.n	8003644 <uart_init+0xa8>
    core_debug("ERROR: [U(S)ART] Tx pin has no peripheral!\n");
    return;
  }
  /* Pin Rx must not be NP if not half-duplex */
  if ((obj->pin_rx != NC) && (uart_rx == NP)) {
 80035ce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80035d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d4:	d001      	beq.n	80035da <uart_init+0x3e>
 80035d6:	2800      	cmp	r0, #0
 80035d8:	d034      	beq.n	8003644 <uart_init+0xa8>

  /*
   * Get the peripheral name (USART1, USART2, ...) from the pin
   * and assign it to the object
   */
  obj->uart = pinmap_merge_peripheral(uart_tx, uart_rx);
 80035da:	4629      	mov	r1, r5
 80035dc:	4650      	mov	r0, sl
 80035de:	f7ff feac 	bl	800333a <pinmap_merge_peripheral>
 80035e2:	6020      	str	r0, [r4, #0]

  if (obj->uart == NP) {
 80035e4:	2800      	cmp	r0, #0
 80035e6:	d02d      	beq.n	8003644 <uart_init+0xa8>
    return;
  }

  /* Enable USART clock */
#if defined(USART1_BASE)
  else if (obj->uart == USART1) {
 80035e8:	4b43      	ldr	r3, [pc, #268]	; (80036f8 <uart_init+0x15c>)
 80035ea:	4298      	cmp	r0, r3
 80035ec:	d02d      	beq.n	800364a <uart_init+0xae>
    obj->index = UART1_INDEX;
    obj->irq = USART1_IRQn;
  }
#endif
#if defined(USART2_BASE)
  else if (obj->uart == USART2) {
 80035ee:	4b43      	ldr	r3, [pc, #268]	; (80036fc <uart_init+0x160>)
 80035f0:	4298      	cmp	r0, r3
 80035f2:	d044      	beq.n	800367e <uart_init+0xe2>
    obj->index = UART2_INDEX;
    obj->irq = USART2_IRQn;
  }
#endif
#if defined(USART3_BASE)
  else if (obj->uart == USART3) {
 80035f4:	4b42      	ldr	r3, [pc, #264]	; (8003700 <uart_init+0x164>)
 80035f6:	4298      	cmp	r0, r3
 80035f8:	d05b      	beq.n	80036b2 <uart_init+0x116>
    obj->irq = USART10_IRQn;
  }
#endif

  /* Configure UART GPIO pins */
  pinmap_pinout(obj->pin_tx, PinMap_UART_TX);
 80035fa:	493d      	ldr	r1, [pc, #244]	; (80036f0 <uart_init+0x154>)
 80035fc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80035fe:	f7ff fe6d 	bl	80032dc <pinmap_pinout>
  if (uart_rx != NP) {
 8003602:	b11d      	cbz	r5, 800360c <uart_init+0x70>
    pinmap_pinout(obj->pin_rx, PinMap_UART_RX);
 8003604:	493b      	ldr	r1, [pc, #236]	; (80036f4 <uart_init+0x158>)
 8003606:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003608:	f7ff fe68 	bl	80032dc <pinmap_pinout>
  }

  /* Configure uart */
  uart_handlers[obj->index] = huart;
 800360c:	f894 2059 	ldrb.w	r2, [r4, #89]	; 0x59
 8003610:	4b3c      	ldr	r3, [pc, #240]	; (8003704 <uart_init+0x168>)
 8003612:	f843 9022 	str.w	r9, [r3, r2, lsl #2]
  huart->Instance          = (USART_TypeDef *)(obj->uart);
 8003616:	6823      	ldr	r3, [r4, #0]
 8003618:	6063      	str	r3, [r4, #4]
  huart->Init.BaudRate     = baudrate;
 800361a:	f8c4 8008 	str.w	r8, [r4, #8]
  huart->Init.WordLength   = databits;
 800361e:	60e7      	str	r7, [r4, #12]
  huart->Init.StopBits     = stopbits;
 8003620:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003622:	6123      	str	r3, [r4, #16]
  huart->Init.Parity       = parity;
 8003624:	6166      	str	r6, [r4, #20]
  huart->Init.Mode         = UART_MODE_TX_RX;
 8003626:	230c      	movs	r3, #12
 8003628:	61a3      	str	r3, [r4, #24]
  huart->Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 800362a:	2200      	movs	r2, #0
 800362c:	61e2      	str	r2, [r4, #28]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 800362e:	6222      	str	r2, [r4, #32]
#ifdef UART_ONE_BIT_SAMPLE_DISABLE
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
#endif

  /* Set the NVIC priority for future interrupts */
  HAL_NVIC_SetPriority(obj->irq, UART_IRQ_PRIO, UART_IRQ_SUBPRIO);
 8003630:	2101      	movs	r1, #1
 8003632:	f994 0058 	ldrsb.w	r0, [r4, #88]	; 0x58
 8003636:	f7fd f837 	bl	80006a8 <HAL_NVIC_SetPriority>
    }
#endif
  }
#endif

  if (uart_rx == NP) {
 800363a:	2d00      	cmp	r5, #0
 800363c:	d053      	beq.n	80036e6 <uart_init+0x14a>
    if (HAL_HalfDuplex_Init(huart) != HAL_OK) {
      return;
    }
  } else if (HAL_UART_Init(huart) != HAL_OK) {
 800363e:	4648      	mov	r0, r9
 8003640:	f7fe f9f1 	bl	8001a26 <HAL_UART_Init>
    return;
  }
}
 8003644:	b004      	add	sp, #16
 8003646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_USART1_FORCE_RESET();
 800364a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800364e:	68da      	ldr	r2, [r3, #12]
 8003650:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003654:	60da      	str	r2, [r3, #12]
    __HAL_RCC_USART1_RELEASE_RESET();
 8003656:	68da      	ldr	r2, [r3, #12]
 8003658:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800365c:	60da      	str	r2, [r3, #12]
    __HAL_RCC_USART1_CLK_ENABLE();
 800365e:	699a      	ldr	r2, [r3, #24]
 8003660:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003664:	619a      	str	r2, [r3, #24]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800366c:	9301      	str	r3, [sp, #4]
 800366e:	9b01      	ldr	r3, [sp, #4]
    obj->index = UART1_INDEX;
 8003670:	2300      	movs	r3, #0
 8003672:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
    obj->irq = USART1_IRQn;
 8003676:	2325      	movs	r3, #37	; 0x25
 8003678:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 800367c:	e7bd      	b.n	80035fa <uart_init+0x5e>
    __HAL_RCC_USART2_FORCE_RESET();
 800367e:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003688:	611a      	str	r2, [r3, #16]
    __HAL_RCC_USART2_RELEASE_RESET();
 800368a:	691a      	ldr	r2, [r3, #16]
 800368c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003690:	611a      	str	r2, [r3, #16]
    __HAL_RCC_USART2_CLK_ENABLE();
 8003692:	69da      	ldr	r2, [r3, #28]
 8003694:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003698:	61da      	str	r2, [r3, #28]
 800369a:	69db      	ldr	r3, [r3, #28]
 800369c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a0:	9302      	str	r3, [sp, #8]
 80036a2:	9b02      	ldr	r3, [sp, #8]
    obj->index = UART2_INDEX;
 80036a4:	2301      	movs	r3, #1
 80036a6:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
    obj->irq = USART2_IRQn;
 80036aa:	2326      	movs	r3, #38	; 0x26
 80036ac:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 80036b0:	e7a3      	b.n	80035fa <uart_init+0x5e>
    __HAL_RCC_USART3_FORCE_RESET();
 80036b2:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80036b6:	691a      	ldr	r2, [r3, #16]
 80036b8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80036bc:	611a      	str	r2, [r3, #16]
    __HAL_RCC_USART3_RELEASE_RESET();
 80036be:	691a      	ldr	r2, [r3, #16]
 80036c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036c4:	611a      	str	r2, [r3, #16]
    __HAL_RCC_USART3_CLK_ENABLE();
 80036c6:	69da      	ldr	r2, [r3, #28]
 80036c8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80036cc:	61da      	str	r2, [r3, #28]
 80036ce:	69db      	ldr	r3, [r3, #28]
 80036d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036d4:	9303      	str	r3, [sp, #12]
 80036d6:	9b03      	ldr	r3, [sp, #12]
    obj->index = UART3_INDEX;
 80036d8:	2302      	movs	r3, #2
 80036da:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
    obj->irq = USART3_IRQn;
 80036de:	2327      	movs	r3, #39	; 0x27
 80036e0:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 80036e4:	e789      	b.n	80035fa <uart_init+0x5e>
    if (HAL_HalfDuplex_Init(huart) != HAL_OK) {
 80036e6:	4648      	mov	r0, r9
 80036e8:	f7fe f9cc 	bl	8001a84 <HAL_HalfDuplex_Init>
 80036ec:	e7aa      	b.n	8003644 <uart_init+0xa8>
 80036ee:	4770      	bx	lr
 80036f0:	08003cbc 	.word	0x08003cbc
 80036f4:	08003c80 	.word	0x08003c80
 80036f8:	40013800 	.word	0x40013800
 80036fc:	40004400 	.word	0x40004400
 8003700:	40004800 	.word	0x40004800
 8003704:	200003ac 	.word	0x200003ac

08003708 <serial_rx_active>:
 *
 * @param obj The serial object
 * @return Non-zero if the RX transaction is ongoing, 0 otherwise
 */
uint8_t serial_rx_active(serial_t *obj)
{
 8003708:	b508      	push	{r3, lr}
  return ((HAL_UART_GetState(uart_handlers[obj->index]) & HAL_UART_STATE_BUSY_RX) == HAL_UART_STATE_BUSY_RX);
 800370a:	f890 2059 	ldrb.w	r2, [r0, #89]	; 0x59
 800370e:	4b06      	ldr	r3, [pc, #24]	; (8003728 <serial_rx_active+0x20>)
 8003710:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003714:	f7fe fbc8 	bl	8001ea8 <HAL_UART_GetState>
 8003718:	f000 0022 	and.w	r0, r0, #34	; 0x22
}
 800371c:	2822      	cmp	r0, #34	; 0x22
 800371e:	bf14      	ite	ne
 8003720:	2000      	movne	r0, #0
 8003722:	2001      	moveq	r0, #1
 8003724:	bd08      	pop	{r3, pc}
 8003726:	bf00      	nop
 8003728:	200003ac 	.word	0x200003ac

0800372c <serial_tx_active>:
 *
 * @param obj The serial object
 * @return Non-zero if the TX transaction is ongoing, 0 otherwise
 */
uint8_t serial_tx_active(serial_t *obj)
{
 800372c:	b508      	push	{r3, lr}
  return ((HAL_UART_GetState(uart_handlers[obj->index]) & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX);
 800372e:	f890 2059 	ldrb.w	r2, [r0, #89]	; 0x59
 8003732:	4b06      	ldr	r3, [pc, #24]	; (800374c <serial_tx_active+0x20>)
 8003734:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003738:	f7fe fbb6 	bl	8001ea8 <HAL_UART_GetState>
 800373c:	f000 0021 	and.w	r0, r0, #33	; 0x21
}
 8003740:	2821      	cmp	r0, #33	; 0x21
 8003742:	bf14      	ite	ne
 8003744:	2000      	movne	r0, #0
 8003746:	2001      	moveq	r0, #1
 8003748:	bd08      	pop	{r3, pc}
 800374a:	bf00      	nop
 800374c:	200003ac 	.word	0x200003ac

08003750 <uart_getc>:
  * @param  obj : pointer to serial_t structure
  * @retval last character received
  */
int uart_getc(serial_t *obj, unsigned char *c)
{
  if (obj == NULL) {
 8003750:	b1a0      	cbz	r0, 800377c <uart_getc+0x2c>
{
 8003752:	b538      	push	{r3, r4, r5, lr}
 8003754:	460d      	mov	r5, r1
 8003756:	4604      	mov	r4, r0
    return -1;
  }

  if (serial_rx_active(obj)) {
 8003758:	f7ff ffd6 	bl	8003708 <serial_rx_active>
 800375c:	b988      	cbnz	r0, 8003782 <uart_getc+0x32>
    return -1; /* Transaction ongoing */
  }

  *c = (unsigned char)(obj->recv);
 800375e:	f894 305a 	ldrb.w	r3, [r4, #90]	; 0x5a
 8003762:	702b      	strb	r3, [r5, #0]
  /* Restart RX irq */
  HAL_UART_Receive_IT(uart_handlers[obj->index], &(obj->recv), 1);
 8003764:	f894 0059 	ldrb.w	r0, [r4, #89]	; 0x59
 8003768:	2201      	movs	r2, #1
 800376a:	f104 015a 	add.w	r1, r4, #90	; 0x5a
 800376e:	4b06      	ldr	r3, [pc, #24]	; (8003788 <uart_getc+0x38>)
 8003770:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8003774:	f7fe fbb9 	bl	8001eea <HAL_UART_Receive_IT>

  return 0;
 8003778:	2000      	movs	r0, #0
}
 800377a:	bd38      	pop	{r3, r4, r5, pc}
    return -1;
 800377c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003780:	4770      	bx	lr
    return -1; /* Transaction ongoing */
 8003782:	f04f 30ff 	mov.w	r0, #4294967295
 8003786:	e7f8      	b.n	800377a <uart_getc+0x2a>
 8003788:	200003ac 	.word	0x200003ac

0800378c <uart_attach_rx_callback>:
 * @param callback : function call at the end of reception
 * @retval none
 */
void uart_attach_rx_callback(serial_t *obj, void (*callback)(serial_t *))
{
  if (obj == NULL) {
 800378c:	b1d0      	cbz	r0, 80037c4 <uart_attach_rx_callback+0x38>
{
 800378e:	b538      	push	{r3, r4, r5, lr}
 8003790:	460d      	mov	r5, r1
 8003792:	4604      	mov	r4, r0
    return;
  }

  /* Exit if a reception is already on-going */
  if (serial_rx_active(obj)) {
 8003794:	f7ff ffb8 	bl	8003708 <serial_rx_active>
 8003798:	b100      	cbz	r0, 800379c <uart_attach_rx_callback+0x10>

  HAL_UART_Receive_IT(uart_handlers[obj->index], &(obj->recv), 1);

  /* Enable interrupt */
  HAL_NVIC_EnableIRQ(obj->irq);
}
 800379a:	bd38      	pop	{r3, r4, r5, pc}
  obj->rx_callback = callback;
 800379c:	64a5      	str	r5, [r4, #72]	; 0x48
  HAL_NVIC_DisableIRQ(obj->irq);
 800379e:	f994 0058 	ldrsb.w	r0, [r4, #88]	; 0x58
 80037a2:	f7fc ffc3 	bl	800072c <HAL_NVIC_DisableIRQ>
  HAL_UART_Receive_IT(uart_handlers[obj->index], &(obj->recv), 1);
 80037a6:	f894 0059 	ldrb.w	r0, [r4, #89]	; 0x59
 80037aa:	2201      	movs	r2, #1
 80037ac:	f104 015a 	add.w	r1, r4, #90	; 0x5a
 80037b0:	4b05      	ldr	r3, [pc, #20]	; (80037c8 <uart_attach_rx_callback+0x3c>)
 80037b2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80037b6:	f7fe fb98 	bl	8001eea <HAL_UART_Receive_IT>
  HAL_NVIC_EnableIRQ(obj->irq);
 80037ba:	f994 0058 	ldrsb.w	r0, [r4, #88]	; 0x58
 80037be:	f7fc ffa7 	bl	8000710 <HAL_NVIC_EnableIRQ>
 80037c2:	e7ea      	b.n	800379a <uart_attach_rx_callback+0xe>
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	200003ac 	.word	0x200003ac

080037cc <uart_attach_tx_callback>:
 * @param callback : function call at the end of transmission
 * @retval none
 */
void uart_attach_tx_callback(serial_t *obj, int (*callback)(serial_t *), size_t size)
{
  if (obj == NULL) {
 80037cc:	b1c8      	cbz	r0, 8003802 <uart_attach_tx_callback+0x36>
{
 80037ce:	b538      	push	{r3, r4, r5, lr}
 80037d0:	4615      	mov	r5, r2
 80037d2:	4604      	mov	r4, r0
    return;
  }
  obj->tx_callback = callback;
 80037d4:	64c1      	str	r1, [r0, #76]	; 0x4c

  /* Must disable interrupt to prevent handle lock contention */
  HAL_NVIC_DisableIRQ(obj->irq);
 80037d6:	f990 0058 	ldrsb.w	r0, [r0, #88]	; 0x58
 80037da:	f7fc ffa7 	bl	800072c <HAL_NVIC_DisableIRQ>

  /* The following function will enable UART_IT_TXE and error interrupts */
  HAL_UART_Transmit_IT(uart_handlers[obj->index], &obj->tx_buff[obj->tx_tail], size);
 80037de:	f894 0059 	ldrb.w	r0, [r4, #89]	; 0x59
 80037e2:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80037e4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	b2aa      	uxth	r2, r5
 80037ec:	4419      	add	r1, r3
 80037ee:	4b05      	ldr	r3, [pc, #20]	; (8003804 <uart_attach_tx_callback+0x38>)
 80037f0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80037f4:	f7fe f97b 	bl	8001aee <HAL_UART_Transmit_IT>

  /* Enable interrupt */
  HAL_NVIC_EnableIRQ(obj->irq);
 80037f8:	f994 0058 	ldrsb.w	r0, [r4, #88]	; 0x58
 80037fc:	f7fc ff88 	bl	8000710 <HAL_NVIC_EnableIRQ>
}
 8003800:	bd38      	pop	{r3, r4, r5, pc}
 8003802:	4770      	bx	lr
 8003804:	200003ac 	.word	0x200003ac

08003808 <uart_enable_tx>:
 * @param obj : pointer to serial_t structure
 * @retval none
 */
void uart_enable_tx(serial_t *obj)
{
  if (obj != NULL && obj->pin_rx == NC) {
 8003808:	b168      	cbz	r0, 8003826 <uart_enable_tx+0x1e>
{
 800380a:	b508      	push	{r3, lr}
  if (obj != NULL && obj->pin_rx == NC) {
 800380c:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800380e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8003812:	d000      	beq.n	8003816 <uart_enable_tx+0xe>
    HAL_HalfDuplex_EnableTransmitter(uart_handlers[obj->index]);
  }
}
 8003814:	bd08      	pop	{r3, pc}
    HAL_HalfDuplex_EnableTransmitter(uart_handlers[obj->index]);
 8003816:	f890 2059 	ldrb.w	r2, [r0, #89]	; 0x59
 800381a:	4b03      	ldr	r3, [pc, #12]	; (8003828 <uart_enable_tx+0x20>)
 800381c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003820:	f7fe fb0c 	bl	8001e3c <HAL_HalfDuplex_EnableTransmitter>
}
 8003824:	e7f6      	b.n	8003814 <uart_enable_tx+0xc>
 8003826:	4770      	bx	lr
 8003828:	200003ac 	.word	0x200003ac

0800382c <uart_enable_rx>:
 * @param obj : pointer to serial_t structure
 * @retval none
 */
void uart_enable_rx(serial_t *obj)
{
  if (obj != NULL && obj->pin_rx == NC) {
 800382c:	b168      	cbz	r0, 800384a <uart_enable_rx+0x1e>
{
 800382e:	b508      	push	{r3, lr}
  if (obj != NULL && obj->pin_rx == NC) {
 8003830:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003832:	f1b2 3fff 	cmp.w	r2, #4294967295
 8003836:	d000      	beq.n	800383a <uart_enable_rx+0xe>
    HAL_HalfDuplex_EnableReceiver(uart_handlers[obj->index]);
  }
}
 8003838:	bd08      	pop	{r3, pc}
    HAL_HalfDuplex_EnableReceiver(uart_handlers[obj->index]);
 800383a:	f890 2059 	ldrb.w	r2, [r0, #89]	; 0x59
 800383e:	4b03      	ldr	r3, [pc, #12]	; (800384c <uart_enable_rx+0x20>)
 8003840:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003844:	f7fe fb15 	bl	8001e72 <HAL_HalfDuplex_EnableReceiver>
}
 8003848:	e7f6      	b.n	8003838 <uart_enable_rx+0xc>
 800384a:	4770      	bx	lr
 800384c:	200003ac 	.word	0x200003ac

08003850 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback
  * @param  UartHandle pointer on the uart reference
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003850:	b508      	push	{r3, lr}
  serial_t *obj = get_serial_obj(huart);
 8003852:	f7ff fea1 	bl	8003598 <get_serial_obj>
  if (obj) {
 8003856:	b108      	cbz	r0, 800385c <HAL_UART_RxCpltCallback+0xc>
    obj->rx_callback(obj);
 8003858:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800385a:	4790      	blx	r2
  }
}
 800385c:	bd08      	pop	{r3, pc}

0800385e <HAL_UART_TxCpltCallback>:
  * @brief  Tx Transfer completed callback
  * @param  UartHandle pointer on the uart reference
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800385e:	b508      	push	{r3, lr}
  serial_t *obj = get_serial_obj(huart);
 8003860:	f7ff fe9a 	bl	8003598 <get_serial_obj>
  if (obj) {
 8003864:	b108      	cbz	r0, 800386a <HAL_UART_TxCpltCallback+0xc>
    obj->tx_callback(obj);
 8003866:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8003868:	4790      	blx	r2
  }
}
 800386a:	bd08      	pop	{r3, pc}

0800386c <HAL_UART_ErrorCallback>:
  * @brief  error callback from UART
  * @param  UartHandle pointer on the uart reference
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800386c:	b530      	push	{r4, r5, lr}
 800386e:	b085      	sub	sp, #20
 8003870:	4604      	mov	r4, r0
#if defined(STM32F1xx) || defined(STM32F2xx) || defined(STM32F4xx) || defined(STM32L1xx)
  if (__HAL_UART_GET_FLAG(huart, UART_FLAG_PE) != RESET) {
 8003872:	6803      	ldr	r3, [r0, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	f012 0f01 	tst.w	r2, #1
 800387a:	d010      	beq.n	800389e <HAL_UART_ErrorCallback+0x32>
    __HAL_UART_CLEAR_PEFLAG(huart); /* Clear PE flag */
 800387c:	2200      	movs	r2, #0
 800387e:	9200      	str	r2, [sp, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	9200      	str	r2, [sp, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	9300      	str	r3, [sp, #0]
 8003888:	9b00      	ldr	r3, [sp, #0]
  } else if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) != RESET) {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF); /* Clear ORE flag */
  }
#endif
  /* Restart receive interrupt after any error */
  serial_t *obj = get_serial_obj(huart);
 800388a:	4620      	mov	r0, r4
 800388c:	f7ff fe84 	bl	8003598 <get_serial_obj>
  if (obj && !serial_rx_active(obj)) {
 8003890:	4605      	mov	r5, r0
 8003892:	b110      	cbz	r0, 800389a <HAL_UART_ErrorCallback+0x2e>
 8003894:	f7ff ff38 	bl	8003708 <serial_rx_active>
 8003898:	b328      	cbz	r0, 80038e6 <HAL_UART_ErrorCallback+0x7a>
    HAL_UART_Receive_IT(huart, &(obj->recv), 1);
  }
}
 800389a:	b005      	add	sp, #20
 800389c:	bd30      	pop	{r4, r5, pc}
  } else if (__HAL_UART_GET_FLAG(huart, UART_FLAG_FE) != RESET) {
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	f012 0f02 	tst.w	r2, #2
 80038a4:	d007      	beq.n	80038b6 <HAL_UART_ErrorCallback+0x4a>
    __HAL_UART_CLEAR_FEFLAG(huart); /* Clear FE flag */
 80038a6:	2200      	movs	r2, #0
 80038a8:	9201      	str	r2, [sp, #4]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	9201      	str	r2, [sp, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	9b01      	ldr	r3, [sp, #4]
 80038b4:	e7e9      	b.n	800388a <HAL_UART_ErrorCallback+0x1e>
  } else if (__HAL_UART_GET_FLAG(huart, UART_FLAG_NE) != RESET) {
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	f012 0f04 	tst.w	r2, #4
 80038bc:	d007      	beq.n	80038ce <HAL_UART_ErrorCallback+0x62>
    __HAL_UART_CLEAR_NEFLAG(huart); /* Clear NE flag */
 80038be:	2200      	movs	r2, #0
 80038c0:	9202      	str	r2, [sp, #8]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	9202      	str	r2, [sp, #8]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	9302      	str	r3, [sp, #8]
 80038ca:	9b02      	ldr	r3, [sp, #8]
 80038cc:	e7dd      	b.n	800388a <HAL_UART_ErrorCallback+0x1e>
  } else if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) != RESET) {
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	f012 0f08 	tst.w	r2, #8
 80038d4:	d0d9      	beq.n	800388a <HAL_UART_ErrorCallback+0x1e>
    __HAL_UART_CLEAR_OREFLAG(huart); /* Clear ORE flag */
 80038d6:	2200      	movs	r2, #0
 80038d8:	9203      	str	r2, [sp, #12]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	9203      	str	r2, [sp, #12]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	9303      	str	r3, [sp, #12]
 80038e2:	9b03      	ldr	r3, [sp, #12]
 80038e4:	e7d1      	b.n	800388a <HAL_UART_ErrorCallback+0x1e>
    HAL_UART_Receive_IT(huart, &(obj->recv), 1);
 80038e6:	2201      	movs	r2, #1
 80038e8:	f105 015a 	add.w	r1, r5, #90	; 0x5a
 80038ec:	4620      	mov	r0, r4
 80038ee:	f7fe fafc 	bl	8001eea <HAL_UART_Receive_IT>
}
 80038f2:	e7d2      	b.n	800389a <HAL_UART_ErrorCallback+0x2e>

080038f4 <USART1_IRQHandler>:
  * @param  None
  * @retval None
  */
#if defined(USART1_BASE)
void USART1_IRQHandler(void)
{
 80038f4:	b508      	push	{r3, lr}
  HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
 80038f6:	2025      	movs	r0, #37	; 0x25
 80038f8:	f7fc ff40 	bl	800077c <HAL_NVIC_ClearPendingIRQ>
  HAL_UART_IRQHandler(uart_handlers[UART1_INDEX]);
 80038fc:	4b02      	ldr	r3, [pc, #8]	; (8003908 <USART1_IRQHandler+0x14>)
 80038fe:	6818      	ldr	r0, [r3, #0]
 8003900:	f7fe f99a 	bl	8001c38 <HAL_UART_IRQHandler>
}
 8003904:	bd08      	pop	{r3, pc}
 8003906:	bf00      	nop
 8003908:	200003ac 	.word	0x200003ac

0800390c <USART2_IRQHandler>:
  * @param  None
  * @retval None
  */
#if defined(USART2_BASE)
void USART2_IRQHandler(void)
{
 800390c:	b508      	push	{r3, lr}
  HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 800390e:	2026      	movs	r0, #38	; 0x26
 8003910:	f7fc ff34 	bl	800077c <HAL_NVIC_ClearPendingIRQ>
  if (uart_handlers[UART2_INDEX] != NULL) {
 8003914:	4b02      	ldr	r3, [pc, #8]	; (8003920 <USART2_IRQHandler+0x14>)
 8003916:	6858      	ldr	r0, [r3, #4]
 8003918:	b108      	cbz	r0, 800391e <USART2_IRQHandler+0x12>
    HAL_UART_IRQHandler(uart_handlers[UART2_INDEX]);
 800391a:	f7fe f98d 	bl	8001c38 <HAL_UART_IRQHandler>
#if defined(STM32G0xx) && defined(LPUART2_BASE)
  if (uart_handlers[LPUART2_INDEX] != NULL) {
    HAL_UART_IRQHandler(uart_handlers[LPUART2_INDEX]);
  }
#endif
}
 800391e:	bd08      	pop	{r3, pc}
 8003920:	200003ac 	.word	0x200003ac

08003924 <USART3_IRQHandler>:
  * @param  None
  * @retval None
  */
#if defined(USART3_BASE)
void USART3_IRQHandler(void)
{
 8003924:	b508      	push	{r3, lr}
  HAL_NVIC_ClearPendingIRQ(USART3_IRQn);
 8003926:	2027      	movs	r0, #39	; 0x27
 8003928:	f7fc ff28 	bl	800077c <HAL_NVIC_ClearPendingIRQ>
  }
  if (__HAL_GET_PENDING_IT(HAL_ITLINE_USART8) != RESET) {
    HAL_UART_IRQHandler(uart_handlers[UART8_INDEX]);
  }
#else
  if (uart_handlers[UART3_INDEX] != NULL) {
 800392c:	4b02      	ldr	r3, [pc, #8]	; (8003938 <USART3_IRQHandler+0x14>)
 800392e:	6898      	ldr	r0, [r3, #8]
 8003930:	b108      	cbz	r0, 8003936 <USART3_IRQHandler+0x12>
    HAL_UART_IRQHandler(uart_handlers[UART3_INDEX]);
 8003932:	f7fe f981 	bl	8001c38 <HAL_UART_IRQHandler>
    HAL_UART_IRQHandler(uart_handlers[LPUART1_INDEX]);
  }
#endif /* STM32G0xx && LPUART1_BASE */
#endif /* STM32F0xx || STM32G0xx */
#endif /* STM32F091xC || STM32F098xx */
}
 8003936:	bd08      	pop	{r3, pc}
 8003938:	200003ac 	.word	0x200003ac

0800393c <_ZSt25__throw_bad_function_callv>:
 800393c:	b508      	push	{r3, lr}
 800393e:	f000 f800 	bl	8003942 <abort>

08003942 <abort>:
 8003942:	2006      	movs	r0, #6
 8003944:	b508      	push	{r3, lr}
 8003946:	f000 f863 	bl	8003a10 <raise>
 800394a:	2001      	movs	r0, #1
 800394c:	f7fc fe47 	bl	80005de <_exit>

08003950 <__errno>:
 8003950:	4b01      	ldr	r3, [pc, #4]	; (8003958 <__errno+0x8>)
 8003952:	6818      	ldr	r0, [r3, #0]
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	2000000c 	.word	0x2000000c

0800395c <__libc_init_array>:
 800395c:	b570      	push	{r4, r5, r6, lr}
 800395e:	2600      	movs	r6, #0
 8003960:	4d0c      	ldr	r5, [pc, #48]	; (8003994 <__libc_init_array+0x38>)
 8003962:	4c0d      	ldr	r4, [pc, #52]	; (8003998 <__libc_init_array+0x3c>)
 8003964:	1b64      	subs	r4, r4, r5
 8003966:	10a4      	asrs	r4, r4, #2
 8003968:	42a6      	cmp	r6, r4
 800396a:	d109      	bne.n	8003980 <__libc_init_array+0x24>
 800396c:	f000 f86c 	bl	8003a48 <_init>
 8003970:	2600      	movs	r6, #0
 8003972:	4d0a      	ldr	r5, [pc, #40]	; (800399c <__libc_init_array+0x40>)
 8003974:	4c0a      	ldr	r4, [pc, #40]	; (80039a0 <__libc_init_array+0x44>)
 8003976:	1b64      	subs	r4, r4, r5
 8003978:	10a4      	asrs	r4, r4, #2
 800397a:	42a6      	cmp	r6, r4
 800397c:	d105      	bne.n	800398a <__libc_init_array+0x2e>
 800397e:	bd70      	pop	{r4, r5, r6, pc}
 8003980:	f855 3b04 	ldr.w	r3, [r5], #4
 8003984:	4798      	blx	r3
 8003986:	3601      	adds	r6, #1
 8003988:	e7ee      	b.n	8003968 <__libc_init_array+0xc>
 800398a:	f855 3b04 	ldr.w	r3, [r5], #4
 800398e:	4798      	blx	r3
 8003990:	3601      	adds	r6, #1
 8003992:	e7f2      	b.n	800397a <__libc_init_array+0x1e>
 8003994:	08003d58 	.word	0x08003d58
 8003998:	08003d58 	.word	0x08003d58
 800399c:	08003d58 	.word	0x08003d58
 80039a0:	08003d64 	.word	0x08003d64

080039a4 <memcpy>:
 80039a4:	440a      	add	r2, r1
 80039a6:	4291      	cmp	r1, r2
 80039a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80039ac:	d100      	bne.n	80039b0 <memcpy+0xc>
 80039ae:	4770      	bx	lr
 80039b0:	b510      	push	{r4, lr}
 80039b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039b6:	4291      	cmp	r1, r2
 80039b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039bc:	d1f9      	bne.n	80039b2 <memcpy+0xe>
 80039be:	bd10      	pop	{r4, pc}

080039c0 <_raise_r>:
 80039c0:	291f      	cmp	r1, #31
 80039c2:	b538      	push	{r3, r4, r5, lr}
 80039c4:	4604      	mov	r4, r0
 80039c6:	460d      	mov	r5, r1
 80039c8:	d904      	bls.n	80039d4 <_raise_r+0x14>
 80039ca:	2316      	movs	r3, #22
 80039cc:	6003      	str	r3, [r0, #0]
 80039ce:	f04f 30ff 	mov.w	r0, #4294967295
 80039d2:	bd38      	pop	{r3, r4, r5, pc}
 80039d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80039d6:	b112      	cbz	r2, 80039de <_raise_r+0x1e>
 80039d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80039dc:	b94b      	cbnz	r3, 80039f2 <_raise_r+0x32>
 80039de:	4620      	mov	r0, r4
 80039e0:	f000 f830 	bl	8003a44 <_getpid_r>
 80039e4:	462a      	mov	r2, r5
 80039e6:	4601      	mov	r1, r0
 80039e8:	4620      	mov	r0, r4
 80039ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039ee:	f000 b817 	b.w	8003a20 <_kill_r>
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d00a      	beq.n	8003a0c <_raise_r+0x4c>
 80039f6:	1c59      	adds	r1, r3, #1
 80039f8:	d103      	bne.n	8003a02 <_raise_r+0x42>
 80039fa:	2316      	movs	r3, #22
 80039fc:	6003      	str	r3, [r0, #0]
 80039fe:	2001      	movs	r0, #1
 8003a00:	e7e7      	b.n	80039d2 <_raise_r+0x12>
 8003a02:	2400      	movs	r4, #0
 8003a04:	4628      	mov	r0, r5
 8003a06:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003a0a:	4798      	blx	r3
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	e7e0      	b.n	80039d2 <_raise_r+0x12>

08003a10 <raise>:
 8003a10:	4b02      	ldr	r3, [pc, #8]	; (8003a1c <raise+0xc>)
 8003a12:	4601      	mov	r1, r0
 8003a14:	6818      	ldr	r0, [r3, #0]
 8003a16:	f7ff bfd3 	b.w	80039c0 <_raise_r>
 8003a1a:	bf00      	nop
 8003a1c:	2000000c 	.word	0x2000000c

08003a20 <_kill_r>:
 8003a20:	b538      	push	{r3, r4, r5, lr}
 8003a22:	2300      	movs	r3, #0
 8003a24:	4d06      	ldr	r5, [pc, #24]	; (8003a40 <_kill_r+0x20>)
 8003a26:	4604      	mov	r4, r0
 8003a28:	4608      	mov	r0, r1
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	602b      	str	r3, [r5, #0]
 8003a2e:	f7fc fdce 	bl	80005ce <_kill>
 8003a32:	1c43      	adds	r3, r0, #1
 8003a34:	d102      	bne.n	8003a3c <_kill_r+0x1c>
 8003a36:	682b      	ldr	r3, [r5, #0]
 8003a38:	b103      	cbz	r3, 8003a3c <_kill_r+0x1c>
 8003a3a:	6023      	str	r3, [r4, #0]
 8003a3c:	bd38      	pop	{r3, r4, r5, pc}
 8003a3e:	bf00      	nop
 8003a40:	20000448 	.word	0x20000448

08003a44 <_getpid_r>:
 8003a44:	f7fc bdc1 	b.w	80005ca <_getpid>

08003a48 <_init>:
 8003a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a4a:	bf00      	nop
 8003a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a4e:	bc08      	pop	{r3}
 8003a50:	469e      	mov	lr, r3
 8003a52:	4770      	bx	lr

08003a54 <_fini>:
 8003a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a56:	bf00      	nop
 8003a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a5a:	bc08      	pop	{r3}
 8003a5c:	469e      	mov	lr, r3
 8003a5e:	4770      	bx	lr
