
CDC_EXAMPLE1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        0000200c  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  8000200c  8000200c  0000240c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .init         0000001a  8000200c  8000200c  0000240c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         000024fc  80002028  80002028  00002428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .exception    00000200  80004600  80004600  00004a00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .fini         00000018  80004800  80004800  00004c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .rodata       000001d0  80004818  80004818  00004c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  8 .ctors        00000008  00000008  800049e8  00005008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .dtors        00000008  00000010  800049f0  00005010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .jcr          00000004  00000018  800049f8  00005018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .got          00000000  0000001c  800049fc  0000501c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .data         00000518  0000001c  800049fc  0000501c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .bss          00000fa0  00000550  00000550  00000000  2**2
                  ALLOC
 14 .heap         00005b10  000014f0  000014f0  00000000  2**0
                  ALLOC
 15 .comment      00000088  00000000  00000000  00005534  2**0
                  CONTENTS, READONLY
 16 .debug_aranges 00000838  00000000  00000000  000055c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_pubnames 00001634  00000000  00000000  00005df8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_info   0006c000  00000000  00000000  0000742c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00003053  00000000  00000000  0007342c  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   00009572  00000000  00000000  0007647f  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_frame  0000165c  00000000  00000000  0007f9f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_str    0000655b  00000000  00000000  00081050  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_loc    00003193  00000000  00000000  000875ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macinfo 00c03074  00000000  00000000  0008a73e  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .stack        00001000  00007000  00007000  00000000  2**0
                  ALLOC
 26 .debug_ranges 00000788  00000000  00000000  00c8d7b2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:
80000000:	48 1f       	lddpc	pc,80000004 <_start+0x4>
80000002:	d7 03       	nop
80000004:	80 00       	ld.sh	r0,r0[0x0]
80000006:	20 28       	sub	r8,2

80000008 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000008:	e0 8f 10 00 	bral	80002008 <program_start>
	...

80002008 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002008:	fe cf ff e0 	sub	pc,pc,-32

Disassembly of section .init:

8000200c <_init>:
8000200c:	eb cd 40 40 	pushm	r6,lr
80002010:	48 26       	lddpc	r6,80002018 <_init+0xc>
80002012:	1e 26       	rsub	r6,pc
80002014:	c0 48       	rjmp	8000201c <_init+0x10>
80002016:	d7 03       	nop
80002018:	80 00       	ld.sh	r0,r0[0x0]
8000201a:	1f f6       	ld.ub	r6,pc[0x7]
8000201c:	c5 4c       	rcall	800020c4 <frame_dummy>
8000201e:	e0 a0 12 79 	rcall	80004510 <__do_global_ctors_aux>
80002022:	e3 cd 80 40 	ldm	sp++,r6,pc

Disassembly of section .text:

80002028 <_stext>:
80002028:	30 07       	mov	r7,0
8000202a:	e0 6a 80 00 	mov	r10,32768
8000202e:	5b fa       	cp.w	r10,-1
80002030:	f4 0d 17 10 	movne	sp,r10
80002034:	fe cb d6 4c 	sub	r11,pc,-10676
80002038:	30 8c       	mov	r12,8
8000203a:	18 3b       	cp.w	r11,r12
8000203c:	c0 70       	breq	8000204a <_stext+0x22>
8000203e:	e0 6a 05 38 	mov	r10,1336
80002042:	b7 09       	ld.d	r8,r11++
80002044:	b9 28       	st.d	r12++,r8
80002046:	14 3c       	cp.w	r12,r10
80002048:	cf d5       	brlt	80002042 <_stext+0x1a>
8000204a:	e0 6a 14 f0 	mov	r10,5360
8000204e:	e0 6c 05 38 	mov	r12,1336
80002052:	30 08       	mov	r8,0
80002054:	30 09       	mov	r9,0
80002056:	b9 28       	st.d	r12++,r8
80002058:	14 3c       	cp.w	r12,r10
8000205a:	cf e5       	brlt	80002056 <_stext+0x2e>
8000205c:	e0 a0 0d de 	rcall	80003c18 <_init_startup>
80002060:	fe cc d8 60 	sub	r12,pc,-10144
80002064:	e0 a0 0e 46 	rcall	80003cf0 <atexit>
80002068:	cd 2f       	rcall	8000200c <_init>
8000206a:	1a 9c       	mov	r12,sp
8000206c:	30 0b       	mov	r11,0
8000206e:	e0 a0 0e 23 	rcall	80003cb4 <_init_argv>
80002072:	5b fc       	cp.w	r12,-1
80002074:	f9 bc 00 00 	moveq	r12,0
80002078:	f9 ba 00 00 	moveq	r10,0
8000207c:	14 1d       	sub	sp,r10
8000207e:	e0 a0 0c 75 	rcall	80003968 <main>
80002082:	e0 a0 0e 45 	rcall	80003d0c <exit>
80002086:	d7 03       	nop

80002088 <__do_global_dtors_aux>:
80002088:	d4 21       	pushm	r4-r7,lr
8000208a:	e0 68 05 50 	mov	r8,1360
8000208e:	11 89       	ld.ub	r9,r8[0x0]
80002090:	30 08       	mov	r8,0
80002092:	f0 09 18 00 	cp.b	r9,r8
80002096:	c1 61       	brne	800020c2 <__do_global_dtors_aux+0x3a>
80002098:	31 08       	mov	r8,16
8000209a:	31 46       	mov	r6,20
8000209c:	10 95       	mov	r5,r8
8000209e:	10 16       	sub	r6,r8
800020a0:	e0 67 05 54 	mov	r7,1364
800020a4:	a3 46       	asr	r6,0x2
800020a6:	20 16       	sub	r6,1
800020a8:	c0 68       	rjmp	800020b4 <__do_global_dtors_aux+0x2c>
800020aa:	2f f8       	sub	r8,-1
800020ac:	8f 08       	st.w	r7[0x0],r8
800020ae:	ea 08 03 28 	ld.w	r8,r5[r8<<0x2]
800020b2:	5d 18       	icall	r8
800020b4:	6e 08       	ld.w	r8,r7[0x0]
800020b6:	0c 38       	cp.w	r8,r6
800020b8:	cf 93       	brcs	800020aa <__do_global_dtors_aux+0x22>
800020ba:	30 19       	mov	r9,1
800020bc:	e0 68 05 50 	mov	r8,1360
800020c0:	b0 89       	st.b	r8[0x0],r9
800020c2:	d8 22       	popm	r4-r7,pc

800020c4 <frame_dummy>:
800020c4:	d4 01       	pushm	lr
800020c6:	31 8c       	mov	r12,24
800020c8:	78 08       	ld.w	r8,r12[0x0]
800020ca:	58 08       	cp.w	r8,0
800020cc:	c0 50       	breq	800020d6 <frame_dummy+0x12>
800020ce:	48 38       	lddpc	r8,800020d8 <frame_dummy+0x14>
800020d0:	58 08       	cp.w	r8,0
800020d2:	c0 20       	breq	800020d6 <frame_dummy+0x12>
800020d4:	5d 18       	icall	r8
800020d6:	d8 02       	popm	pc
800020d8:	00 00       	add	r0,r0
	...

800020dc <usb_user_get_descriptor>:
//! This function returns the size and the pointer on a user information
//! structure
//!
bool usb_user_get_descriptor(uint8_t type, uint8_t string)
{
  pbuffer = NULL;
800020dc:	30 09       	mov	r9,0
800020de:	49 b8       	lddpc	r8,80002148 <usb_user_get_descriptor+0x6c>
800020e0:	91 09       	st.w	r8[0x0],r9

  switch (type)
800020e2:	30 38       	mov	r8,3
800020e4:	f0 0c 18 00 	cp.b	r12,r8
800020e8:	c2 a1       	brne	8000213c <usb_user_get_descriptor+0x60>
  {
  case STRING_DESCRIPTOR:
    switch (string)
800020ea:	30 18       	mov	r8,1
800020ec:	f0 0b 18 00 	cp.b	r11,r8
800020f0:	c1 20       	breq	80002114 <usb_user_get_descriptor+0x38>
800020f2:	c0 a3       	brcs	80002106 <usb_user_get_descriptor+0x2a>
800020f4:	30 28       	mov	r8,2
800020f6:	f0 0b 18 00 	cp.b	r11,r8
800020fa:	c1 40       	breq	80002122 <usb_user_get_descriptor+0x46>
800020fc:	30 38       	mov	r8,3
800020fe:	f0 0b 18 00 	cp.b	r11,r8
80002102:	c1 d1       	brne	8000213c <usb_user_get_descriptor+0x60>
80002104:	c1 68       	rjmp	80002130 <usb_user_get_descriptor+0x54>
    {
    case LANG_ID:
      data_to_transfer = sizeof(usb_user_language_id);
80002106:	30 49       	mov	r9,4
80002108:	49 18       	lddpc	r8,8000214c <usb_user_get_descriptor+0x70>
8000210a:	b0 09       	st.h	r8[0x0],r9
      pbuffer = &usb_user_language_id;
8000210c:	49 19       	lddpc	r9,80002150 <usb_user_get_descriptor+0x74>
8000210e:	48 f8       	lddpc	r8,80002148 <usb_user_get_descriptor+0x6c>
80002110:	91 09       	st.w	r8[0x0],r9
      break;
80002112:	c1 58       	rjmp	8000213c <usb_user_get_descriptor+0x60>

    case MAN_INDEX:
      data_to_transfer = sizeof(usb_user_manufacturer_string_descriptor);
80002114:	30 c9       	mov	r9,12
80002116:	48 e8       	lddpc	r8,8000214c <usb_user_get_descriptor+0x70>
80002118:	b0 09       	st.h	r8[0x0],r9
      pbuffer = &usb_user_manufacturer_string_descriptor;
8000211a:	48 f9       	lddpc	r9,80002154 <usb_user_get_descriptor+0x78>
8000211c:	48 b8       	lddpc	r8,80002148 <usb_user_get_descriptor+0x6c>
8000211e:	91 09       	st.w	r8[0x0],r9
      break;
80002120:	c0 e8       	rjmp	8000213c <usb_user_get_descriptor+0x60>

    case PROD_INDEX:
      data_to_transfer = sizeof(usb_user_product_string_descriptor);
80002122:	31 c9       	mov	r9,28
80002124:	48 a8       	lddpc	r8,8000214c <usb_user_get_descriptor+0x70>
80002126:	b0 09       	st.h	r8[0x0],r9
      pbuffer = &usb_user_product_string_descriptor;
80002128:	48 c9       	lddpc	r9,80002158 <usb_user_get_descriptor+0x7c>
8000212a:	48 88       	lddpc	r8,80002148 <usb_user_get_descriptor+0x6c>
8000212c:	91 09       	st.w	r8[0x0],r9
      break;
8000212e:	c0 78       	rjmp	8000213c <usb_user_get_descriptor+0x60>

    case SN_INDEX:
      data_to_transfer = sizeof(usb_user_serial_number);
80002130:	31 c9       	mov	r9,28
80002132:	48 78       	lddpc	r8,8000214c <usb_user_get_descriptor+0x70>
80002134:	b0 09       	st.h	r8[0x0],r9
      pbuffer = &usb_user_serial_number;
80002136:	48 a9       	lddpc	r9,8000215c <usb_user_get_descriptor+0x80>
80002138:	48 48       	lddpc	r8,80002148 <usb_user_get_descriptor+0x6c>
8000213a:	91 09       	st.w	r8[0x0],r9
8000213c:	48 38       	lddpc	r8,80002148 <usb_user_get_descriptor+0x6c>
8000213e:	70 08       	ld.w	r8,r8[0x0]
80002140:	58 08       	cp.w	r8,0
  default:
    break;
  }

  return pbuffer != NULL;
}
80002142:	5f 1c       	srne	r12
80002144:	5e fc       	retal	r12
80002146:	00 00       	add	r0,r0
80002148:	00 00       	add	r0,r0
8000214a:	06 58       	eor	r8,r3
8000214c:	00 00       	add	r0,r0
8000214e:	06 56       	eor	r6,r3
80002150:	80 00       	ld.sh	r0,r0[0x0]
80002152:	48 b1       	lddpc	r1,8000217c <cdc_get_line_coding+0x1c>
80002154:	80 00       	ld.sh	r0,r0[0x0]
80002156:	48 77       	lddpc	r7,80002170 <cdc_get_line_coding+0x10>
80002158:	80 00       	ld.sh	r0,r0[0x0]
8000215a:	48 5b       	lddpc	r11,8000216c <cdc_get_line_coding+0xc>
8000215c:	80 00       	ld.sh	r0,r0[0x0]
8000215e:	48 95       	lddpc	r5,80002180 <cdc_get_line_coding+0x20>

80002160 <cdc_get_line_coding>:

void cdc_get_line_coding(void)
{
   Usb_ack_setup_received_free();
80002160:	fe 69 01 60 	mov	r9,-130720
80002164:	30 48       	mov	r8,4
80002166:	93 08       	st.w	r9[0x0],r8

   Usb_reset_endpoint_fifo_access(EP_CONTROL);
   Usb_write_endpoint_data(EP_CONTROL, 8, LSB0(line_coding.dwDTERate));
80002168:	49 e8       	lddpc	r8,800021e0 <cdc_get_line_coding+0x80>
8000216a:	11 bb       	ld.ub	r11,r8[0x3]
8000216c:	30 0a       	mov	r10,0
8000216e:	ea 1a d0 00 	orh	r10,0xd000
80002172:	b4 8b       	st.b	r10[0x0],r11
   Usb_write_endpoint_data(EP_CONTROL, 8, LSB1(line_coding.dwDTERate));
80002174:	11 ab       	ld.ub	r11,r8[0x2]
80002176:	30 1a       	mov	r10,1
80002178:	ea 1a d0 00 	orh	r10,0xd000
8000217c:	b4 8b       	st.b	r10[0x0],r11
   Usb_write_endpoint_data(EP_CONTROL, 8, LSB2(line_coding.dwDTERate));
8000217e:	11 9b       	ld.ub	r11,r8[0x1]
80002180:	30 2a       	mov	r10,2
80002182:	ea 1a d0 00 	orh	r10,0xd000
80002186:	b4 8b       	st.b	r10[0x0],r11
   Usb_write_endpoint_data(EP_CONTROL, 8, LSB3(line_coding.dwDTERate));
80002188:	11 8b       	ld.ub	r11,r8[0x0]
8000218a:	30 3a       	mov	r10,3
8000218c:	ea 1a d0 00 	orh	r10,0xd000
80002190:	b4 8b       	st.b	r10[0x0],r11
   Usb_write_endpoint_data(EP_CONTROL, 8, line_coding.bCharFormat);
80002192:	11 cb       	ld.ub	r11,r8[0x4]
80002194:	30 4a       	mov	r10,4
80002196:	ea 1a d0 00 	orh	r10,0xd000
8000219a:	b4 8b       	st.b	r10[0x0],r11
   Usb_write_endpoint_data(EP_CONTROL, 8, line_coding.bParityType);
8000219c:	11 db       	ld.ub	r11,r8[0x5]
8000219e:	30 5a       	mov	r10,5
800021a0:	ea 1a d0 00 	orh	r10,0xd000
800021a4:	b4 8b       	st.b	r10[0x0],r11
   Usb_write_endpoint_data(EP_CONTROL, 8, line_coding.bDataBits  );
800021a6:	11 ea       	ld.ub	r10,r8[0x6]
800021a8:	30 68       	mov	r8,6
800021aa:	ea 18 d0 00 	orh	r8,0xd000
800021ae:	b0 8a       	st.b	r8[0x0],r10
800021b0:	30 7a       	mov	r10,7
800021b2:	ea 1a d0 00 	orh	r10,0xd000
800021b6:	48 c8       	lddpc	r8,800021e4 <cdc_get_line_coding+0x84>
800021b8:	91 0a       	st.w	r8[0x0],r10

   Usb_ack_control_in_ready_send();
800021ba:	30 18       	mov	r8,1
800021bc:	93 08       	st.w	r9[0x0],r8
   while (!Is_usb_control_in_ready());
800021be:	fe 69 01 30 	mov	r9,-130768
800021c2:	72 08       	ld.w	r8,r9[0x0]
800021c4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800021c8:	cf d0       	breq	800021c2 <cdc_get_line_coding+0x62>

   while(!Is_usb_control_out_received());
800021ca:	fe 69 01 30 	mov	r9,-130768
800021ce:	72 08       	ld.w	r8,r9[0x0]
800021d0:	e2 18 00 02 	andl	r8,0x2,COH
800021d4:	cf d0       	breq	800021ce <cdc_get_line_coding+0x6e>
   Usb_ack_control_out_received_free();
800021d6:	30 29       	mov	r9,2
800021d8:	fe 68 01 60 	mov	r8,-130720
800021dc:	91 09       	st.w	r8[0x0],r9
}
800021de:	5e fc       	retal	r12
800021e0:	00 00       	add	r0,r0
800021e2:	06 44       	or	r4,r3
800021e4:	00 00       	add	r0,r0
800021e6:	06 5c       	eor	r12,r3

800021e8 <cdc_set_line_coding>:

void cdc_set_line_coding (void)
{
   Usb_ack_setup_received_free();
800021e8:	30 49       	mov	r9,4
800021ea:	fe 68 01 60 	mov	r8,-130720
800021ee:	91 09       	st.w	r8[0x0],r9

   while(!Is_usb_control_out_received());
800021f0:	fe 69 01 30 	mov	r9,-130768
800021f4:	72 08       	ld.w	r8,r9[0x0]
800021f6:	e2 18 00 02 	andl	r8,0x2,COH
800021fa:	cf d0       	breq	800021f4 <cdc_set_line_coding+0xc>
   Usb_reset_endpoint_fifo_access(EP_CONTROL);
800021fc:	49 c9       	lddpc	r9,8000226c <cdc_set_line_coding+0x84>
800021fe:	30 0a       	mov	r10,0
80002200:	ea 1a d0 00 	orh	r10,0xd000
80002204:	93 0a       	st.w	r9[0x0],r10

   LSB0(line_coding.dwDTERate) = Usb_read_endpoint_data(EP_CONTROL, 8);
80002206:	49 b8       	lddpc	r8,80002270 <cdc_set_line_coding+0x88>
80002208:	15 8a       	ld.ub	r10,r10[0x0]
8000220a:	b0 ba       	st.b	r8[0x3],r10
   LSB1(line_coding.dwDTERate) = Usb_read_endpoint_data(EP_CONTROL, 8);
8000220c:	30 1a       	mov	r10,1
8000220e:	ea 1a d0 00 	orh	r10,0xd000
80002212:	15 8a       	ld.ub	r10,r10[0x0]
80002214:	b0 aa       	st.b	r8[0x2],r10
   LSB2(line_coding.dwDTERate) = Usb_read_endpoint_data(EP_CONTROL, 8);
80002216:	30 2a       	mov	r10,2
80002218:	ea 1a d0 00 	orh	r10,0xd000
8000221c:	15 8a       	ld.ub	r10,r10[0x0]
8000221e:	b0 9a       	st.b	r8[0x1],r10
   LSB3(line_coding.dwDTERate) = Usb_read_endpoint_data(EP_CONTROL, 8);
80002220:	30 3a       	mov	r10,3
80002222:	ea 1a d0 00 	orh	r10,0xd000
80002226:	15 8a       	ld.ub	r10,r10[0x0]
80002228:	b0 8a       	st.b	r8[0x0],r10
   line_coding.bCharFormat = Usb_read_endpoint_data(EP_CONTROL, 8);
8000222a:	30 4a       	mov	r10,4
8000222c:	ea 1a d0 00 	orh	r10,0xd000
80002230:	15 8a       	ld.ub	r10,r10[0x0]
80002232:	b0 ca       	st.b	r8[0x4],r10
   line_coding.bParityType = Usb_read_endpoint_data(EP_CONTROL, 8);
80002234:	30 5a       	mov	r10,5
80002236:	ea 1a d0 00 	orh	r10,0xd000
8000223a:	15 8a       	ld.ub	r10,r10[0x0]
8000223c:	b0 da       	st.b	r8[0x5],r10
   line_coding.bDataBits = Usb_read_endpoint_data(EP_CONTROL, 8);
8000223e:	30 6a       	mov	r10,6
80002240:	ea 1a d0 00 	orh	r10,0xd000
80002244:	15 8a       	ld.ub	r10,r10[0x0]
80002246:	b0 ea       	st.b	r8[0x6],r10
80002248:	30 78       	mov	r8,7
8000224a:	ea 18 d0 00 	orh	r8,0xd000
8000224e:	93 08       	st.w	r9[0x0],r8
   Usb_ack_control_out_received_free();
80002250:	fe 68 01 60 	mov	r8,-130720
80002254:	30 29       	mov	r9,2
80002256:	91 09       	st.w	r8[0x0],r9

   Usb_ack_control_in_ready_send();
80002258:	30 19       	mov	r9,1
8000225a:	91 09       	st.w	r8[0x0],r9
   while (!Is_usb_control_in_ready());
8000225c:	fe 69 01 30 	mov	r9,-130768
80002260:	72 08       	ld.w	r8,r9[0x0]
80002262:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002266:	cf d0       	breq	80002260 <cdc_set_line_coding+0x78>
      //usart_init_rs232(DBG_USART, &dbg_usart_options, pcl_freq_param.pba_f);
//
      //// Enable Rx interrupts
      //DBG_USART->ier = AVR32_USART_IER_RXRDY_MASK;
   //}
}
80002268:	5e fc       	retal	r12
8000226a:	00 00       	add	r0,r0
8000226c:	00 00       	add	r0,r0
8000226e:	06 5c       	eor	r12,r3
80002270:	00 00       	add	r0,r0
80002272:	06 44       	or	r4,r3

80002274 <cdc_set_control_line_state>:

void cdc_set_control_line_state (void)
{
   Usb_ack_setup_received_free();
80002274:	fe 68 01 60 	mov	r8,-130720
80002278:	30 49       	mov	r9,4
8000227a:	91 09       	st.w	r8[0x0],r9
   Usb_ack_control_in_ready_send();
8000227c:	30 19       	mov	r9,1
8000227e:	91 09       	st.w	r8[0x0],r9
   while (!Is_usb_control_in_ready());
80002280:	fe 68 01 30 	mov	r8,-130768
80002284:	70 09       	ld.w	r9,r8[0x0]
80002286:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
8000228a:	cf d0       	breq	80002284 <cdc_set_control_line_state+0x10>
}
8000228c:	5e fc       	retal	r12
8000228e:	d7 03       	nop

80002290 <usb_user_read_request>:
//! request is processed. This function returns false if the request is not
//! supported. In this case, a STALL handshake will be automatically
//! sent by the standard USB read request function.
//!
bool usb_user_read_request(uint8_t type, uint8_t request)
{
80002290:	d4 01       	pushm	lr
  switch (request)
80002292:	32 18       	mov	r8,33
80002294:	f0 0b 18 00 	cp.b	r11,r8
80002298:	c0 a0       	breq	800022ac <usb_user_read_request+0x1c>
8000229a:	32 28       	mov	r8,34
8000229c:	f0 0b 18 00 	cp.b	r11,r8
800022a0:	c0 c0       	breq	800022b8 <usb_user_read_request+0x28>
800022a2:	32 08       	mov	r8,32
800022a4:	f0 0b 18 00 	cp.b	r11,r8
800022a8:	c0 50       	breq	800022b2 <usb_user_read_request+0x22>
800022aa:	d8 0a       	popm	pc,r12=0
  {
    case GET_LINE_CODING:
      cdc_get_line_coding();
800022ac:	f0 1f 00 05 	mcall	800022c0 <usb_user_read_request+0x30>
800022b0:	da 0a       	popm	pc,r12=1
      return true;
      // No need to break here !

    case SET_LINE_CODING:
      cdc_set_line_coding();
800022b2:	f0 1f 00 05 	mcall	800022c4 <usb_user_read_request+0x34>
800022b6:	da 0a       	popm	pc,r12=1
      return true;
      // No need to break here !

    case SET_CONTROL_LINE_STATE:
      cdc_set_control_line_state();
800022b8:	f0 1f 00 04 	mcall	800022c8 <usb_user_read_request+0x38>
800022bc:	da 0a       	popm	pc,r12=1
800022be:	00 00       	add	r0,r0
800022c0:	80 00       	ld.sh	r0,r0[0x0]
800022c2:	21 60       	sub	r0,22
800022c4:	80 00       	ld.sh	r0,r0[0x0]
800022c6:	21 e8       	sub	r8,30
800022c8:	80 00       	ld.sh	r0,r0[0x0]
800022ca:	22 74       	sub	r4,39

800022cc <usb_user_endpoint_init>:

//! @brief This function configures the endpoints of the device application.
//! This function is called when the set configuration request has been received.
//!
void usb_user_endpoint_init(uint8_t conf_nb)
{
800022cc:	eb cd 40 80 	pushm	r7,lr
                             EP_SIZE_3,
                             SINGLE_BANK);
      return;
   }
#endif
  (void)Usb_configure_endpoint(TX_EP,
800022d0:	fe 68 00 00 	mov	r8,-131072
800022d4:	70 79       	ld.w	r9,r8[0x1c]
800022d6:	a1 b9       	sbr	r9,0x1
800022d8:	91 79       	st.w	r8[0x1c],r9
800022da:	fe 69 01 04 	mov	r9,-130812
800022de:	72 0e       	ld.w	lr,r9[0x0]
800022e0:	30 8b       	mov	r11,8
800022e2:	34 0c       	mov	r12,64
800022e4:	f8 0b 0c 4c 	max	r12,r12,r11
800022e8:	e0 6a 04 00 	mov	r10,1024
800022ec:	f8 0a 0d 4c 	min	r12,r12,r10
800022f0:	a1 7c       	lsl	r12,0x1
800022f2:	20 1c       	sub	r12,1
800022f4:	f8 0c 12 00 	clz	r12,r12
800022f8:	e0 1e e6 83 	andl	lr,0xe683
800022fc:	e8 1e 11 04 	orl	lr,0x1104
80002300:	f8 0c 11 1c 	rsub	r12,r12,28
80002304:	a5 6c       	lsl	r12,0x4
80002306:	18 97       	mov	r7,r12
80002308:	e2 17 08 78 	andl	r7,0x878,COH
8000230c:	0e 4e       	or	lr,r7
8000230e:	93 0e       	st.w	r9[0x0],lr
80002310:	72 0e       	ld.w	lr,r9[0x0]
80002312:	a1 be       	sbr	lr,0x1
80002314:	93 0e       	st.w	r9[0x0],lr
80002316:	fe 69 01 34 	mov	r9,-130764
8000231a:	72 09       	ld.w	r9,r9[0x0]
                         EP_ATTRIBUTES_1,
                         DIRECTION_IN,
                         EP_SIZE_1_FS,
                         DOUBLE_BANK);
  (void)Usb_configure_endpoint(RX_EP,
8000231c:	70 79       	ld.w	r9,r8[0x1c]
8000231e:	a3 a9       	sbr	r9,0x2
80002320:	91 79       	st.w	r8[0x1c],r9
80002322:	fe 69 01 08 	mov	r9,-130808
80002326:	72 0e       	ld.w	lr,r9[0x0]
80002328:	e0 1e e6 83 	andl	lr,0xe683
8000232c:	e8 1e 10 04 	orl	lr,0x1004
80002330:	e2 1c 09 78 	andl	r12,0x978,COH
80002334:	fd ec 10 0c 	or	r12,lr,r12
80002338:	93 0c       	st.w	r9[0x0],r12
8000233a:	72 0c       	ld.w	r12,r9[0x0]
8000233c:	a1 bc       	sbr	r12,0x1
8000233e:	93 0c       	st.w	r9[0x0],r12
80002340:	fe 69 01 38 	mov	r9,-130760
80002344:	72 09       	ld.w	r9,r9[0x0]
                         EP_ATTRIBUTES_2,
                         DIRECTION_OUT,
                         EP_SIZE_2_FS,
                         DOUBLE_BANK);
  (void)Usb_configure_endpoint(INT_EP,
80002346:	70 79       	ld.w	r9,r8[0x1c]
80002348:	16 49       	or	r9,r11
8000234a:	91 79       	st.w	r8[0x1c],r9
8000234c:	fe 68 01 0c 	mov	r8,-130804
80002350:	70 0c       	ld.w	r12,r8[0x0]
80002352:	32 09       	mov	r9,32
80002354:	f2 0b 0c 49 	max	r9,r9,r11
80002358:	f2 0a 0d 49 	min	r9,r9,r10
8000235c:	a1 79       	lsl	r9,0x1
8000235e:	20 19       	sub	r9,1
80002360:	f2 09 12 00 	clz	r9,r9
80002364:	18 9b       	mov	r11,r12
80002366:	e0 1b e6 83 	andl	r11,0xe683
8000236a:	e8 1b 19 00 	orl	r11,0x1900
8000236e:	f2 09 11 1c 	rsub	r9,r9,28
80002372:	a5 69       	lsl	r9,0x4
80002374:	e2 19 00 7c 	andl	r9,0x7c,COH
80002378:	f7 e9 10 09 	or	r9,r11,r9
8000237c:	91 09       	st.w	r8[0x0],r9
8000237e:	70 09       	ld.w	r9,r8[0x0]
80002380:	a1 b9       	sbr	r9,0x1
80002382:	91 09       	st.w	r8[0x0],r9
80002384:	fe 68 01 3c 	mov	r8,-130756
80002388:	70 08       	ld.w	r8,r8[0x0]
                         EP_ATTRIBUTES_3,
                         DIRECTION_IN,
                         EP_SIZE_3,
                         SINGLE_BANK);
}
8000238a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000238e <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
8000238e:	fe 68 14 00 	mov	r8,-125952
80002392:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
80002394:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
80002398:	91 09       	st.w	r8[0x0],r9
}
8000239a:	5e fc       	retal	r12

8000239c <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
8000239c:	c0 08       	rjmp	8000239c <_unhandled_interrupt>
8000239e:	d7 03       	nop

800023a0 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800023a0:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800023a4:	49 99       	lddpc	r9,80002408 <INTC_register_interrupt+0x68>
800023a6:	f2 08 00 39 	add	r9,r9,r8<<0x3
800023aa:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800023ae:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800023b0:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800023b4:	58 0a       	cp.w	r10,0
800023b6:	c0 91       	brne	800023c8 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800023b8:	49 59       	lddpc	r9,8000240c <INTC_register_interrupt+0x6c>
800023ba:	49 6a       	lddpc	r10,80002410 <INTC_register_interrupt+0x70>
800023bc:	12 1a       	sub	r10,r9
800023be:	fe 79 08 00 	mov	r9,-63488
800023c2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800023c6:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800023c8:	58 1a       	cp.w	r10,1
800023ca:	c0 a1       	brne	800023de <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800023cc:	49 09       	lddpc	r9,8000240c <INTC_register_interrupt+0x6c>
800023ce:	49 2a       	lddpc	r10,80002414 <INTC_register_interrupt+0x74>
800023d0:	12 1a       	sub	r10,r9
800023d2:	bf aa       	sbr	r10,0x1e
800023d4:	fe 79 08 00 	mov	r9,-63488
800023d8:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800023dc:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800023de:	58 2a       	cp.w	r10,2
800023e0:	c0 a1       	brne	800023f4 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800023e2:	48 b9       	lddpc	r9,8000240c <INTC_register_interrupt+0x6c>
800023e4:	48 da       	lddpc	r10,80002418 <INTC_register_interrupt+0x78>
800023e6:	12 1a       	sub	r10,r9
800023e8:	bf ba       	sbr	r10,0x1f
800023ea:	fe 79 08 00 	mov	r9,-63488
800023ee:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800023f2:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800023f4:	48 69       	lddpc	r9,8000240c <INTC_register_interrupt+0x6c>
800023f6:	48 aa       	lddpc	r10,8000241c <INTC_register_interrupt+0x7c>
800023f8:	12 1a       	sub	r10,r9
800023fa:	ea 1a c0 00 	orh	r10,0xc000
800023fe:	fe 79 08 00 	mov	r9,-63488
80002402:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002406:	5e fc       	retal	r12
80002408:	80 00       	ld.sh	r0,r0[0x0]
8000240a:	48 b8       	lddpc	r8,80002434 <INTC_init_interrupts+0x14>
8000240c:	80 00       	ld.sh	r0,r0[0x0]
8000240e:	46 00       	lddsp	r0,sp[0x180]
80002410:	80 00       	ld.sh	r0,r0[0x0]
80002412:	47 04       	lddsp	r4,sp[0x1c0]
80002414:	80 00       	ld.sh	r0,r0[0x0]
80002416:	47 12       	lddsp	r2,sp[0x1c4]
80002418:	80 00       	ld.sh	r0,r0[0x0]
8000241a:	47 20       	lddsp	r0,sp[0x1c8]
8000241c:	80 00       	ld.sh	r0,r0[0x0]
8000241e:	47 2e       	lddsp	lr,sp[0x1c8]

80002420 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002420:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002422:	49 18       	lddpc	r8,80002464 <INTC_init_interrupts+0x44>
80002424:	e3 b8 00 01 	mtsr	0x4,r8
80002428:	49 0e       	lddpc	lr,80002468 <INTC_init_interrupts+0x48>
8000242a:	30 07       	mov	r7,0
8000242c:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000242e:	49 0c       	lddpc	r12,8000246c <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002430:	49 05       	lddpc	r5,80002470 <INTC_init_interrupts+0x50>
80002432:	10 15       	sub	r5,r8
80002434:	fe 76 08 00 	mov	r6,-63488
80002438:	c1 08       	rjmp	80002458 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000243a:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
8000243c:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000243e:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002440:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002444:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002446:	10 3a       	cp.w	r10,r8
80002448:	fe 9b ff fc 	brhi	80002440 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000244c:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002450:	2f f7       	sub	r7,-1
80002452:	2f 8e       	sub	lr,-8
80002454:	59 27       	cp.w	r7,18
80002456:	c0 50       	breq	80002460 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002458:	7c 08       	ld.w	r8,lr[0x0]
8000245a:	58 08       	cp.w	r8,0
8000245c:	ce f1       	brne	8000243a <INTC_init_interrupts+0x1a>
8000245e:	cf 7b       	rjmp	8000244c <INTC_init_interrupts+0x2c>
80002460:	d8 22       	popm	r4-r7,pc
80002462:	00 00       	add	r0,r0
80002464:	80 00       	ld.sh	r0,r0[0x0]
80002466:	46 00       	lddsp	r0,sp[0x180]
80002468:	80 00       	ld.sh	r0,r0[0x0]
8000246a:	48 b8       	lddpc	r8,80002494 <_get_interrupt_handler+0x20>
8000246c:	80 00       	ld.sh	r0,r0[0x0]
8000246e:	23 9c       	sub	r12,57
80002470:	80 00       	ld.sh	r0,r0[0x0]
80002472:	47 04       	lddsp	r4,sp[0x1c0]

80002474 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002474:	fe 78 08 00 	mov	r8,-63488
80002478:	e0 69 00 83 	mov	r9,131
8000247c:	f2 0c 01 0c 	sub	r12,r9,r12
80002480:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002484:	f2 ca ff c0 	sub	r10,r9,-64
80002488:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000248c:	58 08       	cp.w	r8,0
8000248e:	c0 21       	brne	80002492 <_get_interrupt_handler+0x1e>
80002490:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002492:	f0 08 12 00 	clz	r8,r8
80002496:	48 5a       	lddpc	r10,800024a8 <_get_interrupt_handler+0x34>
80002498:	f4 09 00 39 	add	r9,r10,r9<<0x3
8000249c:	f0 08 11 1f 	rsub	r8,r8,31
800024a0:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800024a2:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800024a6:	5e fc       	retal	r12
800024a8:	80 00       	ld.sh	r0,r0[0x0]
800024aa:	48 b8       	lddpc	r8,800024d4 <pm_enable_osc0_crystal+0x1c>

800024ac <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800024ac:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
800024ae:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800024b2:	99 a8       	st.w	r12[0x28],r8
}
800024b4:	5e fc       	retal	r12
800024b6:	d7 03       	nop

800024b8 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
800024b8:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
800024ba:	ec 5b bb 9f 	cp.w	r11,899999
800024be:	e0 8b 00 04 	brhi	800024c6 <pm_enable_osc0_crystal+0xe>
800024c2:	30 4b       	mov	r11,4
800024c4:	c1 38       	rjmp	800024ea <pm_enable_osc0_crystal+0x32>
800024c6:	e0 68 c6 bf 	mov	r8,50879
800024ca:	ea 18 00 2d 	orh	r8,0x2d
800024ce:	10 3b       	cp.w	r11,r8
800024d0:	e0 8b 00 04 	brhi	800024d8 <pm_enable_osc0_crystal+0x20>
800024d4:	30 5b       	mov	r11,5
800024d6:	c0 a8       	rjmp	800024ea <pm_enable_osc0_crystal+0x32>
800024d8:	e0 68 12 00 	mov	r8,4608
800024dc:	ea 18 00 7a 	orh	r8,0x7a
800024e0:	10 3b       	cp.w	r11,r8
800024e2:	f9 bb 03 06 	movlo	r11,6
800024e6:	f9 bb 02 07 	movhs	r11,7
800024ea:	f0 1f 00 02 	mcall	800024f0 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
800024ee:	d8 02       	popm	pc
800024f0:	80 00       	ld.sh	r0,r0[0x0]
800024f2:	24 ac       	sub	r12,74

800024f4 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800024f4:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
800024f6:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800024fa:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
800024fc:	78 08       	ld.w	r8,r12[0x0]
800024fe:	a3 a8       	sbr	r8,0x2
80002500:	99 08       	st.w	r12[0x0],r8
}
80002502:	5e fc       	retal	r12

80002504 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002504:	79 58       	ld.w	r8,r12[0x54]
80002506:	e2 18 00 80 	andl	r8,0x80,COH
8000250a:	cf d0       	breq	80002504 <pm_wait_for_clk0_ready>
}
8000250c:	5e fc       	retal	r12
8000250e:	d7 03       	nop

80002510 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80002510:	eb cd 40 80 	pushm	r7,lr
80002514:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002516:	f0 1f 00 04 	mcall	80002524 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
8000251a:	0e 9c       	mov	r12,r7
8000251c:	f0 1f 00 03 	mcall	80002528 <pm_enable_clk0+0x18>
}
80002520:	e3 cd 80 80 	ldm	sp++,r7,pc
80002524:	80 00       	ld.sh	r0,r0[0x0]
80002526:	24 f4       	sub	r4,79
80002528:	80 00       	ld.sh	r0,r0[0x0]
8000252a:	25 04       	sub	r4,80

8000252c <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
8000252c:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80002530:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80002534:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
80002536:	09 f7       	ld.ub	r7,r4[0x7]
80002538:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
8000253c:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80002540:	09 b4       	ld.ub	r4,r4[0x3]
80002542:	08 96       	mov	r6,r4
80002544:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80002548:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
8000254c:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80002550:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002554:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80002558:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
8000255c:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80002560:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80002564:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
80002566:	79 58       	ld.w	r8,r12[0x54]
80002568:	e2 18 00 20 	andl	r8,0x20,COH
8000256c:	cf d0       	breq	80002566 <pm_cksel+0x3a>
}
8000256e:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80002572 <pm_gc_setup>:
                  unsigned int gc,
                  unsigned int osc_or_pll, // Use Osc (=0) or PLL (=1)
                  unsigned int pll_osc, // Sel Osc0/PLL0 or Osc1/PLL1
                  unsigned int diven,
                  unsigned int div)
{
80002572:	eb cd 40 80 	pushm	r7,lr
80002576:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_gcctrl_t u_avr32_pm_gcctrl = {0};
80002578:	30 0e       	mov	lr,0

  u_avr32_pm_gcctrl.GCCTRL.oscsel = pll_osc;
8000257a:	fd d9 d0 01 	bfins	lr,r9,0x0,0x1
  u_avr32_pm_gcctrl.GCCTRL.pllsel = osc_or_pll;
8000257e:	fd da d0 21 	bfins	lr,r10,0x1,0x1
  u_avr32_pm_gcctrl.GCCTRL.diven  = diven;
80002582:	fd d8 d0 81 	bfins	lr,r8,0x4,0x1
  u_avr32_pm_gcctrl.GCCTRL.div    = div;
80002586:	fd d7 d1 08 	bfins	lr,r7,0x8,0x8

  pm->gcctrl[gc] = u_avr32_pm_gcctrl.gcctrl;
8000258a:	2e 8b       	sub	r11,-24
8000258c:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002590:	e3 cd 80 80 	ldm	sp++,r7,pc

80002594 <pm_gc_enable>:


void pm_gc_enable(volatile avr32_pm_t *pm,
                  unsigned int gc)
{
  pm->gcctrl[gc] |= AVR32_PM_GCCTRL_CEN_MASK;
80002594:	2e 8b       	sub	r11,-24
80002596:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
8000259a:	a3 a8       	sbr	r8,0x2
8000259c:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
800025a0:	5e fc       	retal	r12

800025a2 <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
800025a2:	eb cd 40 80 	pushm	r7,lr
800025a6:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
800025a8:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
800025aa:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
800025ae:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
800025b2:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
800025b6:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
800025ba:	2f 8b       	sub	r11,-8
800025bc:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
800025c0:	e3 cd 80 80 	ldm	sp++,r7,pc

800025c4 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
800025c4:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
800025c6:	2f 8b       	sub	r11,-8
800025c8:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
800025cc:	f5 e9 10 19 	or	r9,r10,r9<<0x1
800025d0:	f3 e8 10 28 	or	r8,r9,r8<<0x2
800025d4:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
800025d8:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
800025dc:	d8 02       	popm	pc

800025de <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
800025de:	2f 8b       	sub	r11,-8
800025e0:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
800025e4:	a1 a8       	sbr	r8,0x0
800025e6:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
800025ea:	5e fc       	retal	r12

800025ec <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
800025ec:	79 58       	ld.w	r8,r12[0x54]
800025ee:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800025f2:	cf d0       	breq	800025ec <pm_wait_for_pll0_locked>
}
800025f4:	5e fc       	retal	r12

800025f6 <pm_wait_for_pll1_locked>:


void pm_wait_for_pll1_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK1_MASK));
800025f6:	79 58       	ld.w	r8,r12[0x54]
800025f8:	e2 18 00 02 	andl	r8,0x2,COH
800025fc:	cf d0       	breq	800025f6 <pm_wait_for_pll1_locked>
}
800025fe:	5e fc       	retal	r12

80002600 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002600:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002602:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002606:	99 08       	st.w	r12[0x0],r8
}
80002608:	5e fc       	retal	r12
8000260a:	d7 03       	nop

8000260c <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
8000260c:	eb cd 40 c0 	pushm	r6-r7,lr
80002610:	18 97       	mov	r7,r12
80002612:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002614:	f0 1f 00 06 	mcall	8000262c <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002618:	0c 9b       	mov	r11,r6
8000261a:	0e 9c       	mov	r12,r7
8000261c:	f0 1f 00 05 	mcall	80002630 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002620:	30 1b       	mov	r11,1
80002622:	0e 9c       	mov	r12,r7
80002624:	f0 1f 00 04 	mcall	80002634 <pm_switch_to_osc0+0x28>
}
80002628:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000262c:	80 00       	ld.sh	r0,r0[0x0]
8000262e:	24 b8       	sub	r8,75
80002630:	80 00       	ld.sh	r0,r0[0x0]
80002632:	25 10       	sub	r0,81
80002634:	80 00       	ld.sh	r0,r0[0x0]
80002636:	26 00       	sub	r0,96

80002638 <pm_configure_usb_clock>:
  return PM_FREQ_STATUS_OK;
}


void pm_configure_usb_clock(void)
{
80002638:	d4 01       	pushm	lr

  // Enable USB GCLK.
  pm_gc_enable(&AVR32_PM, AVR32_PM_GCLK_USBB);
#else
  // Use 12MHz from OSC0 and generate 96 MHz
  pm_pll_setup(&AVR32_PM, 1,  // pll.
8000263a:	31 08       	mov	r8,16
8000263c:	1a d8       	st.w	--sp,r8
8000263e:	30 08       	mov	r8,0
80002640:	30 19       	mov	r9,1
80002642:	30 7a       	mov	r10,7
80002644:	12 9b       	mov	r11,r9
80002646:	fe 7c 0c 00 	mov	r12,-62464
8000264a:	f0 1f 00 12 	mcall	80002690 <pm_configure_usb_clock+0x58>
	  7,   // mul.
	  1,   // div.
	  0,   // osc.
	  16); // lockcount.

  pm_pll_set_option(&AVR32_PM, 1, // pll.
8000264e:	30 08       	mov	r8,0
80002650:	30 19       	mov	r9,1
80002652:	12 9a       	mov	r10,r9
80002654:	12 9b       	mov	r11,r9
80002656:	fe 7c 0c 00 	mov	r12,-62464
8000265a:	f0 1f 00 0f 	mcall	80002694 <pm_configure_usb_clock+0x5c>
	  1,  // pll_freq: choose the range 80-180MHz.
	  1,  // pll_div2.
	  0); // pll_wbwdisable.

  // start PLL1 and wait forl lock
  pm_pll_enable(&AVR32_PM, 1);
8000265e:	30 1b       	mov	r11,1
80002660:	fe 7c 0c 00 	mov	r12,-62464
80002664:	f0 1f 00 0d 	mcall	80002698 <pm_configure_usb_clock+0x60>

  // Wait for PLL1 locked.
  pm_wait_for_pll1_locked(&AVR32_PM);
80002668:	fe 7c 0c 00 	mov	r12,-62464
8000266c:	f0 1f 00 0c 	mcall	8000269c <pm_configure_usb_clock+0x64>

  pm_gc_setup(&AVR32_PM, AVR32_PM_GCLK_USBB,  // gc.
80002670:	30 08       	mov	r8,0
80002672:	1a d8       	st.w	--sp,r8
80002674:	30 19       	mov	r9,1
80002676:	12 9a       	mov	r10,r9
80002678:	30 3b       	mov	r11,3
8000267a:	fe 7c 0c 00 	mov	r12,-62464
8000267e:	f0 1f 00 09 	mcall	800026a0 <pm_configure_usb_clock+0x68>
            1,  // osc_or_pll: use Osc (if 0) or PLL (if 1).
            1,  // pll_osc: select Osc0/PLL0 or Osc1/PLL1.
            0,  // diven.
            0); // div.
  pm_gc_enable(&AVR32_PM, AVR32_PM_GCLK_USBB);
80002682:	30 3b       	mov	r11,3
80002684:	fe 7c 0c 00 	mov	r12,-62464
80002688:	f0 1f 00 07 	mcall	800026a4 <pm_configure_usb_clock+0x6c>
8000268c:	2f ed       	sub	sp,-8
#endif
}
8000268e:	d8 02       	popm	pc
80002690:	80 00       	ld.sh	r0,r0[0x0]
80002692:	25 a2       	sub	r2,90
80002694:	80 00       	ld.sh	r0,r0[0x0]
80002696:	25 c4       	sub	r4,92
80002698:	80 00       	ld.sh	r0,r0[0x0]
8000269a:	25 de       	sub	lr,93
8000269c:	80 00       	ld.sh	r0,r0[0x0]
8000269e:	25 f6       	sub	r6,95
800026a0:	80 00       	ld.sh	r0,r0[0x0]
800026a2:	25 72       	sub	r2,87
800026a4:	80 00       	ld.sh	r0,r0[0x0]
800026a6:	25 94       	sub	r4,89

800026a8 <pm_configure_clocks>:

#define PM_MAX_MUL                ((1 << AVR32_PM_PLL0_PLLMUL_SIZE) - 1)


int pm_configure_clocks(pm_freq_param_t *param)
{
800026a8:	eb cd 40 fc 	pushm	r2-r7,lr
800026ac:	18 97       	mov	r7,r12
  //  12    8   1  108     1     54    27
  //  12    9   1  120     1     60    15
  //  12    9   1  120     1     60    30
  //  12   10   1  132     1     66    16.5
  //
  unsigned long in_cpu_f  = param->cpu_f;
800026ae:	78 05       	ld.w	r5,r12[0x0]
  unsigned long in_osc0_f = param->osc0_f;
800026b0:	78 26       	ld.w	r6,r12[0x8]
  unsigned long mul, div, div2_en = 0, div2_cpu = 0, div2_pba = 0;
  unsigned long pll_freq, rest;
  bool b_div2_pba, b_div2_cpu;

  // Switch to external Oscillator 0
  pm_switch_to_osc0(&AVR32_PM, in_osc0_f, param->osc0_startup);
800026b2:	78 3a       	ld.w	r10,r12[0xc]
800026b4:	0c 9b       	mov	r11,r6
800026b6:	fe 7c 0c 00 	mov	r12,-62464
800026ba:	f0 1f 00 67 	mcall	80002854 <pm_configure_clocks+0x1ac>

  // Start with CPU freq config
  if (in_cpu_f == in_osc0_f)
800026be:	0c 35       	cp.w	r5,r6
800026c0:	c0 51       	brne	800026ca <pm_configure_clocks+0x22>
  {
    param->cpu_f = in_osc0_f;
800026c2:	8f 05       	st.w	r7[0x0],r5
    param->pba_f = in_osc0_f;
800026c4:	8f 15       	st.w	r7[0x4],r5
800026c6:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
  else if (in_cpu_f < in_osc0_f)
  {
    // TBD
  }

  rest = in_cpu_f % in_osc0_f;
800026ca:	ea 06 0d 08 	divu	r8,r5,r6
800026ce:	12 9c       	mov	r12,r9

  for (div = 1; div < 32; div++)
  {
    if ((div * rest) % in_osc0_f == 0)
800026d0:	f8 06 0d 08 	divu	r8,r12,r6
800026d4:	58 09       	cp.w	r9,0
800026d6:	c0 31       	brne	800026dc <pm_configure_clocks+0x34>
800026d8:	30 19       	mov	r9,1
800026da:	c1 28       	rjmp	800026fe <pm_configure_clocks+0x56>
800026dc:	f8 08 15 01 	lsl	r8,r12,0x1
800026e0:	30 29       	mov	r9,2
800026e2:	f0 06 0d 0a 	divu	r10,r8,r6
800026e6:	58 0b       	cp.w	r11,0
800026e8:	c0 70       	breq	800026f6 <pm_configure_clocks+0x4e>
    // TBD
  }

  rest = in_cpu_f % in_osc0_f;

  for (div = 1; div < 32; div++)
800026ea:	2f f9       	sub	r9,-1
800026ec:	18 08       	add	r8,r12
800026ee:	e0 49 00 20 	cp.w	r9,32
800026f2:	cf 81       	brne	800026e2 <pm_configure_clocks+0x3a>
800026f4:	ca e8       	rjmp	80002850 <pm_configure_clocks+0x1a8>
  {
    if ((div * rest) % in_osc0_f == 0)
      break;
  }
  if (div == 32)
800026f6:	e0 49 00 20 	cp.w	r9,32
800026fa:	e0 80 00 ab 	breq	80002850 <pm_configure_clocks+0x1a8>
    return PM_FREQ_STATUS_FAIL;

  mul = (in_cpu_f * div) / in_osc0_f;
800026fe:	f2 05 02 4b 	mul	r11,r9,r5
80002702:	f6 06 0d 0a 	divu	r10,r11,r6

  if (mul > PM_MAX_MUL)
80002706:	58 fa       	cp.w	r10,15
80002708:	e0 8b 00 a4 	brhi	80002850 <pm_configure_clocks+0x1a8>
    return PM_FREQ_STATUS_FAIL;

  // export 2power from PLL div to div2_cpu
  while (!(div % 2))
8000270c:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80002710:	c0 30       	breq	80002716 <pm_configure_clocks+0x6e>
80002712:	30 05       	mov	r5,0
80002714:	c0 78       	rjmp	80002722 <pm_configure_clocks+0x7a>
80002716:	30 05       	mov	r5,0
  {
    div /= 2;
80002718:	a1 99       	lsr	r9,0x1
    div2_cpu++;
8000271a:	2f f5       	sub	r5,-1

  if (mul > PM_MAX_MUL)
    return PM_FREQ_STATUS_FAIL;

  // export 2power from PLL div to div2_cpu
  while (!(div % 2))
8000271c:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80002720:	cf c0       	breq	80002718 <pm_configure_clocks+0x70>

  // Here we know the mul and div parameter of the PLL config.
  // . Check out if the PLL has a valid in_cpu_f.
  // . Try to have for the PLL frequency (VCO output) the highest possible value
  //   to reduce jitter.
  while (in_osc0_f * 2 * mul / div < AVR32_PM_PLL_VCO_RANGE0_MAX_FREQ)
80002722:	f4 06 02 4b 	mul	r11,r10,r6
80002726:	f6 03 15 01 	lsl	r3,r11,0x1
8000272a:	e6 09 0d 02 	divu	r2,r3,r9
8000272e:	e0 6c 1b ff 	mov	r12,7167
80002732:	ea 1c 0e 4e 	orh	r12,0xe4e
80002736:	18 32       	cp.w	r2,r12
80002738:	e0 8b 00 1d 	brhi	80002772 <pm_configure_clocks+0xca>
  {
    if (2 * mul > PM_MAX_MUL)
8000273c:	f4 08 15 01 	lsl	r8,r10,0x1
80002740:	58 f8       	cp.w	r8,15
80002742:	e0 88 00 09 	brls	80002754 <pm_configure_clocks+0xac>
80002746:	c1 68       	rjmp	80002772 <pm_configure_clocks+0xca>
80002748:	f0 0a 15 01 	lsl	r10,r8,0x1
8000274c:	58 fa       	cp.w	r10,15
8000274e:	e0 8b 00 11 	brhi	80002770 <pm_configure_clocks+0xc8>
80002752:	14 98       	mov	r8,r10
      break;
    mul *= 2;
    div2_cpu++;
80002754:	2f f5       	sub	r5,-1

  // Here we know the mul and div parameter of the PLL config.
  // . Check out if the PLL has a valid in_cpu_f.
  // . Try to have for the PLL frequency (VCO output) the highest possible value
  //   to reduce jitter.
  while (in_osc0_f * 2 * mul / div < AVR32_PM_PLL_VCO_RANGE0_MAX_FREQ)
80002756:	f0 06 02 4b 	mul	r11,r8,r6
8000275a:	f6 03 15 01 	lsl	r3,r11,0x1
8000275e:	e6 09 0d 02 	divu	r2,r3,r9
80002762:	e0 6c 1b ff 	mov	r12,7167
80002766:	ea 1c 0e 4e 	orh	r12,0xe4e
8000276a:	18 32       	cp.w	r2,r12
8000276c:	fe 98 ff ee 	brls	80002748 <pm_configure_clocks+0xa0>
80002770:	10 9a       	mov	r10,r8
      break;
    mul *= 2;
    div2_cpu++;
  }

  if (div2_cpu != 0)
80002772:	58 05       	cp.w	r5,0
80002774:	c0 31       	brne	8000277a <pm_configure_clocks+0xd2>
80002776:	30 06       	mov	r6,0
80002778:	c0 38       	rjmp	8000277e <pm_configure_clocks+0xd6>
  {
    div2_cpu--;
8000277a:	20 15       	sub	r5,1
8000277c:	30 16       	mov	r6,1
    div2_en = 1;
  }

  pll_freq = in_osc0_f * mul / (div * (1 << div2_en));
8000277e:	f2 06 09 43 	lsl	r3,r9,r6
80002782:	f6 03 0d 02 	divu	r2,r11,r3
80002786:	04 94       	mov	r4,r2

  // Update real CPU Frequency
  param->cpu_f = pll_freq / (1 << div2_cpu);
80002788:	e4 05 0a 48 	lsr	r8,r2,r5
8000278c:	8f 08       	st.w	r7[0x0],r8
  mul--;

  pm_pll_setup(&AVR32_PM
8000278e:	31 08       	mov	r8,16
80002790:	1a d8       	st.w	--sp,r8
80002792:	30 08       	mov	r8,0
80002794:	20 1a       	sub	r10,1
80002796:	10 9b       	mov	r11,r8
80002798:	fe 7c 0c 00 	mov	r12,-62464
8000279c:	f0 1f 00 2f 	mcall	80002858 <pm_configure_clocks+0x1b0>
  , div // div
  , 0   // osc
  , 16  // lockcount
  );

  pm_pll_set_option(&AVR32_PM
800027a0:	e0 69 67 ff 	mov	r9,26623
800027a4:	ea 19 09 89 	orh	r9,0x989
800027a8:	12 32       	cp.w	r2,r9
800027aa:	5f 8a       	srls	r10
800027ac:	30 08       	mov	r8,0
800027ae:	0c 99       	mov	r9,r6
800027b0:	10 9b       	mov	r11,r8
800027b2:	fe 7c 0c 00 	mov	r12,-62464
800027b6:	f0 1f 00 2a 	mcall	8000285c <pm_configure_clocks+0x1b4>
800027ba:	04 98       	mov	r8,r2
800027bc:	30 06       	mov	r6,0
  , div2_en // pll_div2
  , 0 // pll_wbwdisable
  );

  rest = pll_freq;
  while (rest > AVR32_PM_PBA_MAX_FREQ ||
800027be:	2f fd       	sub	sp,-4
800027c0:	c0 78       	rjmp	800027ce <pm_configure_clocks+0x126>
         rest != param->pba_f)
  {
    div2_pba++;
800027c2:	2f f6       	sub	r6,-1
    rest = pll_freq / (1 << div2_pba);
800027c4:	e8 06 0a 48 	lsr	r8,r4,r6
    if (rest < param->pba_f)
800027c8:	6e 19       	ld.w	r9,r7[0x4]
800027ca:	12 38       	cp.w	r8,r9
800027cc:	c0 b3       	brcs	800027e2 <pm_configure_clocks+0x13a>
  , div2_en // pll_div2
  , 0 // pll_wbwdisable
  );

  rest = pll_freq;
  while (rest > AVR32_PM_PBA_MAX_FREQ ||
800027ce:	e0 6c 87 00 	mov	r12,34560
800027d2:	ea 1c 03 93 	orh	r12,0x393
800027d6:	18 38       	cp.w	r8,r12
800027d8:	fe 9b ff f5 	brhi	800027c2 <pm_configure_clocks+0x11a>
         rest != param->pba_f)
800027dc:	6e 19       	ld.w	r9,r7[0x4]
800027de:	10 39       	cp.w	r9,r8
800027e0:	cf 11       	brne	800027c2 <pm_configure_clocks+0x11a>
    if (rest < param->pba_f)
      break;
  }

  // Update real PBA Frequency
  param->pba_f = pll_freq / (1 << div2_pba);
800027e2:	e8 06 0a 44 	lsr	r4,r4,r6
800027e6:	8f 14       	st.w	r7[0x4],r4

  // Enable PLL0
  pm_pll_enable(&AVR32_PM, 0);
800027e8:	30 0b       	mov	r11,0
800027ea:	fe 7c 0c 00 	mov	r12,-62464
800027ee:	f0 1f 00 1d 	mcall	80002860 <pm_configure_clocks+0x1b8>

  // Wait for PLL0 locked
  pm_wait_for_pll0_locked(&AVR32_PM);
800027f2:	fe 7c 0c 00 	mov	r12,-62464
800027f6:	f0 1f 00 1c 	mcall	80002864 <pm_configure_clocks+0x1bc>

  if (div2_cpu)
800027fa:	58 05       	cp.w	r5,0
800027fc:	c0 31       	brne	80002802 <pm_configure_clocks+0x15a>
800027fe:	30 09       	mov	r9,0
80002800:	c0 38       	rjmp	80002806 <pm_configure_clocks+0x15e>
  {
    b_div2_cpu = true;
    div2_cpu--;
80002802:	20 15       	sub	r5,1
80002804:	30 19       	mov	r9,1
  }
  else
    b_div2_cpu = false;

  if (div2_pba)
80002806:	58 06       	cp.w	r6,0
80002808:	c0 31       	brne	8000280e <pm_configure_clocks+0x166>
8000280a:	30 0b       	mov	r11,0
8000280c:	c0 38       	rjmp	80002812 <pm_configure_clocks+0x16a>
  {
    b_div2_pba = true;
    div2_pba--;
8000280e:	20 16       	sub	r6,1
80002810:	30 1b       	mov	r11,1
  }
  else
    b_div2_pba = false;

  pm_cksel(&AVR32_PM
80002812:	1a d5       	st.w	--sp,r5
80002814:	1a d9       	st.w	--sp,r9
80002816:	0a 98       	mov	r8,r5
80002818:	0c 9a       	mov	r10,r6
8000281a:	fe 7c 0c 00 	mov	r12,-62464
8000281e:	f0 1f 00 13 	mcall	80002868 <pm_configure_clocks+0x1c0>
  , b_div2_pba, div2_pba // PBA
  , b_div2_cpu, div2_cpu // PBB
  , b_div2_cpu, div2_cpu // HSB
  );

  if (param->cpu_f > AVR32_FLASHC_FWS_0_MAX_FREQ)
80002822:	2f ed       	sub	sp,-8
80002824:	6e 08       	ld.w	r8,r7[0x0]
80002826:	e0 69 8a 40 	mov	r9,35392
8000282a:	ea 19 01 f7 	orh	r9,0x1f7
8000282e:	12 38       	cp.w	r8,r9
80002830:	e0 88 00 06 	brls	8000283c <pm_configure_clocks+0x194>
  {
    flashc_set_wait_state(1);
80002834:	30 1c       	mov	r12,1
80002836:	f0 1f 00 0e 	mcall	8000286c <pm_configure_clocks+0x1c4>
8000283a:	c0 48       	rjmp	80002842 <pm_configure_clocks+0x19a>
      flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSDIS, -1);
#endif
  }
  else
  {
    flashc_set_wait_state(0);
8000283c:	30 0c       	mov	r12,0
8000283e:	f0 1f 00 0c 	mcall	8000286c <pm_configure_clocks+0x1c4>
    else
      flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSDIS, -1);
#endif
  }

  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCCTRL_MCSEL_PLL0);
80002842:	30 2b       	mov	r11,2
80002844:	fe 7c 0c 00 	mov	r12,-62464
80002848:	f0 1f 00 0a 	mcall	80002870 <pm_configure_clocks+0x1c8>
8000284c:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

  return PM_FREQ_STATUS_OK;
80002850:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
80002854:	80 00       	ld.sh	r0,r0[0x0]
80002856:	26 0c       	sub	r12,96
80002858:	80 00       	ld.sh	r0,r0[0x0]
8000285a:	25 a2       	sub	r2,90
8000285c:	80 00       	ld.sh	r0,r0[0x0]
8000285e:	25 c4       	sub	r4,92
80002860:	80 00       	ld.sh	r0,r0[0x0]
80002862:	25 de       	sub	lr,93
80002864:	80 00       	ld.sh	r0,r0[0x0]
80002866:	25 ec       	sub	r12,94
80002868:	80 00       	ld.sh	r0,r0[0x0]
8000286a:	25 2c       	sub	r12,82
8000286c:	80 00       	ld.sh	r0,r0[0x0]
8000286e:	23 8e       	sub	lr,56
80002870:	80 00       	ld.sh	r0,r0[0x0]
80002872:	26 00       	sub	r0,96

80002874 <usb_device_task_init>:
//!
void usb_device_task_init(void)
{
  U8 i;
  
  usb_connected = false;
80002874:	30 08       	mov	r8,0
80002876:	49 99       	lddpc	r9,800028d8 <usb_device_task_init+0x64>
80002878:	b2 88       	st.b	r9[0x0],r8
  //usb_configuration_nb = 0;
  
   for (i = 0; i < NB_ENDPOINTS; i++) endpoint_status[i] = DISABLED;
8000287a:	49 99       	lddpc	r9,800028dc <usb_device_task_init+0x68>
8000287c:	b2 88       	st.b	r9[0x0],r8
8000287e:	b2 98       	st.b	r9[0x1],r8
80002880:	b2 a8       	st.b	r9[0x2],r8
80002882:	b2 b8       	st.b	r9[0x3],r8
   usb_configuration_nb = 0;
80002884:	49 79       	lddpc	r9,800028e0 <usb_device_task_init+0x6c>
80002886:	b2 88       	st.b	r9[0x0],r8
  
  //! @todo Implement this on the silicon version
  //Pll_start_auto();
  //Wait_pll_ready();
 // Disable_global_interrupt();
  Usb_disable();
80002888:	fe 68 00 00 	mov	r8,-131072
8000288c:	f0 f9 08 00 	ld.w	r9,r8[2048]
80002890:	af d9       	cbr	r9,0xf
80002892:	f1 49 08 00 	st.w	r8[2048],r9
  (void)Is_usb_enabled();
80002896:	f0 f9 08 00 	ld.w	r9,r8[2048]
  //Enable_global_interrupt();
  Usb_disable_otg_pad();
8000289a:	f0 f9 08 00 	ld.w	r9,r8[2048]
8000289e:	ad c9       	cbr	r9,0xc
800028a0:	f1 49 08 00 	st.w	r8[2048],r9
  Usb_enable_otg_pad();
800028a4:	f0 f9 08 00 	ld.w	r9,r8[2048]
800028a8:	ad a9       	sbr	r9,0xc
800028aa:	f1 49 08 00 	st.w	r8[2048],r9
  Usb_enable();
800028ae:	f0 f9 08 00 	ld.w	r9,r8[2048]
800028b2:	af b9       	sbr	r9,0xf
800028b4:	f1 49 08 00 	st.w	r8[2048],r9
#if UC3A3 || UC3A4
#  ifdef USB_HOST_FULLSPEED_ONLY
  Set_bits(AVR32_USBB_udcon, (3<<10)); // Force Full Speed
#  endif
#endif
  Usb_unfreeze_clock();
800028b8:	f0 f9 08 00 	ld.w	r9,r8[2048]
800028bc:	af c9       	cbr	r9,0xe
800028be:	f1 49 08 00 	st.w	r8[2048],r9
  (void)Is_usb_clock_frozen();
800028c2:	f0 f9 08 00 	ld.w	r9,r8[2048]
  Usb_ack_suspend();  // A suspend condition may be detected right after enabling the USB macro
800028c6:	30 19       	mov	r9,1
800028c8:	91 29       	st.w	r8[0x8],r9
  Usb_enable_vbus_interrupt();
800028ca:	f0 f9 08 00 	ld.w	r9,r8[2048]
800028ce:	a1 b9       	sbr	r9,0x1
800028d0:	f1 49 08 00 	st.w	r8[2048],r9
              configTSK_USB_DEV_STACK_SIZE,
              NULL,
              configTSK_USB_DEV_PRIORITY,
              &usb_device_tsk);
#endif  // FREERTOS_USED
}
800028d4:	5e fc       	retal	r12
800028d6:	00 00       	add	r0,r0
800028d8:	00 00       	add	r0,r0
800028da:	06 4c       	or	r12,r3
800028dc:	00 00       	add	r0,r0
800028de:	06 50       	eor	r0,r3
800028e0:	00 00       	add	r0,r0
800028e2:	06 55       	eor	r5,r3

800028e4 <usb_start_device>:
//! the appropriate USB event to the operating mode manager.
//! Start device function is executed once VBus connection has been detected
//! either by the VBus change interrupt or by the VBus high level.
//!
void usb_start_device(void)
{
800028e4:	eb cd 40 c0 	pushm	r6-r7,lr
  Usb_enable_suspend_interrupt();
800028e8:	fe 67 00 00 	mov	r7,-131072
800028ec:	30 16       	mov	r6,1
800028ee:	8f 66       	st.w	r7[0x18],r6
  Usb_enable_reset_interrupt();
800028f0:	30 88       	mov	r8,8
800028f2:	8f 68       	st.w	r7[0x18],r8

#if (USB_HIGH_SPEED_SUPPORT==false)
  Usb_force_full_speed_mode();
800028f4:	6e 08       	ld.w	r8,r7[0x0]
800028f6:	e8 18 0c 00 	orl	r8,0xc00
800028fa:	8f 08       	st.w	r7[0x0],r8
#else
  Usb_use_dual_speed_mode();
#endif

  usb_init_device();  // Configure the USB controller EP0
800028fc:	f0 1f 00 05 	mcall	80002910 <usb_start_device+0x2c>
  Usb_attach();
80002900:	6e 08       	ld.w	r8,r7[0x0]
80002902:	a9 c8       	cbr	r8,0x8
80002904:	8f 08       	st.w	r7[0x0],r8
  usb_connected = true;
80002906:	48 48       	lddpc	r8,80002914 <usb_start_device+0x30>
80002908:	b0 86       	st.b	r8[0x0],r6
}
8000290a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000290e:	00 00       	add	r0,r0
80002910:	80 00       	ld.sh	r0,r0[0x0]
80002912:	34 08       	mov	r8,64
80002914:	00 00       	add	r0,r0
80002916:	06 4c       	or	r12,r3

80002918 <usb_device_task>:
#ifdef FREERTOS_USED
void usb_device_task(void *pvParameters)
#else
void usb_device_task(void)
#endif
{
80002918:	d4 01       	pushm	lr
  while (true)
  {
    vTaskDelayUntil(&xLastWakeTime, configTSK_USB_DEV_PERIOD);

#endif  // FREERTOS_USED
    if (!usb_connected && Is_usb_vbus_high())
8000291a:	49 88       	lddpc	r8,80002978 <usb_device_task+0x60>
8000291c:	11 88       	ld.ub	r8,r8[0x0]
8000291e:	58 08       	cp.w	r8,0
80002920:	c0 e1       	brne	8000293c <usb_device_task+0x24>
80002922:	fe 68 00 00 	mov	r8,-131072
80002926:	f0 f8 08 04 	ld.w	r8,r8[2052]
8000292a:	e2 18 08 00 	andl	r8,0x800,COH
8000292e:	c0 70       	breq	8000293c <usb_device_task+0x24>
    {
      usb_start_device();
80002930:	f0 1f 00 13 	mcall	8000297c <usb_device_task+0x64>
      Usb_send_event(EVT_USB_POWERED);
80002934:	49 38       	lddpc	r8,80002980 <usb_device_task+0x68>
80002936:	90 09       	ld.sh	r9,r8[0x0]
80002938:	a1 b9       	sbr	r9,0x1
8000293a:	b0 09       	st.h	r8[0x0],r9
      Usb_vbus_on_action();
    }

    if (Is_usb_event(EVT_USB_RESET))
8000293c:	49 18       	lddpc	r8,80002980 <usb_device_task+0x68>
8000293e:	90 08       	ld.sh	r8,r8[0x0]
80002940:	e2 18 01 00 	andl	r8,0x100,COH
80002944:	c1 00       	breq	80002964 <usb_device_task+0x4c>
    {
      Usb_ack_event(EVT_USB_RESET);
80002946:	48 f8       	lddpc	r8,80002980 <usb_device_task+0x68>
80002948:	90 09       	ld.sh	r9,r8[0x0]
8000294a:	a9 c9       	cbr	r9,0x8
8000294c:	b0 09       	st.h	r8[0x0],r9
      Usb_reset_endpoint(EP_CONTROL);
8000294e:	fe 68 00 00 	mov	r8,-131072
80002952:	70 79       	ld.w	r9,r8[0x1c]
80002954:	b1 a9       	sbr	r9,0x10
80002956:	91 79       	st.w	r8[0x1c],r9
80002958:	70 79       	ld.w	r9,r8[0x1c]
8000295a:	b1 c9       	cbr	r9,0x10
8000295c:	91 79       	st.w	r8[0x1c],r9
      usb_configuration_nb = 0;
8000295e:	30 09       	mov	r9,0
80002960:	48 98       	lddpc	r8,80002984 <usb_device_task+0x6c>
80002962:	b0 89       	st.b	r8[0x0],r9
    }

    // Connection to the device enumeration process
    if (Is_usb_setup_received())
80002964:	fe 68 01 30 	mov	r8,-130768
80002968:	70 08       	ld.w	r8,r8[0x0]
8000296a:	e2 18 00 04 	andl	r8,0x4,COH
8000296e:	c0 30       	breq	80002974 <usb_device_task+0x5c>
    {
      usb_process_request();
80002970:	f0 1f 00 06 	mcall	80002988 <usb_device_task+0x70>
80002974:	d8 02       	popm	pc
80002976:	00 00       	add	r0,r0
80002978:	00 00       	add	r0,r0
8000297a:	06 4c       	or	r12,r3
8000297c:	80 00       	ld.sh	r0,r0[0x0]
8000297e:	28 e4       	sub	r4,-114
80002980:	00 00       	add	r0,r0
80002982:	06 02       	add	r2,r3
80002984:	00 00       	add	r0,r0
80002986:	06 55       	eor	r5,r3
80002988:	80 00       	ld.sh	r0,r0[0x0]
8000298a:	29 8c       	sub	r12,-104

8000298c <usb_process_request>:
//! CLEAR_FEATURE
//! SET_FEATURE
//! GET_STATUS
//!
void usb_process_request(void)
{
8000298c:	d4 31       	pushm	r0-r7,lr
8000298e:	20 1d       	sub	sp,4
  U8 bRequest;

  Usb_reset_endpoint_fifo_access(EP_CONTROL);
80002990:	fe f8 07 68 	ld.w	r8,pc[1896]
80002994:	30 09       	mov	r9,0
80002996:	ea 19 d0 00 	orh	r9,0xd000
8000299a:	91 09       	st.w	r8[0x0],r9
  bmRequestType = Usb_read_endpoint_data(EP_CONTROL, 8);
8000299c:	13 8c       	ld.ub	r12,r9[0x0]
8000299e:	fe f9 07 5e 	ld.w	r9,pc[1886]
800029a2:	b2 8c       	st.b	r9[0x0],r12
  bRequest      = Usb_read_endpoint_data(EP_CONTROL, 8);
800029a4:	30 19       	mov	r9,1
800029a6:	ea 19 d0 00 	orh	r9,0xd000
800029aa:	13 8b       	ld.ub	r11,r9[0x0]
800029ac:	30 29       	mov	r9,2
800029ae:	ea 19 d0 00 	orh	r9,0xd000
800029b2:	91 09       	st.w	r8[0x0],r9

  switch (bRequest)
800029b4:	58 bb       	cp.w	r11,11
800029b6:	e0 8b 03 93 	brhi	800030dc <usb_process_request+0x750>
800029ba:	fe f8 07 46 	ld.w	r8,pc[1862]
800029be:	f0 0b 03 2f 	ld.w	pc,r8[r11<<0x2]
  {
  case GET_DESCRIPTOR:
    if (bmRequestType == 0x80) usb_get_descriptor();
800029c2:	38 08       	mov	r8,-128
800029c4:	f0 0c 18 00 	cp.b	r12,r8
800029c8:	e0 81 03 8a 	brne	800030dc <usb_process_request+0x750>
#if (USB_HIGH_SPEED_SUPPORT==true)
  bool    b_first_data = true;
#endif

  zlp             = false;                                  /* no zero length packet */
  string_type     = Usb_read_endpoint_data(EP_CONTROL, 8);  /* read LSB of wValue    */
800029cc:	30 28       	mov	r8,2
800029ce:	ea 18 d0 00 	orh	r8,0xd000
800029d2:	11 8b       	ld.ub	r11,r8[0x0]
  descriptor_type = Usb_read_endpoint_data(EP_CONTROL, 8);  /* read MSB of wValue    */
800029d4:	30 38       	mov	r8,3
800029d6:	ea 18 d0 00 	orh	r8,0xd000
800029da:	11 8c       	ld.ub	r12,r8[0x0]
800029dc:	30 49       	mov	r9,4
800029de:	ea 19 d0 00 	orh	r9,0xd000
800029e2:	fe f8 07 16 	ld.w	r8,pc[1814]
800029e6:	91 09       	st.w	r8[0x0],r9

  switch (descriptor_type)
800029e8:	30 18       	mov	r8,1
800029ea:	f0 0c 18 00 	cp.b	r12,r8
800029ee:	c0 60       	breq	800029fa <usb_process_request+0x6e>
800029f0:	30 28       	mov	r8,2
800029f2:	f0 0c 18 00 	cp.b	r12,r8
800029f6:	c1 61       	brne	80002a22 <usb_process_request+0x96>
800029f8:	c0 b8       	rjmp	80002a0e <usb_process_request+0x82>
  {
  case DEVICE_DESCRIPTOR:
    data_to_transfer = Usb_get_dev_desc_length();   //!< sizeof(usb_dev_desc);
800029fa:	31 29       	mov	r9,18
800029fc:	fe f8 07 08 	ld.w	r8,pc[1800]
80002a00:	b0 09       	st.h	r8[0x0],r9
    pbuffer          = Usb_get_dev_desc_pointer();
80002a02:	fe f9 07 06 	ld.w	r9,pc[1798]
80002a06:	fe f8 07 06 	ld.w	r8,pc[1798]
80002a0a:	91 09       	st.w	r8[0x0],r9
80002a0c:	c1 98       	rjmp	80002a3e <usb_process_request+0xb2>
    break;

#if (USB_HIGH_SPEED_SUPPORT==false)
  case CONFIGURATION_DESCRIPTOR:
    data_to_transfer = Usb_get_conf_desc_length();  //!< sizeof(usb_conf_desc);
80002a0e:	34 39       	mov	r9,67
80002a10:	fe f8 06 f4 	ld.w	r8,pc[1780]
80002a14:	b0 09       	st.h	r8[0x0],r9
    pbuffer          = Usb_get_conf_desc_pointer();
80002a16:	fe f9 06 fa 	ld.w	r9,pc[1786]
80002a1a:	fe f8 06 f2 	ld.w	r8,pc[1778]
80002a1e:	91 09       	st.w	r8[0x0],r9
80002a20:	c0 f8       	rjmp	80002a3e <usb_process_request+0xb2>
    break;

#endif

  default:
    if (!usb_user_get_descriptor(descriptor_type, string_type))
80002a22:	f0 1f 01 bd 	mcall	80003114 <usb_process_request+0x788>
80002a26:	c0 c1       	brne	80002a3e <usb_process_request+0xb2>
    {
      Usb_enable_stall_handshake(EP_CONTROL);
80002a28:	e8 69 00 00 	mov	r9,524288
80002a2c:	fe 68 01 f0 	mov	r8,-130576
80002a30:	91 09       	st.w	r8[0x0],r9
      Usb_ack_setup_received_free();
80002a32:	30 49       	mov	r9,4
80002a34:	fe 68 01 60 	mov	r8,-130720
80002a38:	91 09       	st.w	r8[0x0],r9
80002a3a:	e0 8f 03 5d 	bral	800030f4 <usb_process_request+0x768>
      return;
    }
    break;
  }

  temp.u32 = Usb_read_endpoint_data(EP_CONTROL, 32);      //!< read wIndex and wLength with a 32-bit access
80002a3e:	fe f8 06 ba 	ld.w	r8,pc[1722]
80002a42:	70 08       	ld.w	r8,r8[0x0]
80002a44:	70 08       	ld.w	r8,r8[0x0]
                                                          //!< since this access is aligned with a 32-bit
                                                          //!< boundary from the beginning of the endpoint
  wLength = usb_format_usb_to_mcu_data(16, temp.u16[1]);  //!< ignore wIndex, keep and format wLength
80002a46:	5c c8       	swap.bh	r8
80002a48:	5c 88       	casts.h	r8
  Usb_ack_setup_received_free();                          //!< clear the setup received flag
80002a4a:	30 4a       	mov	r10,4
80002a4c:	fe 69 01 60 	mov	r9,-130720
80002a50:	93 0a       	st.w	r9[0x0],r10

  if (wLength > data_to_transfer)
80002a52:	fe f9 06 b2 	ld.w	r9,pc[1714]
80002a56:	92 09       	ld.sh	r9,r9[0x0]
80002a58:	f2 08 19 00 	cp.h	r8,r9
80002a5c:	e0 88 00 07 	brls	80002a6a <usb_process_request+0xde>
  {
    zlp = !(data_to_transfer % EP_CONTROL_LENGTH);  //!< zero length packet condition
80002a60:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
80002a64:	5f 0e       	sreq	lr
80002a66:	50 0e       	stdsp	sp[0x0],lr
80002a68:	c0 68       	rjmp	80002a74 <usb_process_request+0xe8>
  }
  else
  {
    // No need to test ZLP sending since we send the exact number of bytes as
    // expected by the host.
    data_to_transfer = wLength; //!< send only requested number of data bytes
80002a6a:	fe f9 06 9a 	ld.w	r9,pc[1690]
80002a6e:	b2 08       	st.h	r9[0x0],r8
80002a70:	30 0a       	mov	r10,0
80002a72:	50 0a       	stdsp	sp[0x0],r10
  }

  Usb_ack_nak_out(EP_CONTROL);
80002a74:	30 89       	mov	r9,8
80002a76:	fe 68 01 60 	mov	r8,-130720
80002a7a:	91 09       	st.w	r8[0x0],r9

  while (data_to_transfer && !Is_usb_nak_out(EP_CONTROL))
80002a7c:	fe f8 06 88 	ld.w	r8,pc[1672]
80002a80:	90 09       	ld.sh	r9,r8[0x0]
80002a82:	30 08       	mov	r8,0
80002a84:	f0 09 19 00 	cp.h	r9,r8
80002a88:	c3 a0       	breq	80002afc <usb_process_request+0x170>
80002a8a:	fe 68 01 30 	mov	r8,-130768
80002a8e:	70 08       	ld.w	r8,r8[0x0]
80002a90:	e2 18 00 08 	andl	r8,0x8,COH
80002a94:	c3 41       	brne	80002afc <usb_process_request+0x170>
  {
    while (!Is_usb_control_in_ready() && !Is_usb_nak_out(EP_CONTROL));
80002a96:	fe 67 01 30 	mov	r7,-130768

    if (Is_usb_nak_out(EP_CONTROL))
      break;  // don't clear the flag now, it will be cleared after

    Usb_reset_endpoint_fifo_access(EP_CONTROL);
80002a9a:	fe f4 06 5e 	ld.w	r4,pc[1630]
80002a9e:	30 03       	mov	r3,0
80002aa0:	ea 13 d0 00 	orh	r3,0xd000
        pbuffer = ((const U8*)pbuffer)+1;
        data_to_transfer--;
      }
    }
#endif
    if( 0!= data_to_transfer ) {
80002aa4:	fe f6 06 60 	ld.w	r6,pc[1632]
                                                data_to_transfer, &pbuffer);
    }
    if (Is_usb_nak_out(EP_CONTROL))
      break;

    Usb_ack_control_in_ready_send();  //!< Send data until necessary
80002aa8:	fe 62 01 60 	mov	r2,-130720
80002aac:	30 11       	mov	r1,1
    data_to_transfer = wLength; //!< send only requested number of data bytes
  }

  Usb_ack_nak_out(EP_CONTROL);

  while (data_to_transfer && !Is_usb_nak_out(EP_CONTROL))
80002aae:	30 05       	mov	r5,0
        data_to_transfer--;
      }
    }
#endif
    if( 0!= data_to_transfer ) {
       data_to_transfer = usb_write_ep_txpacket(EP_CONTROL, pbuffer,
80002ab0:	fe f0 06 5c 	ld.w	r0,pc[1628]

  Usb_ack_nak_out(EP_CONTROL);

  while (data_to_transfer && !Is_usb_nak_out(EP_CONTROL))
  {
    while (!Is_usb_control_in_ready() && !Is_usb_nak_out(EP_CONTROL));
80002ab4:	6e 08       	ld.w	r8,r7[0x0]
80002ab6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002aba:	c0 51       	brne	80002ac4 <usb_process_request+0x138>
80002abc:	6e 08       	ld.w	r8,r7[0x0]
80002abe:	e2 18 00 08 	andl	r8,0x8,COH
80002ac2:	cf 90       	breq	80002ab4 <usb_process_request+0x128>

    if (Is_usb_nak_out(EP_CONTROL))
80002ac4:	6e 08       	ld.w	r8,r7[0x0]
80002ac6:	e2 18 00 08 	andl	r8,0x8,COH
80002aca:	c1 91       	brne	80002afc <usb_process_request+0x170>
      break;  // don't clear the flag now, it will be cleared after

    Usb_reset_endpoint_fifo_access(EP_CONTROL);
80002acc:	89 03       	st.w	r4[0x0],r3
        pbuffer = ((const U8*)pbuffer)+1;
        data_to_transfer--;
      }
    }
#endif
    if( 0!= data_to_transfer ) {
80002ace:	8c 0a       	ld.sh	r10,r6[0x0]
80002ad0:	58 0a       	cp.w	r10,0
80002ad2:	c0 80       	breq	80002ae2 <usb_process_request+0x156>
       data_to_transfer = usb_write_ep_txpacket(EP_CONTROL, pbuffer,
80002ad4:	00 99       	mov	r9,r0
80002ad6:	5c 7a       	castu.h	r10
80002ad8:	60 0b       	ld.w	r11,r0[0x0]
80002ada:	30 0c       	mov	r12,0
80002adc:	f0 1f 01 8f 	mcall	80003118 <usb_process_request+0x78c>
80002ae0:	ac 0c       	st.h	r6[0x0],r12
                                                data_to_transfer, &pbuffer);
    }
    if (Is_usb_nak_out(EP_CONTROL))
80002ae2:	6e 08       	ld.w	r8,r7[0x0]
80002ae4:	e2 18 00 08 	andl	r8,0x8,COH
80002ae8:	c0 a1       	brne	80002afc <usb_process_request+0x170>
      break;

    Usb_ack_control_in_ready_send();  //!< Send data until necessary
80002aea:	85 01       	st.w	r2[0x0],r1
    data_to_transfer = wLength; //!< send only requested number of data bytes
  }

  Usb_ack_nak_out(EP_CONTROL);

  while (data_to_transfer && !Is_usb_nak_out(EP_CONTROL))
80002aec:	8c 08       	ld.sh	r8,r6[0x0]
80002aee:	ea 08 19 00 	cp.h	r8,r5
80002af2:	c0 50       	breq	80002afc <usb_process_request+0x170>
80002af4:	6e 08       	ld.w	r8,r7[0x0]
80002af6:	e2 18 00 08 	andl	r8,0x8,COH
80002afa:	cd d0       	breq	80002ab4 <usb_process_request+0x128>
      break;

    Usb_ack_control_in_ready_send();  //!< Send data until necessary
  }

  if (zlp && !Is_usb_nak_out(EP_CONTROL))
80002afc:	40 08       	lddsp	r8,sp[0x0]
80002afe:	58 08       	cp.w	r8,0
80002b00:	c1 10       	breq	80002b22 <usb_process_request+0x196>
80002b02:	fe 68 01 30 	mov	r8,-130768
80002b06:	70 08       	ld.w	r8,r8[0x0]
80002b08:	e2 18 00 08 	andl	r8,0x8,COH
80002b0c:	c0 b1       	brne	80002b22 <usb_process_request+0x196>
  {
    while (!Is_usb_control_in_ready());
80002b0e:	fe 69 01 30 	mov	r9,-130768
80002b12:	72 08       	ld.w	r8,r9[0x0]
80002b14:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002b18:	cf d0       	breq	80002b12 <usb_process_request+0x186>
    Usb_ack_control_in_ready_send();
80002b1a:	30 19       	mov	r9,1
80002b1c:	fe 68 01 60 	mov	r8,-130720
80002b20:	91 09       	st.w	r8[0x0],r9
  }

  while (!Is_usb_nak_out(EP_CONTROL));
80002b22:	fe 69 01 30 	mov	r9,-130768
80002b26:	72 08       	ld.w	r8,r9[0x0]
80002b28:	e2 18 00 08 	andl	r8,0x8,COH
80002b2c:	cf d0       	breq	80002b26 <usb_process_request+0x19a>
  Usb_ack_nak_out(EP_CONTROL);
80002b2e:	30 89       	mov	r9,8
80002b30:	fe 68 01 60 	mov	r8,-130720
80002b34:	91 09       	st.w	r8[0x0],r9
  while (!Is_usb_control_out_received());
80002b36:	fe 69 01 30 	mov	r9,-130768
80002b3a:	72 08       	ld.w	r8,r9[0x0]
80002b3c:	e2 18 00 02 	andl	r8,0x2,COH
80002b40:	cf d0       	breq	80002b3a <usb_process_request+0x1ae>
  Usb_ack_control_out_received_free();
80002b42:	30 29       	mov	r9,2
80002b44:	fe 68 01 60 	mov	r8,-130720
80002b48:	91 09       	st.w	r8[0x0],r9
80002b4a:	e0 8f 02 d5 	bral	800030f4 <usb_process_request+0x768>
    if (bmRequestType == 0x80) usb_get_descriptor();
    else goto unsupported_request;
    break;

  case GET_CONFIGURATION:
    if (bmRequestType == 0x80) usb_get_configuration();
80002b4e:	38 08       	mov	r8,-128
80002b50:	f0 0c 18 00 	cp.b	r12,r8
80002b54:	e0 81 02 c4 	brne	800030dc <usb_process_request+0x750>
//! This function manages the GET CONFIGURATION request. The current
//! configuration number is returned.
//!
void usb_get_configuration(void)
{
  Usb_ack_setup_received_free();
80002b58:	fe 68 01 60 	mov	r8,-130720
80002b5c:	30 49       	mov	r9,4
80002b5e:	91 09       	st.w	r8[0x0],r9

  Usb_reset_endpoint_fifo_access(EP_CONTROL);
80002b60:	fe f9 05 98 	ld.w	r9,pc[1432]
80002b64:	30 0a       	mov	r10,0
80002b66:	ea 1a d0 00 	orh	r10,0xd000
80002b6a:	93 0a       	st.w	r9[0x0],r10
  Usb_write_endpoint_data(EP_CONTROL, 8, usb_configuration_nb);
80002b6c:	fe fb 05 b0 	ld.w	r11,pc[1456]
80002b70:	17 8b       	ld.ub	r11,r11[0x0]
80002b72:	b4 8b       	st.b	r10[0x0],r11
80002b74:	30 1a       	mov	r10,1
80002b76:	ea 1a d0 00 	orh	r10,0xd000
80002b7a:	93 0a       	st.w	r9[0x0],r10
  Usb_ack_control_in_ready_send();
80002b7c:	30 19       	mov	r9,1
80002b7e:	91 09       	st.w	r8[0x0],r9

  while (!Is_usb_control_out_received());
80002b80:	fe 69 01 30 	mov	r9,-130768
80002b84:	72 08       	ld.w	r8,r9[0x0]
80002b86:	e2 18 00 02 	andl	r8,0x2,COH
80002b8a:	cf d0       	breq	80002b84 <usb_process_request+0x1f8>
  Usb_ack_control_out_received_free();
80002b8c:	30 29       	mov	r9,2
80002b8e:	fe 68 01 60 	mov	r8,-130720
80002b92:	91 09       	st.w	r8[0x0],r9
    break;

  case GET_CONFIGURATION:
    if (bmRequestType == 0x80) usb_get_configuration();
    else goto unsupported_request;
    break;
80002b94:	e0 8f 02 b0 	bral	800030f4 <usb_process_request+0x768>

  case SET_ADDRESS:
    if (bmRequestType == 0x00) usb_set_address();
80002b98:	58 0c       	cp.w	r12,0
80002b9a:	e0 81 02 a1 	brne	800030dc <usb_process_request+0x750>
//! This function manages the SET ADDRESS request. When complete, the device
//! will filter the requests using the new address.
//!
void usb_set_address(void)
{
  U8 addr = Usb_read_endpoint_data(EP_CONTROL, 8);
80002b9e:	30 28       	mov	r8,2
80002ba0:	ea 18 d0 00 	orh	r8,0xd000
80002ba4:	11 8a       	ld.ub	r10,r8[0x0]
80002ba6:	30 39       	mov	r9,3
80002ba8:	ea 19 d0 00 	orh	r9,0xd000
80002bac:	fe f8 05 4c 	ld.w	r8,pc[1356]
80002bb0:	91 09       	st.w	r8[0x0],r9
  Usb_configure_address(addr);
80002bb2:	fe 68 00 00 	mov	r8,-131072
80002bb6:	70 09       	ld.w	r9,r8[0x0]
80002bb8:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
80002bbc:	e0 19 ff 80 	andl	r9,0xff80
80002bc0:	f5 e9 10 09 	or	r9,r10,r9
80002bc4:	91 09       	st.w	r8[0x0],r9

  Usb_ack_setup_received_free();
80002bc6:	fe 68 01 60 	mov	r8,-130720
80002bca:	30 49       	mov	r9,4
80002bcc:	91 09       	st.w	r8[0x0],r9

  Usb_ack_control_in_ready_send();    //!< send a ZLP for STATUS phase
80002bce:	30 19       	mov	r9,1
80002bd0:	91 09       	st.w	r8[0x0],r9
  while (!Is_usb_control_in_ready()); //!< waits for status phase done
80002bd2:	fe 69 01 30 	mov	r9,-130768
80002bd6:	72 08       	ld.w	r8,r9[0x0]
80002bd8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002bdc:	cf d0       	breq	80002bd6 <usb_process_request+0x24a>
                                      //!< before using the new address
  Usb_enable_address();
80002bde:	fe 68 00 00 	mov	r8,-131072
80002be2:	70 09       	ld.w	r9,r8[0x0]
80002be4:	a7 b9       	sbr	r9,0x7
80002be6:	91 09       	st.w	r8[0x0],r9
    break;

  case SET_ADDRESS:
    if (bmRequestType == 0x00) usb_set_address();
    else goto unsupported_request;
    break;
80002be8:	e0 8f 02 86 	bral	800030f4 <usb_process_request+0x768>

  case SET_CONFIGURATION:
    if (bmRequestType == 0x00) usb_set_configuration();
80002bec:	58 0c       	cp.w	r12,0
80002bee:	e0 81 02 77 	brne	800030dc <usb_process_request+0x750>
//! function that will configure the endpoints following the configuration
//! number.
//!
void usb_set_configuration(void)
{
  U8 configuration_number = Usb_read_endpoint_data(EP_CONTROL, 8);
80002bf2:	30 28       	mov	r8,2
80002bf4:	ea 18 d0 00 	orh	r8,0xd000
80002bf8:	11 88       	ld.ub	r8,r8[0x0]
80002bfa:	30 3a       	mov	r10,3
80002bfc:	ea 1a d0 00 	orh	r10,0xd000
80002c00:	fe f9 04 f8 	ld.w	r9,pc[1272]
80002c04:	93 0a       	st.w	r9[0x0],r10
  U8 u8_i;

  if (configuration_number <= NB_CONFIGURATION)
80002c06:	30 19       	mov	r9,1
80002c08:	f2 08 18 00 	cp.b	r8,r9
80002c0c:	e0 8b 00 18 	brhi	80002c3c <usb_process_request+0x2b0>
  {
    Usb_ack_setup_received_free();
80002c10:	fe 67 01 60 	mov	r7,-130720
80002c14:	30 46       	mov	r6,4
80002c16:	8f 06       	st.w	r7[0x0],r6
    usb_configuration_nb = configuration_number;
80002c18:	fe f9 05 04 	ld.w	r9,pc[1284]
80002c1c:	b2 88       	st.b	r9[0x0],r8
    for( u8_i=0; u8_i<NB_INTERFACE; u8_i++) usb_interface_status[u8_i]=0;
80002c1e:	fe f8 05 02 	ld.w	r8,pc[1282]
80002c22:	30 0a       	mov	r10,0
80002c24:	b0 8a       	st.b	r8[0x0],r10
80002c26:	b0 9a       	st.b	r8[0x1],r10

    usb_user_endpoint_init(usb_configuration_nb); //!< endpoint configuration
80002c28:	13 8c       	ld.ub	r12,r9[0x0]
80002c2a:	f0 1f 01 3f 	mcall	80003124 <usb_process_request+0x798>
    Usb_set_configuration_action();
80002c2e:	fe 68 00 00 	mov	r8,-131072
80002c32:	91 66       	st.w	r8[0x18],r6

    Usb_ack_control_in_ready_send();              //!< send a ZLP for STATUS phase
80002c34:	30 18       	mov	r8,1
80002c36:	8f 08       	st.w	r7[0x0],r8
80002c38:	e0 8f 02 5e 	bral	800030f4 <usb_process_request+0x768>
  }
  else
  {
    //!< keep that order (set StallRq/clear RxSetup) or a
    //!< OUT request following the SETUP may be acknowledged
    Usb_enable_stall_handshake(EP_CONTROL);
80002c3c:	e8 69 00 00 	mov	r9,524288
80002c40:	fe 68 01 f0 	mov	r8,-130576
80002c44:	91 09       	st.w	r8[0x0],r9
    Usb_ack_setup_received_free();
80002c46:	30 49       	mov	r9,4
80002c48:	fe 68 01 60 	mov	r8,-130720
80002c4c:	91 09       	st.w	r8[0x0],r9
80002c4e:	e0 8f 02 53 	bral	800030f4 <usb_process_request+0x768>
    if (bmRequestType == 0x00) usb_set_configuration();
    else goto unsupported_request;
    break;

  case CLEAR_FEATURE:
    if (bmRequestType <= 0x02) usb_clear_feature();
80002c52:	30 28       	mov	r8,2
80002c54:	f0 0c 18 00 	cp.b	r12,r8
80002c58:	e0 8b 02 42 	brhi	800030dc <usb_process_request+0x750>
void usb_clear_feature(void)
{
   U8 wValue;
   U8 wIndex;

   switch (bmRequestType)
80002c5c:	c4 81       	brne	80002cec <usb_process_request+0x360>

      case USB_SETUP_SET_STAND_INTERFACE:
      break;

      case USB_SETUP_SET_STAND_ENDPOINT:
      wValue = Usb_read_endpoint_data(EP_CONTROL, 8);
80002c5e:	30 28       	mov	r8,2
80002c60:	ea 18 d0 00 	orh	r8,0xd000
80002c64:	11 88       	ld.ub	r8,r8[0x0]
80002c66:	30 3a       	mov	r10,3
80002c68:	ea 1a d0 00 	orh	r10,0xd000
80002c6c:	fe f9 04 8c 	ld.w	r9,pc[1164]
80002c70:	93 0a       	st.w	r9[0x0],r10
      if (wValue != FEATURE_ENDPOINT_HALT)
80002c72:	58 08       	cp.w	r8,0
80002c74:	c3 c1       	brne	80002cec <usb_process_request+0x360>
         break;
      Usb_read_endpoint_data(EP_CONTROL, 8);  //!< dummy read (MSB of wValue)
80002c76:	15 88       	ld.ub	r8,r10[0x0]
      wIndex = Usb_read_endpoint_data(EP_CONTROL, 8);
80002c78:	30 48       	mov	r8,4
80002c7a:	ea 18 d0 00 	orh	r8,0xd000
80002c7e:	11 88       	ld.ub	r8,r8[0x0]
80002c80:	30 5a       	mov	r10,5
80002c82:	ea 1a d0 00 	orh	r10,0xd000
80002c86:	93 0a       	st.w	r9[0x0],r10
      wIndex = Get_desc_ep_nbr(wIndex);
80002c88:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4

      if (!Is_usb_endpoint_enabled(wIndex))
80002c8c:	fe 69 00 00 	mov	r9,-131072
80002c90:	72 79       	ld.w	r9,r9[0x1c]
80002c92:	10 9b       	mov	r11,r8
80002c94:	30 1a       	mov	r10,1
80002c96:	f4 08 09 4a 	lsl	r10,r10,r8
80002c9a:	f5 e9 00 09 	and	r9,r10,r9
80002c9e:	c2 70       	breq	80002cec <usb_process_request+0x360>
         break;
      if (wIndex != EP_CONTROL)
80002ca0:	58 08       	cp.w	r8,0
80002ca2:	c1 d0       	breq	80002cdc <usb_process_request+0x350>
      {
        Usb_disable_stall_handshake(wIndex);
80002ca4:	a3 68       	lsl	r8,0x2
80002ca6:	fe 6e 02 20 	mov	lr,-130528
80002caa:	f0 0e 00 09 	add	r9,r8,lr
80002cae:	e8 6a 00 00 	mov	r10,524288
80002cb2:	93 0a       	st.w	r9[0x0],r10
        Usb_reset_endpoint(wIndex);
80002cb4:	fe 69 00 00 	mov	r9,-131072
80002cb8:	72 7a       	ld.w	r10,r9[0x1c]
80002cba:	e0 7c 00 00 	mov	r12,65536
80002cbe:	f8 0b 09 4b 	lsl	r11,r12,r11
80002cc2:	f7 ea 10 0a 	or	r10,r11,r10
80002cc6:	93 7a       	st.w	r9[0x1c],r10
80002cc8:	72 7a       	ld.w	r10,r9[0x1c]
80002cca:	5c db       	com	r11
80002ccc:	f7 ea 00 0a 	and	r10,r11,r10
80002cd0:	93 7a       	st.w	r9[0x1c],r10
        Usb_reset_data_toggle(wIndex);
80002cd2:	e0 38 fe 10 	sub	r8,130576
80002cd6:	e4 69 00 00 	mov	r9,262144
80002cda:	91 09       	st.w	r8[0x0],r9
      }
      Usb_ack_setup_received_free();
80002cdc:	fe 68 01 60 	mov	r8,-130720
80002ce0:	30 49       	mov	r9,4
80002ce2:	91 09       	st.w	r8[0x0],r9
      Usb_ack_control_in_ready_send();
80002ce4:	30 19       	mov	r9,1
80002ce6:	91 09       	st.w	r8[0x0],r9
80002ce8:	e0 8f 02 06 	bral	800030f4 <usb_process_request+0x768>
      return;

      default:
      break;
   }
   Usb_enable_stall_handshake(EP_CONTROL);
80002cec:	e8 69 00 00 	mov	r9,524288
80002cf0:	fe 68 01 f0 	mov	r8,-130576
80002cf4:	91 09       	st.w	r8[0x0],r9
   Usb_ack_setup_received_free();
80002cf6:	30 49       	mov	r9,4
80002cf8:	fe 68 01 60 	mov	r8,-130720
80002cfc:	91 09       	st.w	r8[0x0],r9
80002cfe:	e0 8f 01 fb 	bral	800030f4 <usb_process_request+0x768>
    if (bmRequestType <= 0x02) usb_clear_feature();
    else goto unsupported_request;
    break;

  case SET_FEATURE:
    if (bmRequestType <= 0x02) usb_set_feature();
80002d02:	30 28       	mov	r8,2
80002d04:	f0 0c 18 00 	cp.b	r12,r8
80002d08:	e0 8b 01 ea 	brhi	800030dc <usb_process_request+0x750>
//! This function manages the SET FEATURE request. The USB test modes are
//! supported by this function.
//!
void usb_set_feature(void)
{
  U16 wValue  = usb_format_usb_to_mcu_data(16, Usb_read_endpoint_data(EP_CONTROL, 16));
80002d0c:	30 28       	mov	r8,2
80002d0e:	ea 18 d0 00 	orh	r8,0xd000
80002d12:	90 0a       	ld.sh	r10,r8[0x0]
80002d14:	fe f8 03 e4 	ld.w	r8,pc[996]
80002d18:	30 49       	mov	r9,4
80002d1a:	ea 19 d0 00 	orh	r9,0xd000
80002d1e:	91 09       	st.w	r8[0x0],r9
80002d20:	5c ca       	swap.bh	r10
80002d22:	f9 da b0 10 	bfexts	r12,r10,0x0,0x10
  U16 wIndex  = usb_format_usb_to_mcu_data(16, Usb_read_endpoint_data(EP_CONTROL, 16));
80002d26:	92 0a       	ld.sh	r10,r9[0x0]
80002d28:	30 69       	mov	r9,6
80002d2a:	ea 19 d0 00 	orh	r9,0xd000
80002d2e:	91 09       	st.w	r8[0x0],r9
80002d30:	5c ca       	swap.bh	r10
80002d32:	5c 8a       	casts.h	r10
  U16 wLength = usb_format_usb_to_mcu_data(16, Usb_read_endpoint_data(EP_CONTROL, 16));
80002d34:	92 09       	ld.sh	r9,r9[0x0]
80002d36:	30 8b       	mov	r11,8
80002d38:	ea 1b d0 00 	orh	r11,0xd000
80002d3c:	91 0b       	st.w	r8[0x0],r11
80002d3e:	12 98       	mov	r8,r9
80002d40:	5c c8       	swap.bh	r8
80002d42:	5c 88       	casts.h	r8

  if (wLength)
80002d44:	c3 11       	brne	80002da6 <usb_process_request+0x41a>
    goto unsupported_request;

   if (bmRequestType==USB_SETUP_SET_STAND_DEVICE) {
80002d46:	fe f8 03 b6 	ld.w	r8,pc[950]
80002d4a:	11 88       	ld.ub	r8,r8[0x0]
80002d4c:	58 08       	cp.w	r8,0
80002d4e:	c2 c0       	breq	80002da6 <usb_process_request+0x41a>
      }
#endif
      goto unsupported_request;
   }

  switch (wValue)
80002d50:	30 09       	mov	r9,0
80002d52:	f2 0c 19 00 	cp.h	r12,r9
80002d56:	c2 81       	brne	80002da6 <usb_process_request+0x41a>
  {
  case FEATURE_ENDPOINT_HALT:
    wIndex = Get_desc_ep_nbr(wIndex);  // clear direction flag
80002d58:	f5 da c0 04 	bfextu	r10,r10,0x0,0x4
    if (bmRequestType != ENDPOINT_TYPE ||
80002d5c:	30 29       	mov	r9,2
80002d5e:	f2 08 18 00 	cp.b	r8,r9
80002d62:	5f 1b       	srne	r11
80002d64:	30 08       	mov	r8,0
80002d66:	f0 0a 19 00 	cp.h	r10,r8
80002d6a:	5f 09       	sreq	r9
80002d6c:	f7 e9 10 09 	or	r9,r11,r9
80002d70:	f0 09 18 00 	cp.b	r9,r8
80002d74:	c1 91       	brne	80002da6 <usb_process_request+0x41a>
        wIndex == EP_CONTROL ||
        !Is_usb_endpoint_enabled(wIndex))
80002d76:	fe 68 00 00 	mov	r8,-131072
80002d7a:	70 78       	ld.w	r8,r8[0x1c]

  switch (wValue)
  {
  case FEATURE_ENDPOINT_HALT:
    wIndex = Get_desc_ep_nbr(wIndex);  // clear direction flag
    if (bmRequestType != ENDPOINT_TYPE ||
80002d7c:	30 19       	mov	r9,1
80002d7e:	f2 0a 09 49 	lsl	r9,r9,r10
80002d82:	f3 e8 00 08 	and	r8,r9,r8
80002d86:	c1 00       	breq	80002da6 <usb_process_request+0x41a>
        wIndex == EP_CONTROL ||
        !Is_usb_endpoint_enabled(wIndex))
      goto unsupported_request;

    Usb_enable_stall_handshake(wIndex);
80002d88:	f4 08 15 02 	lsl	r8,r10,0x2
80002d8c:	e0 38 fe 10 	sub	r8,130576
80002d90:	e8 69 00 00 	mov	r9,524288
80002d94:	91 09       	st.w	r8[0x0],r9
    Usb_ack_setup_received_free();
80002d96:	fe 68 01 60 	mov	r8,-130720
80002d9a:	30 49       	mov	r9,4
80002d9c:	91 09       	st.w	r8[0x0],r9
    Usb_ack_control_in_ready_send();
80002d9e:	30 19       	mov	r9,1
80002da0:	91 09       	st.w	r8[0x0],r9
80002da2:	e0 8f 01 a9 	bral	800030f4 <usb_process_request+0x768>
  }

  return;

unsupported_request:
  Usb_enable_stall_handshake(EP_CONTROL);
80002da6:	e8 69 00 00 	mov	r9,524288
80002daa:	fe 68 01 f0 	mov	r8,-130576
80002dae:	91 09       	st.w	r8[0x0],r9
  Usb_ack_setup_received_free();
80002db0:	30 49       	mov	r9,4
80002db2:	fe 68 01 60 	mov	r8,-130720
80002db6:	91 09       	st.w	r8[0x0],r9
80002db8:	e0 8f 01 9e 	bral	800030f4 <usb_process_request+0x768>
    if (bmRequestType <= 0x02) usb_set_feature();
    else goto unsupported_request;
    break;

  case GET_STATUS:
    if (0x7F < bmRequestType && bmRequestType <= 0x82) usb_get_status();
80002dbc:	f8 c9 00 80 	sub	r9,r12,128
80002dc0:	30 28       	mov	r8,2
80002dc2:	f0 09 18 00 	cp.b	r9,r8
80002dc6:	e0 8b 01 8b 	brhi	800030dc <usb_process_request+0x750>
//!
void usb_get_status(void)
{
  U8 wIndex;

  switch (bmRequestType)
80002dca:	38 18       	mov	r8,-127
80002dcc:	f0 0c 18 00 	cp.b	r12,r8
80002dd0:	c1 90       	breq	80002e02 <usb_process_request+0x476>
80002dd2:	38 28       	mov	r8,-126
80002dd4:	f0 0c 18 00 	cp.b	r12,r8
80002dd8:	c2 50       	breq	80002e22 <usb_process_request+0x496>
80002dda:	38 08       	mov	r8,-128
80002ddc:	f0 0c 18 00 	cp.b	r12,r8
80002de0:	c4 21       	brne	80002e64 <usb_process_request+0x4d8>
  {
  case REQUEST_DEVICE_STATUS:
    Usb_ack_setup_received_free();
80002de2:	30 49       	mov	r9,4
80002de4:	fe 68 01 60 	mov	r8,-130720
80002de8:	91 09       	st.w	r8[0x0],r9
    Usb_reset_endpoint_fifo_access(EP_CONTROL);
    Usb_write_endpoint_data(EP_CONTROL, 8, device_status);
80002dea:	30 19       	mov	r9,1
80002dec:	30 08       	mov	r8,0
80002dee:	ea 18 d0 00 	orh	r8,0xd000
80002df2:	b0 89       	st.b	r8[0x0],r9
80002df4:	30 19       	mov	r9,1
80002df6:	ea 19 d0 00 	orh	r9,0xd000
80002dfa:	fe f8 02 fe 	ld.w	r8,pc[766]
80002dfe:	91 09       	st.w	r8[0x0],r9
80002e00:	c3 c8       	rjmp	80002e78 <usb_process_request+0x4ec>
    break;

  case REQUEST_INTERFACE_STATUS:
    Usb_ack_setup_received_free();
80002e02:	30 49       	mov	r9,4
80002e04:	fe 68 01 60 	mov	r8,-130720
80002e08:	91 09       	st.w	r8[0x0],r9
    Usb_reset_endpoint_fifo_access(EP_CONTROL);
    Usb_write_endpoint_data(EP_CONTROL, 8, INTERFACE_STATUS);
80002e0a:	30 09       	mov	r9,0
80002e0c:	30 08       	mov	r8,0
80002e0e:	ea 18 d0 00 	orh	r8,0xd000
80002e12:	b0 89       	st.b	r8[0x0],r9
80002e14:	30 19       	mov	r9,1
80002e16:	ea 19 d0 00 	orh	r9,0xd000
80002e1a:	fe f8 02 de 	ld.w	r8,pc[734]
80002e1e:	91 09       	st.w	r8[0x0],r9
80002e20:	c2 c8       	rjmp	80002e78 <usb_process_request+0x4ec>
    break;

  case REQUEST_ENDPOINT_STATUS:
    Usb_read_endpoint_data(EP_CONTROL, 16); //!< dummy read (wValue)
80002e22:	30 28       	mov	r8,2
80002e24:	ea 18 d0 00 	orh	r8,0xd000
80002e28:	90 08       	ld.sh	r8,r8[0x0]
80002e2a:	fe f8 02 ce 	ld.w	r8,pc[718]
80002e2e:	30 49       	mov	r9,4
80002e30:	ea 19 d0 00 	orh	r9,0xd000
80002e34:	91 09       	st.w	r8[0x0],r9
    wIndex = Usb_read_endpoint_data(EP_CONTROL, 8);
80002e36:	13 8a       	ld.ub	r10,r9[0x0]
    wIndex = Get_desc_ep_nbr(wIndex);
    Usb_ack_setup_received_free();
80002e38:	30 4b       	mov	r11,4
80002e3a:	fe 69 01 60 	mov	r9,-130720
80002e3e:	93 0b       	st.w	r9[0x0],r11
    Usb_reset_endpoint_fifo_access(EP_CONTROL);
80002e40:	30 09       	mov	r9,0
80002e42:	ea 19 d0 00 	orh	r9,0xd000
80002e46:	91 09       	st.w	r8[0x0],r9
    Usb_write_endpoint_data(EP_CONTROL, 8, Is_usb_endpoint_stall_requested(wIndex) );
80002e48:	f5 da c0 04 	bfextu	r10,r10,0x0,0x4
80002e4c:	a3 6a       	lsl	r10,0x2
80002e4e:	e0 3a fe 40 	sub	r10,130624
80002e52:	74 0a       	ld.w	r10,r10[0x0]
80002e54:	f5 da c2 61 	bfextu	r10,r10,0x13,0x1
80002e58:	b2 8a       	st.b	r9[0x0],r10
80002e5a:	30 19       	mov	r9,1
80002e5c:	ea 19 d0 00 	orh	r9,0xd000
80002e60:	91 09       	st.w	r8[0x0],r9
80002e62:	c0 b8       	rjmp	80002e78 <usb_process_request+0x4ec>
    break;

  default:
    Usb_enable_stall_handshake(EP_CONTROL);
80002e64:	e8 69 00 00 	mov	r9,524288
80002e68:	fe 68 01 f0 	mov	r8,-130576
80002e6c:	91 09       	st.w	r8[0x0],r9
    Usb_ack_setup_received_free();
80002e6e:	30 49       	mov	r9,4
80002e70:	fe 68 01 60 	mov	r8,-130720
80002e74:	91 09       	st.w	r8[0x0],r9
80002e76:	c3 f9       	rjmp	800030f4 <usb_process_request+0x768>
    return;
  }

  Usb_write_endpoint_data(EP_CONTROL, 8, 0x00);
80002e78:	fe f9 02 80 	ld.w	r9,pc[640]
80002e7c:	72 08       	ld.w	r8,r9[0x0]
80002e7e:	30 0a       	mov	r10,0
80002e80:	10 ca       	st.b	r8++,r10
80002e82:	93 08       	st.w	r9[0x0],r8
  Usb_ack_control_in_ready_send();
80002e84:	30 19       	mov	r9,1
80002e86:	fe 68 01 60 	mov	r8,-130720
80002e8a:	91 09       	st.w	r8[0x0],r9

  while (!Is_usb_control_out_received());
80002e8c:	fe 69 01 30 	mov	r9,-130768
80002e90:	72 08       	ld.w	r8,r9[0x0]
80002e92:	e2 18 00 02 	andl	r8,0x2,COH
80002e96:	cf d0       	breq	80002e90 <usb_process_request+0x504>
  Usb_ack_control_out_received_free();
80002e98:	30 29       	mov	r9,2
80002e9a:	fe 68 01 60 	mov	r8,-130720
80002e9e:	91 09       	st.w	r8[0x0],r9
80002ea0:	c2 a9       	rjmp	800030f4 <usb_process_request+0x768>
    if (0x7F < bmRequestType && bmRequestType <= 0x82) usb_get_status();
    else goto unsupported_request;
    break;

  case GET_INTERFACE:
    if (bmRequestType == 0x81)
80002ea2:	38 18       	mov	r8,-127
80002ea4:	f0 0c 18 00 	cp.b	r12,r8
80002ea8:	e0 81 01 1a 	brne	800030dc <usb_process_request+0x750>
{
   U16   wInterface;
   U16   wValue;

   // Read wValue
   wValue = usb_format_usb_to_mcu_data(16, Usb_read_endpoint_data(EP_CONTROL, 16));
80002eac:	30 28       	mov	r8,2
80002eae:	ea 18 d0 00 	orh	r8,0xd000
80002eb2:	90 0a       	ld.sh	r10,r8[0x0]
80002eb4:	fe f9 02 44 	ld.w	r9,pc[580]
80002eb8:	30 48       	mov	r8,4
80002eba:	ea 18 d0 00 	orh	r8,0xd000
80002ebe:	93 08       	st.w	r9[0x0],r8
80002ec0:	5c ca       	swap.bh	r10
80002ec2:	5c 8a       	casts.h	r10
   // wValue = Alternate Setting
   // wIndex = Interface
   wInterface=usb_format_usb_to_mcu_data(16, Usb_read_endpoint_data(EP_CONTROL, 16));
80002ec4:	90 08       	ld.sh	r8,r8[0x0]
80002ec6:	30 6b       	mov	r11,6
80002ec8:	ea 1b d0 00 	orh	r11,0xd000
80002ecc:	93 0b       	st.w	r9[0x0],r11
80002ece:	5c c8       	swap.bh	r8
80002ed0:	5c 88       	casts.h	r8
   if(0!=wValue)
80002ed2:	58 0a       	cp.w	r10,0
80002ed4:	c2 11       	brne	80002f16 <usb_process_request+0x58a>
      return false;
   Usb_ack_setup_received_free();
80002ed6:	fe 69 01 60 	mov	r9,-130720
80002eda:	30 4a       	mov	r10,4
80002edc:	93 0a       	st.w	r9[0x0],r10

   Usb_reset_endpoint_fifo_access(EP_CONTROL);
   Usb_write_endpoint_data(EP_CONTROL, 8, usb_interface_status[wInterface] );
80002ede:	5c 78       	castu.h	r8
80002ee0:	fe fa 02 40 	ld.w	r10,pc[576]
80002ee4:	f4 08 07 0a 	ld.ub	r10,r10[r8]
80002ee8:	30 08       	mov	r8,0
80002eea:	ea 18 d0 00 	orh	r8,0xd000
80002eee:	b0 8a       	st.b	r8[0x0],r10
80002ef0:	30 1a       	mov	r10,1
80002ef2:	ea 1a d0 00 	orh	r10,0xd000
80002ef6:	fe f8 02 02 	ld.w	r8,pc[514]
80002efa:	91 0a       	st.w	r8[0x0],r10
   Usb_ack_control_in_ready_send();
80002efc:	30 18       	mov	r8,1
80002efe:	93 08       	st.w	r9[0x0],r8

   while( !Is_usb_control_out_received() );
80002f00:	fe 69 01 30 	mov	r9,-130768
80002f04:	72 08       	ld.w	r8,r9[0x0]
80002f06:	e2 18 00 02 	andl	r8,0x2,COH
80002f0a:	cf d0       	breq	80002f04 <usb_process_request+0x578>
   Usb_ack_control_out_received_free();
80002f0c:	30 29       	mov	r9,2
80002f0e:	fe 68 01 60 	mov	r8,-130720
80002f12:	91 09       	st.w	r8[0x0],r9
80002f14:	cf 08       	rjmp	800030f4 <usb_process_request+0x768>
  case GET_INTERFACE:
    if (bmRequestType == 0x81)
    {
      if(!usb_get_interface())
      {
        Usb_enable_stall_handshake(EP_CONTROL);
80002f16:	e8 69 00 00 	mov	r9,524288
80002f1a:	fe 68 01 f0 	mov	r8,-130576
80002f1e:	91 09       	st.w	r8[0x0],r9
        Usb_ack_setup_received_free();
80002f20:	30 49       	mov	r9,4
80002f22:	fe 68 01 60 	mov	r8,-130720
80002f26:	91 09       	st.w	r8[0x0],r9
80002f28:	ce 68       	rjmp	800030f4 <usb_process_request+0x768>
    }
    else goto unsupported_request;
    break;

  case SET_INTERFACE:
    if (bmRequestType == 0x01) usb_set_interface();
80002f2a:	30 18       	mov	r8,1
80002f2c:	f0 0c 18 00 	cp.b	r12,r8
80002f30:	e0 81 00 d6 	brne	800030dc <usb_process_request+0x750>
{
   U8 u8_i;

   // wValue = Alternate Setting
   // wIndex = Interface
   U16 wValue  = usb_format_usb_to_mcu_data(16, Usb_read_endpoint_data(EP_CONTROL, 16));
80002f34:	30 28       	mov	r8,2
80002f36:	ea 18 d0 00 	orh	r8,0xd000
80002f3a:	90 0a       	ld.sh	r10,r8[0x0]
80002f3c:	4e f9       	lddpc	r9,800030f8 <usb_process_request+0x76c>
80002f3e:	30 48       	mov	r8,4
80002f40:	ea 18 d0 00 	orh	r8,0xd000
80002f44:	93 08       	st.w	r9[0x0],r8
80002f46:	5c ca       	swap.bh	r10
80002f48:	f9 da b0 10 	bfexts	r12,r10,0x0,0x10
   U16 wIndex  = usb_format_usb_to_mcu_data(16, Usb_read_endpoint_data(EP_CONTROL, 16));
80002f4c:	90 08       	ld.sh	r8,r8[0x0]
80002f4e:	30 6a       	mov	r10,6
80002f50:	ea 1a d0 00 	orh	r10,0xd000
80002f54:	93 0a       	st.w	r9[0x0],r10
80002f56:	5c c8       	swap.bh	r8
80002f58:	eb d8 b0 10 	bfexts	r5,r8,0x0,0x10
   Usb_ack_setup_received_free();
80002f5c:	30 49       	mov	r9,4
80002f5e:	fe 68 01 60 	mov	r8,-130720
80002f62:	91 09       	st.w	r8[0x0],r9
   }else{
      data_to_transfer = Usb_get_conf_desc_hs_length();  //!< sizeof(usb_conf_desc_hs);
      pbuffer          = Usb_get_conf_desc_hs_pointer();
   }
#else
   data_to_transfer = Usb_get_conf_desc_length();  //!< sizeof(usb_conf_desc);
80002f64:	34 39       	mov	r9,67
80002f66:	4e 88       	lddpc	r8,80003104 <usb_process_request+0x778>
80002f68:	b0 09       	st.h	r8[0x0],r9
   pbuffer          = Usb_get_conf_desc_pointer();
80002f6a:	4e a9       	lddpc	r9,80003110 <usb_process_request+0x784>
80002f6c:	4e 88       	lddpc	r8,8000310c <usb_process_request+0x780>
80002f6e:	91 09       	st.w	r8[0x0],r9
#endif

   //** Scan descriptor

   //* Find configuration selected
   if( usb_configuration_nb == 0 )
80002f70:	4e b8       	lddpc	r8,8000311c <usb_process_request+0x790>
80002f72:	11 88       	ld.ub	r8,r8[0x0]
80002f74:	58 08       	cp.w	r8,0
80002f76:	c0 b1       	brne	80002f8c <usb_process_request+0x600>
   {
      // No configuration selected then no interface enable
      Usb_enable_stall_handshake(EP_CONTROL);
80002f78:	e8 69 00 00 	mov	r9,524288
80002f7c:	fe 68 01 f0 	mov	r8,-130576
80002f80:	91 09       	st.w	r8[0x0],r9
      Usb_ack_setup_received_free();
80002f82:	30 49       	mov	r9,4
80002f84:	fe 68 01 60 	mov	r8,-130720
80002f88:	91 09       	st.w	r8[0x0],r9
80002f8a:	cb 58       	rjmp	800030f4 <usb_process_request+0x768>
      return;
   }
   u8_i = usb_configuration_nb;
80002f8c:	4e 48       	lddpc	r8,8000311c <usb_process_request+0x790>
80002f8e:	11 87       	ld.ub	r7,r8[0x0]
   while( u8_i != 0 )
80002f90:	58 07       	cp.w	r7,0
80002f92:	c2 60       	breq	80002fde <usb_process_request+0x652>
   {
      if( CONFIGURATION_DESCRIPTOR != ((S_usb_configuration_descriptor*)pbuffer)->bDescriptorType )
80002f94:	4d e9       	lddpc	r9,8000310c <usb_process_request+0x780>
80002f96:	30 26       	mov	r6,2
         continue;
      }
      u8_i--;
      if( u8_i != 0 )
      {
         data_to_transfer -=  ((S_usb_configuration_descriptor*)pbuffer)->wTotalLength;
80002f98:	4d bb       	lddpc	r11,80003104 <usb_process_request+0x778>
      return;
   }
   u8_i = usb_configuration_nb;
   while( u8_i != 0 )
   {
      if( CONFIGURATION_DESCRIPTOR != ((S_usb_configuration_descriptor*)pbuffer)->bDescriptorType )
80002f9a:	72 08       	ld.w	r8,r9[0x0]
80002f9c:	11 9a       	ld.ub	r10,r8[0x1]
80002f9e:	ec 0a 18 00 	cp.b	r10,r6
80002fa2:	c0 c0       	breq	80002fba <usb_process_request+0x62e>
      {
         data_to_transfer -=  ((S_usb_configuration_descriptor*)pbuffer)->bLength;
80002fa4:	11 88       	ld.ub	r8,r8[0x0]
80002fa6:	96 0a       	ld.sh	r10,r11[0x0]
80002fa8:	10 1a       	sub	r10,r8
80002faa:	b6 0a       	st.h	r11[0x0],r10
         pbuffer =  (U8*)pbuffer + ((S_usb_configuration_descriptor*)pbuffer)->bLength;
80002fac:	72 08       	ld.w	r8,r9[0x0]
80002fae:	11 8a       	ld.ub	r10,r8[0x0]
80002fb0:	14 08       	add	r8,r10
80002fb2:	93 08       	st.w	r9[0x0],r8
      Usb_enable_stall_handshake(EP_CONTROL);
      Usb_ack_setup_received_free();
      return;
   }
   u8_i = usb_configuration_nb;
   while( u8_i != 0 )
80002fb4:	58 07       	cp.w	r7,0
80002fb6:	cf 21       	brne	80002f9a <usb_process_request+0x60e>
80002fb8:	c1 38       	rjmp	80002fde <usb_process_request+0x652>
      {
         data_to_transfer -=  ((S_usb_configuration_descriptor*)pbuffer)->bLength;
         pbuffer =  (U8*)pbuffer + ((S_usb_configuration_descriptor*)pbuffer)->bLength;
         continue;
      }
      u8_i--;
80002fba:	20 17       	sub	r7,1
80002fbc:	5c 57       	castu.b	r7
      if( u8_i != 0 )
80002fbe:	c1 00       	breq	80002fde <usb_process_request+0x652>
      {
         data_to_transfer -=  ((S_usb_configuration_descriptor*)pbuffer)->wTotalLength;
80002fc0:	11 aa       	ld.ub	r10,r8[0x2]
80002fc2:	11 b8       	ld.ub	r8,r8[0x3]
80002fc4:	f1 ea 10 88 	or	r8,r8,r10<<0x8
80002fc8:	96 0a       	ld.sh	r10,r11[0x0]
80002fca:	10 1a       	sub	r10,r8
80002fcc:	b6 0a       	st.h	r11[0x0],r10
         pbuffer =  (U8*)pbuffer + ((S_usb_configuration_descriptor*)pbuffer)->wTotalLength;
80002fce:	72 08       	ld.w	r8,r9[0x0]
80002fd0:	11 a4       	ld.ub	r4,r8[0x2]
80002fd2:	11 ba       	ld.ub	r10,r8[0x3]
80002fd4:	f5 e4 10 8a 	or	r10,r10,r4<<0x8
80002fd8:	14 08       	add	r8,r10
80002fda:	93 08       	st.w	r9[0x0],r8
80002fdc:	cd fb       	rjmp	80002f9a <usb_process_request+0x60e>
      }
   }

   // Find interface selected
   if( wIndex >= ((S_usb_configuration_descriptor*)pbuffer)->bNumInterfaces )
80002fde:	4c c8       	lddpc	r8,8000310c <usb_process_request+0x780>
80002fe0:	70 08       	ld.w	r8,r8[0x0]
80002fe2:	11 c8       	ld.ub	r8,r8[0x4]
80002fe4:	ea 08 19 00 	cp.h	r8,r5
80002fe8:	e0 8b 00 0c 	brhi	80003000 <usb_process_request+0x674>
   {
      // Interface number unknown
      Usb_enable_stall_handshake(EP_CONTROL);
80002fec:	e8 69 00 00 	mov	r9,524288
80002ff0:	fe 68 01 f0 	mov	r8,-130576
80002ff4:	91 09       	st.w	r8[0x0],r9
      Usb_ack_setup_received_free();
80002ff6:	30 49       	mov	r9,4
80002ff8:	fe 68 01 60 	mov	r8,-130720
80002ffc:	91 09       	st.w	r8[0x0],r9
80002ffe:	c7 b8       	rjmp	800030f4 <usb_process_request+0x768>
      return;
   }
   while( 1 )
   {
      if( data_to_transfer <= ((S_usb_interface_descriptor*)pbuffer)->bLength )
80003000:	4c 38       	lddpc	r8,8000310c <usb_process_request+0x780>
80003002:	4c 1b       	lddpc	r11,80003104 <usb_process_request+0x778>
         Usb_ack_setup_received_free();
         return;
      }
      data_to_transfer -=  ((S_usb_interface_descriptor*)pbuffer)->bLength;
      pbuffer =  (U8*)pbuffer + ((S_usb_interface_descriptor*)pbuffer)->bLength;
      if( INTERFACE_DESCRIPTOR != ((S_usb_interface_descriptor*)pbuffer)->bDescriptorType )
80003004:	30 47       	mov	r7,4
      Usb_ack_setup_received_free();
      return;
   }
   while( 1 )
   {
      if( data_to_transfer <= ((S_usb_interface_descriptor*)pbuffer)->bLength )
80003006:	70 09       	ld.w	r9,r8[0x0]
80003008:	13 89       	ld.ub	r9,r9[0x0]
8000300a:	96 0a       	ld.sh	r10,r11[0x0]
8000300c:	f4 09 19 00 	cp.h	r9,r10
80003010:	c0 b3       	brcs	80003026 <usb_process_request+0x69a>
      {
         // Interface unknown
         Usb_enable_stall_handshake(EP_CONTROL);
80003012:	e8 69 00 00 	mov	r9,524288
80003016:	fe 68 01 f0 	mov	r8,-130576
8000301a:	91 09       	st.w	r8[0x0],r9
         Usb_ack_setup_received_free();
8000301c:	30 49       	mov	r9,4
8000301e:	fe 68 01 60 	mov	r8,-130720
80003022:	91 09       	st.w	r8[0x0],r9
80003024:	c6 88       	rjmp	800030f4 <usb_process_request+0x768>
         return;
      }
      data_to_transfer -=  ((S_usb_interface_descriptor*)pbuffer)->bLength;
80003026:	f4 09 01 09 	sub	r9,r10,r9
8000302a:	b6 09       	st.h	r11[0x0],r9
      pbuffer =  (U8*)pbuffer + ((S_usb_interface_descriptor*)pbuffer)->bLength;
8000302c:	70 09       	ld.w	r9,r8[0x0]
8000302e:	13 8a       	ld.ub	r10,r9[0x0]
80003030:	14 09       	add	r9,r10
80003032:	91 09       	st.w	r8[0x0],r9
      if( INTERFACE_DESCRIPTOR != ((S_usb_interface_descriptor*)pbuffer)->bDescriptorType )
80003034:	13 9a       	ld.ub	r10,r9[0x1]
80003036:	ee 0a 18 00 	cp.b	r10,r7
8000303a:	ce 61       	brne	80003006 <usb_process_request+0x67a>
         continue;
      if( wIndex != ((S_usb_interface_descriptor*)pbuffer)->bInterfaceNumber )
8000303c:	13 aa       	ld.ub	r10,r9[0x2]
8000303e:	ea 0a 19 00 	cp.h	r10,r5
80003042:	ce 21       	brne	80003006 <usb_process_request+0x67a>
         continue;
      if( wValue != ((S_usb_interface_descriptor*)pbuffer)->bAlternateSetting )
80003044:	13 b9       	ld.ub	r9,r9[0x3]
80003046:	f8 09 19 00 	cp.h	r9,r12
8000304a:	cd e1       	brne	80003006 <usb_process_request+0x67a>
         continue;
      usb_interface_status[wIndex] = wValue;
8000304c:	5c 75       	castu.h	r5
8000304e:	4b 58       	lddpc	r8,80003120 <usb_process_request+0x794>
80003050:	f0 05 0b 0c 	st.b	r8[r5],r12
   }

   //* Find endpoints of interface and reset it
   while( 1 )
   {
      if( data_to_transfer <= ((S_usb_endpoint_descriptor*)pbuffer)->bLength )
80003054:	4a e8       	lddpc	r8,8000310c <usb_process_request+0x780>
80003056:	4a cb       	lddpc	r11,80003104 <usb_process_request+0x778>
         break;    // End of interface
      data_to_transfer -=  ((S_usb_endpoint_descriptor*)pbuffer)->bLength;
      pbuffer =  (U8*)pbuffer + ((S_usb_endpoint_descriptor*)pbuffer)->bLength;
      if( INTERFACE_DESCRIPTOR == ((S_usb_endpoint_descriptor*)pbuffer)->bDescriptorType )
80003058:	30 47       	mov	r7,4
         break;    // End of interface
      if( ENDPOINT_DESCRIPTOR == ((S_usb_endpoint_descriptor*)pbuffer)->bDescriptorType )
8000305a:	30 5c       	mov	r12,5
      {
         // Reset endpoint
         u8_i = ((S_usb_endpoint_descriptor*)pbuffer)->bEndpointAddress & (~MSK_EP_DIR);
         Usb_disable_stall_handshake(u8_i);
8000305c:	e8 63 00 00 	mov	r3,524288
         Usb_reset_endpoint(u8_i);
80003060:	fe 66 00 00 	mov	r6,-131072
80003064:	e0 74 00 00 	mov	r4,65536
         Usb_reset_data_toggle(u8_i);
80003068:	e4 65 00 00 	mov	r5,262144
   }

   //* Find endpoints of interface and reset it
   while( 1 )
   {
      if( data_to_transfer <= ((S_usb_endpoint_descriptor*)pbuffer)->bLength )
8000306c:	70 09       	ld.w	r9,r8[0x0]
8000306e:	13 89       	ld.ub	r9,r9[0x0]
80003070:	96 0a       	ld.sh	r10,r11[0x0]
80003072:	f4 09 19 00 	cp.h	r9,r10
80003076:	c2 82       	brcc	800030c6 <usb_process_request+0x73a>
         break;    // End of interface
      data_to_transfer -=  ((S_usb_endpoint_descriptor*)pbuffer)->bLength;
80003078:	f4 09 01 09 	sub	r9,r10,r9
8000307c:	b6 09       	st.h	r11[0x0],r9
      pbuffer =  (U8*)pbuffer + ((S_usb_endpoint_descriptor*)pbuffer)->bLength;
8000307e:	70 09       	ld.w	r9,r8[0x0]
80003080:	13 8a       	ld.ub	r10,r9[0x0]
80003082:	14 09       	add	r9,r10
80003084:	91 09       	st.w	r8[0x0],r9
      if( INTERFACE_DESCRIPTOR == ((S_usb_endpoint_descriptor*)pbuffer)->bDescriptorType )
80003086:	12 9a       	mov	r10,r9
80003088:	13 99       	ld.ub	r9,r9[0x1]
8000308a:	ee 09 18 00 	cp.b	r9,r7
8000308e:	c1 c0       	breq	800030c6 <usb_process_request+0x73a>
         break;    // End of interface
      if( ENDPOINT_DESCRIPTOR == ((S_usb_endpoint_descriptor*)pbuffer)->bDescriptorType )
80003090:	f8 09 18 00 	cp.b	r9,r12
80003094:	ce c1       	brne	8000306c <usb_process_request+0x6e0>
      {
         // Reset endpoint
         u8_i = ((S_usb_endpoint_descriptor*)pbuffer)->bEndpointAddress & (~MSK_EP_DIR);
80003096:	15 aa       	ld.ub	r10,r10[0x2]
80003098:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
         Usb_disable_stall_handshake(u8_i);
8000309c:	f4 09 15 02 	lsl	r9,r10,0x2
800030a0:	fe 6e 02 20 	mov	lr,-130528
800030a4:	f2 0e 00 02 	add	r2,r9,lr
800030a8:	85 03       	st.w	r2[0x0],r3
         Usb_reset_endpoint(u8_i);
800030aa:	6c 72       	ld.w	r2,r6[0x1c]
800030ac:	e8 0a 09 4a 	lsl	r10,r4,r10
800030b0:	f5 e2 10 02 	or	r2,r10,r2
800030b4:	8d 72       	st.w	r6[0x1c],r2
800030b6:	6c 72       	ld.w	r2,r6[0x1c]
800030b8:	5c da       	com	r10
800030ba:	04 6a       	and	r10,r2
800030bc:	8d 7a       	st.w	r6[0x1c],r10
         Usb_reset_data_toggle(u8_i);
800030be:	e0 39 fe 10 	sub	r9,130576
800030c2:	93 05       	st.w	r9[0x0],r5
800030c4:	cd 4b       	rjmp	8000306c <usb_process_request+0x6e0>
      }
   }

   // send a ZLP for STATUS phase
   Usb_ack_control_in_ready_send();
800030c6:	30 19       	mov	r9,1
800030c8:	fe 68 01 60 	mov	r8,-130720
800030cc:	91 09       	st.w	r8[0x0],r9
   while (!Is_usb_control_in_ready());
800030ce:	fe 69 01 30 	mov	r9,-130768
800030d2:	72 08       	ld.w	r8,r9[0x0]
800030d4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800030d8:	cf d0       	breq	800030d2 <usb_process_request+0x746>
800030da:	c0 d8       	rjmp	800030f4 <usb_process_request+0x768>

  case SET_DESCRIPTOR:
  case SYNCH_FRAME:
  default:  //!< unsupported request => call to user read request
unsupported_request:
    if (!usb_user_read_request(bmRequestType, bRequest))
800030dc:	f0 1f 00 13 	mcall	80003128 <usb_process_request+0x79c>
800030e0:	c0 a1       	brne	800030f4 <usb_process_request+0x768>
    {
      Usb_enable_stall_handshake(EP_CONTROL);
800030e2:	e8 69 00 00 	mov	r9,524288
800030e6:	fe 68 01 f0 	mov	r8,-130576
800030ea:	91 09       	st.w	r8[0x0],r9
      Usb_ack_setup_received_free();
800030ec:	30 49       	mov	r9,4
800030ee:	fe 68 01 60 	mov	r8,-130720
800030f2:	91 09       	st.w	r8[0x0],r9
    }
    break;
  }
}
800030f4:	2f fd       	sub	sp,-4
800030f6:	d8 32       	popm	r0-r7,pc
800030f8:	00 00       	add	r0,r0
800030fa:	06 5c       	eor	r12,r3
800030fc:	00 00       	add	r0,r0
800030fe:	06 00       	add	r0,r3
80003100:	80 00       	ld.sh	r0,r0[0x0]
80003102:	49 48       	lddpc	r8,80003150 <usb_task_init+0x18>
80003104:	00 00       	add	r0,r0
80003106:	06 56       	eor	r6,r3
80003108:	80 00       	ld.sh	r0,r0[0x0]
8000310a:	48 83       	lddpc	r3,80003128 <usb_process_request+0x79c>
8000310c:	00 00       	add	r0,r0
8000310e:	06 58       	eor	r8,r3
80003110:	80 00       	ld.sh	r0,r0[0x0]
80003112:	48 18       	lddpc	r8,80003114 <usb_process_request+0x788>
80003114:	80 00       	ld.sh	r0,r0[0x0]
80003116:	20 dc       	sub	r12,13
80003118:	80 00       	ld.sh	r0,r0[0x0]
8000311a:	32 e0       	mov	r0,46
8000311c:	00 00       	add	r0,r0
8000311e:	06 55       	eor	r5,r3
80003120:	00 00       	add	r0,r0
80003122:	05 fc       	ld.ub	r12,r2[0x7]
80003124:	80 00       	ld.sh	r0,r0[0x0]
80003126:	22 cc       	sub	r12,44
80003128:	80 00       	ld.sh	r0,r0[0x0]
8000312a:	22 90       	sub	r0,41

8000312c <usb_task>:
//!
//! Depending on the USB mode supported (HOST/DEVICE/DUAL_ROLE) the function
//! calls the corresponding USB management function.
#ifndef FREERTOS_USED
void usb_task(void)
{
8000312c:	d4 01       	pushm	lr
  }
// -----------------------------------------------------------------------------

// ---- DEVICE-ONLY USB MODE ---------------------------------------------------
  #elif USB_DEVICE_FEATURE == true
  usb_device_task();
8000312e:	f0 1f 00 02 	mcall	80003134 <usb_task+0x8>
// ---- ERROR, NO MODE true -------------------------------------------------
  #else
    #error At least one of USB_DEVICE_FEATURE and USB_HOST_FEATURE must be enabled
  #endif
// -----------------------------------------------------------------------------
}
80003132:	d8 02       	popm	pc
80003134:	80 00       	ld.sh	r0,r0[0x0]
80003136:	29 18       	sub	r8,-111

80003138 <usb_task_init>:
//! @brief This function initializes the USB process.
//!
//! Depending on the mode supported (HOST/DEVICE/DUAL_ROLE) the function
//! calls the corresponding USB mode initialization function
void usb_task_init(void)
{
80003138:	d4 01       	pushm	lr
{
#endif  // FREERTOS_USED
  // Register the USB interrupt handler to the interrupt controller and enable
  // the USB interrupt.
  //Disable_global_interrupt();
  INTC_register_interrupt((__int_handler)&usb_general_interrupt, AVR32_USBB_IRQ, USB_INT_LEVEL);
8000313a:	30 0a       	mov	r10,0
8000313c:	e0 6b 02 20 	mov	r11,544
80003140:	48 9c       	lddpc	r12,80003164 <usb_task_init+0x2c>
80003142:	f0 1f 00 0a 	mcall	80003168 <usb_task_init+0x30>
// ---- DEVICE-ONLY USB MODE ---------------------------------------------------
#elif USB_DEVICE_FEATURE == true
  #ifdef FREERTOS_USED
    if (usb_device_tsk) vTaskDelete(usb_device_tsk), usb_device_tsk = NULL;
  #endif
    Usb_force_device_mode();
80003146:	fe 68 00 00 	mov	r8,-131072
8000314a:	f0 f9 08 00 	ld.w	r9,r8[2048]
8000314e:	b9 b9       	sbr	r9,0x19
80003150:	f1 49 08 00 	st.w	r8[2048],r9
80003154:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003158:	b9 c9       	cbr	r9,0x18
8000315a:	f1 49 08 00 	st.w	r8[2048],r9
    usb_device_task_init();
8000315e:	f0 1f 00 04 	mcall	8000316c <usb_task_init+0x34>
#endif
// -----------------------------------------------------------------------------
#ifdef FREERTOS_USED
  }
#endif
}
80003162:	d8 02       	popm	pc
80003164:	80 00       	ld.sh	r0,r0[0x0]
80003166:	31 70       	mov	r0,23
80003168:	80 00       	ld.sh	r0,r0[0x0]
8000316a:	23 a0       	sub	r0,58
8000316c:	80 00       	ld.sh	r0,r0[0x0]
8000316e:	28 74       	sub	r4,-121

80003170 <usb_general_interrupt>:
__interrupt
#endif
static void usb_general_interrupt(void)

#endif
{
80003170:	d4 01       	pushm	lr
  // may corrupt USB FIFO data).
  if (Is_usb_device())
  #endif
  {
    // VBus state detection
    if (Is_usb_vbus_transition() && Is_usb_vbus_interrupt_enabled())
80003172:	fe 68 00 00 	mov	r8,-131072
80003176:	f0 f8 08 04 	ld.w	r8,r8[2052]
8000317a:	e2 18 00 02 	andl	r8,0x2,COH
8000317e:	c2 c0       	breq	800031d6 <usb_general_interrupt+0x66>
80003180:	fe 68 00 00 	mov	r8,-131072
80003184:	f0 f8 08 00 	ld.w	r8,r8[2048]
80003188:	e2 18 00 02 	andl	r8,0x2,COH
8000318c:	c2 50       	breq	800031d6 <usb_general_interrupt+0x66>
    {
      Usb_ack_vbus_transition();
8000318e:	fe 68 00 00 	mov	r8,-131072
80003192:	30 29       	mov	r9,2
80003194:	f1 49 08 08 	st.w	r8[2056],r9
      if (Is_usb_vbus_high())
80003198:	f0 f8 08 04 	ld.w	r8,r8[2052]
8000319c:	e2 18 08 00 	andl	r8,0x800,COH
800031a0:	c0 80       	breq	800031b0 <usb_general_interrupt+0x40>
      {
        usb_start_device();
800031a2:	f0 1f 00 4a 	mcall	800032c8 <usb_general_interrupt+0x158>
        Usb_send_event(EVT_USB_POWERED);
800031a6:	4c a8       	lddpc	r8,800032cc <usb_general_interrupt+0x15c>
800031a8:	90 09       	ld.sh	r9,r8[0x0]
800031aa:	a1 b9       	sbr	r9,0x1
800031ac:	b0 09       	st.h	r8[0x0],r9
800031ae:	c1 48       	rjmp	800031d6 <usb_general_interrupt+0x66>
        Usb_vbus_on_action();
      }
      else
      {
        Usb_unfreeze_clock();
800031b0:	fe 68 00 00 	mov	r8,-131072
800031b4:	f0 f9 08 00 	ld.w	r9,r8[2048]
800031b8:	af c9       	cbr	r9,0xe
800031ba:	f1 49 08 00 	st.w	r8[2048],r9
        Usb_detach();
800031be:	70 09       	ld.w	r9,r8[0x0]
800031c0:	a9 a9       	sbr	r9,0x8
800031c2:	91 09       	st.w	r8[0x0],r9
        usb_connected = false;
800031c4:	30 08       	mov	r8,0
800031c6:	4c 39       	lddpc	r9,800032d0 <usb_general_interrupt+0x160>
800031c8:	b2 88       	st.b	r9[0x0],r8
        usb_configuration_nb = 0;
800031ca:	4c 39       	lddpc	r9,800032d4 <usb_general_interrupt+0x164>
800031cc:	b2 88       	st.b	r9[0x0],r8
        Usb_send_event(EVT_USB_UNPOWERED);
800031ce:	4c 08       	lddpc	r8,800032cc <usb_general_interrupt+0x15c>
800031d0:	90 09       	ld.sh	r9,r8[0x0]
800031d2:	a3 a9       	sbr	r9,0x2
800031d4:	b0 09       	st.h	r8[0x0],r9
        taskEXIT_CRITICAL();
  #endif
      }
    }
    // Device Start-of-Frame received
    if (Is_usb_sof() && Is_usb_sof_interrupt_enabled())
800031d6:	fe 68 00 00 	mov	r8,-131072
800031da:	70 18       	ld.w	r8,r8[0x4]
800031dc:	e2 18 00 04 	andl	r8,0x4,COH
800031e0:	c0 d0       	breq	800031fa <usb_general_interrupt+0x8a>
800031e2:	fe 68 00 00 	mov	r8,-131072
800031e6:	70 48       	ld.w	r8,r8[0x10]
800031e8:	e2 18 00 04 	andl	r8,0x4,COH
800031ec:	c0 70       	breq	800031fa <usb_general_interrupt+0x8a>
    {
      Usb_ack_sof();
800031ee:	30 49       	mov	r9,4
800031f0:	fe 68 00 00 	mov	r8,-131072
800031f4:	91 29       	st.w	r8[0x8],r9
      Usb_sof_action();
800031f6:	f0 1f 00 39 	mcall	800032d8 <usb_general_interrupt+0x168>
    }
    // Device Suspend event (no more USB activity detected)
    if (Is_usb_suspend() && Is_usb_suspend_interrupt_enabled())
800031fa:	fe 68 00 00 	mov	r8,-131072
800031fe:	70 18       	ld.w	r8,r8[0x4]
80003200:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003204:	c1 70       	breq	80003232 <usb_general_interrupt+0xc2>
80003206:	fe 68 00 00 	mov	r8,-131072
8000320a:	70 48       	ld.w	r8,r8[0x10]
8000320c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003210:	c1 10       	breq	80003232 <usb_general_interrupt+0xc2>
    {
      Usb_ack_suspend();
80003212:	fe 68 00 00 	mov	r8,-131072
80003216:	30 19       	mov	r9,1
80003218:	91 29       	st.w	r8[0x8],r9
      Usb_enable_wake_up_interrupt();
8000321a:	31 09       	mov	r9,16
8000321c:	91 69       	st.w	r8[0x18],r9
      (void)Is_usb_wake_up_interrupt_enabled();
8000321e:	70 49       	ld.w	r9,r8[0x10]
      Usb_freeze_clock();
80003220:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003224:	af a9       	sbr	r9,0xe
80003226:	f1 49 08 00 	st.w	r8[2048],r9
      Usb_send_event(EVT_USB_SUSPEND);
8000322a:	4a 98       	lddpc	r8,800032cc <usb_general_interrupt+0x15c>
8000322c:	90 09       	ld.sh	r9,r8[0x0]
8000322e:	a5 b9       	sbr	r9,0x5
80003230:	b0 09       	st.h	r8[0x0],r9
      Usb_suspend_action();
    }
    // Wake-up event (USB activity detected): Used to resume
    if (Is_usb_wake_up() && Is_usb_wake_up_interrupt_enabled())
80003232:	fe 68 00 00 	mov	r8,-131072
80003236:	70 18       	ld.w	r8,r8[0x4]
80003238:	e2 18 00 10 	andl	r8,0x10,COH
8000323c:	c1 70       	breq	8000326a <usb_general_interrupt+0xfa>
8000323e:	fe 68 00 00 	mov	r8,-131072
80003242:	70 48       	ld.w	r8,r8[0x10]
80003244:	e2 18 00 10 	andl	r8,0x10,COH
80003248:	c1 10       	breq	8000326a <usb_general_interrupt+0xfa>
    {
      Usb_unfreeze_clock();
8000324a:	fe 68 00 00 	mov	r8,-131072
8000324e:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003252:	af c9       	cbr	r9,0xe
80003254:	f1 49 08 00 	st.w	r8[2048],r9
      (void)Is_usb_clock_frozen();
80003258:	f0 f9 08 00 	ld.w	r9,r8[2048]
      Usb_ack_wake_up();
8000325c:	31 09       	mov	r9,16
8000325e:	91 29       	st.w	r8[0x8],r9
      Usb_disable_wake_up_interrupt();
80003260:	91 59       	st.w	r8[0x14],r9
      Usb_wake_up_action();
      Usb_send_event(EVT_USB_WAKE_UP);
80003262:	49 b8       	lddpc	r8,800032cc <usb_general_interrupt+0x15c>
80003264:	90 09       	ld.sh	r9,r8[0x0]
80003266:	a7 a9       	sbr	r9,0x6
80003268:	b0 09       	st.h	r8[0x0],r9
    }
    // Resume state bus detection
    if (Is_usb_resume() && Is_usb_resume_interrupt_enabled())
8000326a:	fe 68 00 00 	mov	r8,-131072
8000326e:	70 18       	ld.w	r8,r8[0x4]
80003270:	e2 18 00 20 	andl	r8,0x20,COH
80003274:	c1 20       	breq	80003298 <usb_general_interrupt+0x128>
80003276:	fe 68 00 00 	mov	r8,-131072
8000327a:	70 48       	ld.w	r8,r8[0x10]
8000327c:	e2 18 00 20 	andl	r8,0x20,COH
80003280:	c0 c0       	breq	80003298 <usb_general_interrupt+0x128>
    {
      Usb_disable_wake_up_interrupt();
80003282:	fe 68 00 00 	mov	r8,-131072
80003286:	31 09       	mov	r9,16
80003288:	91 59       	st.w	r8[0x14],r9
      Usb_ack_resume();
8000328a:	32 09       	mov	r9,32
8000328c:	91 29       	st.w	r8[0x8],r9
      Usb_disable_resume_interrupt();
8000328e:	91 59       	st.w	r8[0x14],r9
      Usb_resume_action();
      Usb_send_event(EVT_USB_RESUME);
80003290:	48 f8       	lddpc	r8,800032cc <usb_general_interrupt+0x15c>
80003292:	90 09       	ld.sh	r9,r8[0x0]
80003294:	a7 b9       	sbr	r9,0x7
80003296:	b0 09       	st.h	r8[0x0],r9
    }
    // USB bus reset detection
    if (Is_usb_reset() && Is_usb_reset_interrupt_enabled())
80003298:	fe 68 00 00 	mov	r8,-131072
8000329c:	70 18       	ld.w	r8,r8[0x4]
8000329e:	e2 18 00 08 	andl	r8,0x8,COH
800032a2:	c1 10       	breq	800032c4 <usb_general_interrupt+0x154>
800032a4:	fe 68 00 00 	mov	r8,-131072
800032a8:	70 48       	ld.w	r8,r8[0x10]
800032aa:	e2 18 00 08 	andl	r8,0x8,COH
800032ae:	c0 b0       	breq	800032c4 <usb_general_interrupt+0x154>
    {
      Usb_ack_reset();
800032b0:	30 89       	mov	r9,8
800032b2:	fe 68 00 00 	mov	r8,-131072
800032b6:	91 29       	st.w	r8[0x8],r9
      usb_init_device();
800032b8:	f0 1f 00 09 	mcall	800032dc <usb_general_interrupt+0x16c>
      Usb_reset_action();
      Usb_send_event(EVT_USB_RESET);
800032bc:	48 48       	lddpc	r8,800032cc <usb_general_interrupt+0x15c>
800032be:	90 09       	ld.sh	r9,r8[0x0]
800032c0:	a9 a9       	sbr	r9,0x8
800032c2:	b0 09       	st.h	r8[0x0],r9
#endif  // End HOST FEATURE MODE

#ifdef FREERTOS_USED
  return task_woken;
#endif
}
800032c4:	d4 02       	popm	lr
800032c6:	d6 03       	rete
800032c8:	80 00       	ld.sh	r0,r0[0x0]
800032ca:	28 e4       	sub	r4,-114
800032cc:	00 00       	add	r0,r0
800032ce:	06 02       	add	r2,r3
800032d0:	00 00       	add	r0,r0
800032d2:	06 4c       	or	r12,r3
800032d4:	00 00       	add	r0,r0
800032d6:	06 55       	eor	r5,r3
800032d8:	80 00       	ld.sh	r0,r0[0x0]
800032da:	3c 30       	mov	r0,-61
800032dc:	80 00       	ld.sh	r0,r0[0x0]
800032de:	34 08       	mov	r8,64

800032e0 <usb_write_ep_txpacket>:
//! FIFO beginning whether or not the FIFO is to be written in several steps.
//!
//! @warning Do not mix calls to this function with calls to indexed macros.
//!
U32 usb_write_ep_txpacket(U8 ep, const void *txbuf, U32 data_length, const void **ptxbuf)
{
800032e0:	d4 31       	pushm	r0-r7,lr
800032e2:	20 2d       	sub	sp,8
#else
  UnionCPtr   txbuf_end;
#endif  // !__OPTIMIZE_SIZE__

  // Initialize pointers for copy loops and limit the number of bytes to copy
  ep_fifo.u8ptr = pep_fifo[ep].u8ptr;
800032e4:	4c 88       	lddpc	r8,80003404 <usb_write_ep_txpacket+0x124>
800032e6:	f0 0c 03 26 	ld.w	r6,r8[r12<<0x2]
800032ea:	0c 97       	mov	r7,r6
  txbuf_cur.u8ptr = txbuf;
800032ec:	16 9e       	mov	lr,r11
  txbuf_end.u8ptr = txbuf_cur.u8ptr +
                    min(data_length, Usb_get_endpoint_size(ep) - Usb_byte_count(ep));
800032ee:	f8 08 15 02 	lsl	r8,r12,0x2
800032f2:	fe 64 01 00 	mov	r4,-130816
800032f6:	f0 04 00 05 	add	r5,r8,r4
800032fa:	6a 02       	ld.w	r2,r5[0x0]
800032fc:	e0 38 fe d0 	sub	r8,130768
80003300:	70 05       	ld.w	r5,r8[0x0]
80003302:	f1 d2 c0 83 	bfextu	r8,r2,0x4,0x3
80003306:	30 82       	mov	r2,8
80003308:	e4 08 09 48 	lsl	r8,r2,r8
8000330c:	eb d5 c2 8b 	bfextu	r5,r5,0x14,0xb
80003310:	0a 18       	sub	r8,r5
80003312:	f4 08 0d 48 	min	r8,r10,r8
#endif  // !__OPTIMIZE_SIZE__

  // Initialize pointers for copy loops and limit the number of bytes to copy
  ep_fifo.u8ptr = pep_fifo[ep].u8ptr;
  txbuf_cur.u8ptr = txbuf;
  txbuf_end.u8ptr = txbuf_cur.u8ptr +
80003316:	f6 08 00 08 	add	r8,r11,r8
  txbuf_end.u16ptr = (U16 *)Align_down((U32)txbuf_end.u8ptr, sizeof(U16));
  txbuf_end.u32ptr = (U32 *)Align_down((U32)txbuf_end.u16ptr, sizeof(U32));
  txbuf_end.u64ptr = (U64 *)Align_down((U32)txbuf_end.u32ptr, sizeof(U64));

  // If all addresses are aligned the same way with respect to 16-bit boundaries
  if (Get_align((U32)txbuf_cur.u8ptr, sizeof(U16)) == Get_align((U32)ep_fifo.u8ptr, sizeof(U16)))
8000331a:	f7 e6 20 05 	eor	r5,r11,r6
8000331e:	eb d5 c0 01 	bfextu	r5,r5,0x0,0x1
80003322:	c0 60       	breq	8000332e <usb_write_ep_txpacket+0x4e>
  }

#endif  // !__OPTIMIZE_SIZE__

  // Copy remaining 8-bit data if some
  while (txbuf_cur.u8ptr < txbuf_end.u8ptr)
80003324:	1c 93       	mov	r3,lr
80003326:	1c 38       	cp.w	r8,lr
80003328:	e0 8b 00 5a 	brhi	800033dc <usb_write_ep_txpacket+0xfc>
8000332c:	c6 18       	rjmp	800033ee <usb_write_ep_txpacket+0x10e>

  // If all addresses are aligned the same way with respect to 16-bit boundaries
  if (Get_align((U32)txbuf_cur.u8ptr, sizeof(U16)) == Get_align((U32)ep_fifo.u8ptr, sizeof(U16)))
  {
    // If pointer to transmission buffer is not 16-bit aligned
    if (!Test_align((U32)txbuf_cur.u8ptr, sizeof(U16)))
8000332e:	eb db c0 01 	bfextu	r5,r11,0x0,0x1
80003332:	c0 70       	breq	80003340 <usb_write_ep_txpacket+0x60>
    {
      // Copy 8-bit data to reach 16-bit alignment
      if (txbuf_cur.u8ptr < txbuf_end.u8ptr)
80003334:	10 3b       	cp.w	r11,r8
80003336:	c0 52       	brcc	80003340 <usb_write_ep_txpacket+0x60>
      {
        // 8-bit accesses to FIFO data registers do require pointer post-increment
        *ep_fifo.u8ptr++ = *txbuf_cur.u8ptr++;
80003338:	16 9e       	mov	lr,r11
8000333a:	1d 35       	ld.ub	r5,lr++
8000333c:	0c 97       	mov	r7,r6
8000333e:	0e c5       	st.b	r7++,r5
  ep_fifo.u8ptr = pep_fifo[ep].u8ptr;
  txbuf_cur.u8ptr = txbuf;
  txbuf_end.u8ptr = txbuf_cur.u8ptr +
                    min(data_length, Usb_get_endpoint_size(ep) - Usb_byte_count(ep));
#if (!defined __OPTIMIZE_SIZE__) || !__OPTIMIZE_SIZE__  // Auto-generated when GCC's -Os command option is used
  txbuf_end.u16ptr = (U16 *)Align_down((U32)txbuf_end.u8ptr, sizeof(U16));
80003340:	10 91       	mov	r1,r8
80003342:	a1 c1       	cbr	r1,0x0
80003344:	02 96       	mov	r6,r1
        *ep_fifo.u8ptr++ = *txbuf_cur.u8ptr++;
      }
    }

    // If all addresses are aligned the same way with respect to 32-bit boundaries
    if (Get_align((U32)txbuf_cur.u16ptr, sizeof(U32)) == Get_align((U32)ep_fifo.u16ptr, sizeof(U32)))
80003346:	0e 90       	mov	r0,r7
80003348:	ef ee 20 05 	eor	r5,r7,lr
8000334c:	eb d5 c0 02 	bfextu	r5,r5,0x0,0x2
80003350:	c3 41       	brne	800033b8 <usb_write_ep_txpacket+0xd8>
    {
      // If pointer to transmission buffer is not 32-bit aligned
      if (!Test_align((U32)txbuf_cur.u16ptr, sizeof(U32)))
80003352:	e7 de c0 02 	bfextu	r3,lr,0x0,0x2
80003356:	c0 60       	breq	80003362 <usb_write_ep_txpacket+0x82>
      {
        // Copy 16-bit data to reach 32-bit alignment
        if (txbuf_cur.u16ptr < txbuf_end.u16ptr)
80003358:	1c 31       	cp.w	r1,lr
8000335a:	e0 88 00 04 	brls	80003362 <usb_write_ep_txpacket+0x82>
        {
          // 16-bit accesses to FIFO data registers do require pointer post-increment
          *ep_fifo.u16ptr++ = *txbuf_cur.u16ptr++;
8000335e:	1d 15       	ld.sh	r5,lr++
80003360:	0e b5       	st.h	r7++,r5
  txbuf_cur.u8ptr = txbuf;
  txbuf_end.u8ptr = txbuf_cur.u8ptr +
                    min(data_length, Usb_get_endpoint_size(ep) - Usb_byte_count(ep));
#if (!defined __OPTIMIZE_SIZE__) || !__OPTIMIZE_SIZE__  // Auto-generated when GCC's -Os command option is used
  txbuf_end.u16ptr = (U16 *)Align_down((U32)txbuf_end.u8ptr, sizeof(U16));
  txbuf_end.u32ptr = (U32 *)Align_down((U32)txbuf_end.u16ptr, sizeof(U32));
80003362:	02 95       	mov	r5,r1
80003364:	e0 15 ff fc 	andl	r5,0xfffc
80003368:	50 15       	stdsp	sp[0x4],r5
          *ep_fifo.u16ptr++ = *txbuf_cur.u16ptr++;
        }
      }

      // If pointer to transmission buffer is not 64-bit aligned
      if (!Test_align((U32)txbuf_cur.u32ptr, sizeof(U64)))
8000336a:	e7 de c0 03 	bfextu	r3,lr,0x0,0x3
8000336e:	c0 60       	breq	8000337a <usb_write_ep_txpacket+0x9a>
      {
        // Copy 32-bit data to reach 64-bit alignment
        if (txbuf_cur.u32ptr < txbuf_end.u32ptr)
80003370:	1c 35       	cp.w	r5,lr
80003372:	e0 88 00 04 	brls	8000337a <usb_write_ep_txpacket+0x9a>
        {
          // 32-bit accesses to FIFO data registers do not require pointer post-increment
          *ep_fifo.u32ptr = *txbuf_cur.u32ptr++;
80003376:	1d 03       	ld.w	r3,lr++
80003378:	8f 03       	st.w	r7[0x0],r3
  txbuf_end.u8ptr = txbuf_cur.u8ptr +
                    min(data_length, Usb_get_endpoint_size(ep) - Usb_byte_count(ep));
#if (!defined __OPTIMIZE_SIZE__) || !__OPTIMIZE_SIZE__  // Auto-generated when GCC's -Os command option is used
  txbuf_end.u16ptr = (U16 *)Align_down((U32)txbuf_end.u8ptr, sizeof(U16));
  txbuf_end.u32ptr = (U32 *)Align_down((U32)txbuf_end.u16ptr, sizeof(U32));
  txbuf_end.u64ptr = (U64 *)Align_down((U32)txbuf_end.u32ptr, sizeof(U64));
8000337a:	e0 15 ff f8 	andl	r5,0xfff8
8000337e:	50 05       	stdsp	sp[0x0],r5
80003380:	0a 93       	mov	r3,r5
          *ep_fifo.u32ptr = *txbuf_cur.u32ptr++;
        }
      }

      // Copy 64-bit-aligned data
      while (txbuf_cur.u64ptr < txbuf_end.u64ptr)
80003382:	1c 90       	mov	r0,lr
80003384:	1c 35       	cp.w	r5,lr
80003386:	e0 88 00 12 	brls	800033aa <usb_write_ep_txpacket+0xca>
      {
        // 64-bit accesses to FIFO data registers do not require pointer post-increment
        *ep_fifo.u64ptr = *txbuf_cur.u64ptr++;
8000338a:	0e 92       	mov	r2,r7
8000338c:	bd 05       	ld.d	r4,lr++
8000338e:	e4 e5 00 00 	st.d	r2[0],r4
          *ep_fifo.u32ptr = *txbuf_cur.u32ptr++;
        }
      }

      // Copy 64-bit-aligned data
      while (txbuf_cur.u64ptr < txbuf_end.u64ptr)
80003392:	1c 33       	cp.w	r3,lr
80003394:	fe 9b ff fc 	brhi	8000338c <usb_write_ep_txpacket+0xac>
//! @warning Invoke Usb_reset_endpoint_fifo_access before this function when at
//! FIFO beginning whether or not the FIFO is to be written in several steps.
//!
//! @warning Do not mix calls to this function with calls to indexed macros.
//!
U32 usb_write_ep_txpacket(U8 ep, const void *txbuf, U32 data_length, const void **ptxbuf)
80003398:	e0 0e 11 ff 	rsub	lr,r0,-1
8000339c:	40 05       	lddsp	r5,sp[0x0]
8000339e:	0a 0e       	add	lr,r5
800033a0:	e0 1e ff f8 	andl	lr,0xfff8
800033a4:	2f 8e       	sub	lr,-8
800033a6:	1c 00       	add	r0,lr
800033a8:	00 9e       	mov	lr,r0
        // 64-bit accesses to FIFO data registers do not require pointer post-increment
        *ep_fifo.u64ptr = *txbuf_cur.u64ptr++;
      }

      // Copy 32-bit-aligned data
      if (txbuf_cur.u32ptr < txbuf_end.u32ptr)
800033aa:	40 14       	lddsp	r4,sp[0x4]
800033ac:	00 34       	cp.w	r4,r0
800033ae:	e0 88 00 05 	brls	800033b8 <usb_write_ep_txpacket+0xd8>
      {
        // 32-bit accesses to FIFO data registers do not require pointer post-increment
        *ep_fifo.u32ptr = *txbuf_cur.u32ptr++;
800033b2:	00 9e       	mov	lr,r0
800033b4:	1d 05       	ld.w	r5,lr++
800033b6:	8f 05       	st.w	r7[0x0],r5
      }
    }

    // Copy remaining 16-bit data if some
    while (txbuf_cur.u16ptr < txbuf_end.u16ptr)
800033b8:	1c 92       	mov	r2,lr
800033ba:	0c 3e       	cp.w	lr,r6
800033bc:	cb 42       	brcc	80003324 <usb_write_ep_txpacket+0x44>
800033be:	0e 95       	mov	r5,r7
    {
      // 16-bit accesses to FIFO data registers do require pointer post-increment
      *ep_fifo.u16ptr++ = *txbuf_cur.u16ptr++;
800033c0:	1d 13       	ld.sh	r3,lr++
800033c2:	0a b3       	st.h	r5++,r3
        *ep_fifo.u32ptr = *txbuf_cur.u32ptr++;
      }
    }

    // Copy remaining 16-bit data if some
    while (txbuf_cur.u16ptr < txbuf_end.u16ptr)
800033c4:	1c 36       	cp.w	r6,lr
800033c6:	fe 9b ff fd 	brhi	800033c0 <usb_write_ep_txpacket+0xe0>
//! @warning Invoke Usb_reset_endpoint_fifo_access before this function when at
//! FIFO beginning whether or not the FIFO is to be written in several steps.
//!
//! @warning Do not mix calls to this function with calls to indexed macros.
//!
U32 usb_write_ep_txpacket(U8 ep, const void *txbuf, U32 data_length, const void **ptxbuf)
800033ca:	e4 0e 11 ff 	rsub	lr,r2,-1
800033ce:	02 0e       	add	lr,r1
800033d0:	a1 ce       	cbr	lr,0x0
800033d2:	2f ee       	sub	lr,-2
800033d4:	1c 07       	add	r7,lr
800033d6:	e4 0e 00 0e 	add	lr,r2,lr
800033da:	ca 5b       	rjmp	80003324 <usb_write_ep_txpacket+0x44>
800033dc:	0e 96       	mov	r6,r7

  // Copy remaining 8-bit data if some
  while (txbuf_cur.u8ptr < txbuf_end.u8ptr)
  {
    // 8-bit accesses to FIFO data registers do require pointer post-increment
    *ep_fifo.u8ptr++ = *txbuf_cur.u8ptr++;
800033de:	1d 35       	ld.ub	r5,lr++
800033e0:	0c c5       	st.b	r6++,r5
  }

#endif  // !__OPTIMIZE_SIZE__

  // Copy remaining 8-bit data if some
  while (txbuf_cur.u8ptr < txbuf_end.u8ptr)
800033e2:	1c 38       	cp.w	r8,lr
800033e4:	fe 9b ff fd 	brhi	800033de <usb_write_ep_txpacket+0xfe>
//! @warning Invoke Usb_reset_endpoint_fifo_access before this function when at
//! FIFO beginning whether or not the FIFO is to be written in several steps.
//!
//! @warning Do not mix calls to this function with calls to indexed macros.
//!
U32 usb_write_ep_txpacket(U8 ep, const void *txbuf, U32 data_length, const void **ptxbuf)
800033e8:	06 18       	sub	r8,r3
800033ea:	10 03       	add	r3,r8
800033ec:	10 07       	add	r7,r8
    // 8-bit accesses to FIFO data registers do require pointer post-increment
    *ep_fifo.u8ptr++ = *txbuf_cur.u8ptr++;
  }

  // Save current position in FIFO data register
  pep_fifo[ep].u8ptr = ep_fifo.u8ptr;
800033ee:	48 68       	lddpc	r8,80003404 <usb_write_ep_txpacket+0x124>
800033f0:	f0 0c 09 27 	st.w	r8[r12<<0x2],r7

  // Return the updated buffer address and the number of non-copied bytes
  if (ptxbuf) *ptxbuf = txbuf_cur.u8ptr;
800033f4:	58 09       	cp.w	r9,0
800033f6:	c0 20       	breq	800033fa <usb_write_ep_txpacket+0x11a>
800033f8:	93 03       	st.w	r9[0x0],r3
800033fa:	06 1b       	sub	r11,r3
  return data_length - (txbuf_cur.u8ptr - (U8 *)txbuf);
}
800033fc:	f6 0a 00 0c 	add	r12,r11,r10
80003400:	2f ed       	sub	sp,-8
80003402:	d8 32       	popm	r0-r7,pc
80003404:	00 00       	add	r0,r0
80003406:	06 5c       	eor	r12,r3

80003408 <usb_init_device>:
//!
//! @return Status
//!
Status_bool_t usb_init_device(void)
{
  return Is_usb_id_device() && !Is_usb_endpoint_enabled(EP_CONTROL) &&
80003408:	fe 68 00 00 	mov	r8,-131072
8000340c:	f0 f8 08 04 	ld.w	r8,r8[2052]
80003410:	e2 18 04 00 	andl	r8,0x400,COH
80003414:	c2 e0       	breq	80003470 <usb_init_device+0x68>
80003416:	fe 68 00 00 	mov	r8,-131072
8000341a:	70 78       	ld.w	r8,r8[0x1c]
8000341c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003420:	c2 81       	brne	80003470 <usb_init_device+0x68>
         Usb_configure_endpoint(EP_CONTROL,
80003422:	fe 68 00 00 	mov	r8,-131072
80003426:	70 79       	ld.w	r9,r8[0x1c]
80003428:	a1 a9       	sbr	r9,0x0
8000342a:	91 79       	st.w	r8[0x1c],r9
8000342c:	fe 68 01 00 	mov	r8,-130816
80003430:	70 09       	ld.w	r9,r8[0x0]
80003432:	30 8b       	mov	r11,8
80003434:	34 0a       	mov	r10,64
80003436:	f4 0b 0c 4a 	max	r10,r10,r11
8000343a:	e0 6b 04 00 	mov	r11,1024
8000343e:	f4 0b 0d 4a 	min	r10,r10,r11
80003442:	a1 7a       	lsl	r10,0x1
80003444:	20 1a       	sub	r10,1
80003446:	f4 0a 12 00 	clz	r10,r10
8000344a:	f4 0a 11 1c 	rsub	r10,r10,28
8000344e:	a5 6a       	lsl	r10,0x4
80003450:	e2 1a 19 7c 	andl	r10,0x197c,COH
80003454:	e0 19 e6 83 	andl	r9,0xe683
80003458:	f5 e9 10 09 	or	r9,r10,r9
8000345c:	91 09       	st.w	r8[0x0],r9
8000345e:	70 09       	ld.w	r9,r8[0x0]
80003460:	a1 b9       	sbr	r9,0x1
80003462:	91 09       	st.w	r8[0x0],r9
80003464:	fe 68 01 30 	mov	r8,-130768
80003468:	70 0c       	ld.w	r12,r8[0x0]
8000346a:	f9 dc c2 41 	bfextu	r12,r12,0x12,0x1
8000346e:	5e fc       	retal	r12
80003470:	5e fd       	retal	0
80003472:	d7 03       	nop

80003474 <my_usb_test_hit>:
S16 my_usb_test_hit(void)
{
	S32 num_chars_in;

	num_chars_in = 0;
	if( Is_usb_out_received(RX_EP) ) //reads RXOUTI bit
80003474:	fe 68 01 38 	mov	r8,-130760
80003478:	70 08       	ld.w	r8,r8[0x0]
8000347a:	e2 18 00 02 	andl	r8,0x2,COH
8000347e:	c0 21       	brne	80003482 <my_usb_test_hit+0xe>
80003480:	5e fd       	retal	0
	{
		num_chars_in = Usb_byte_count(RX_EP);
80003482:	fe 68 01 38 	mov	r8,-130760
80003486:	70 0c       	ld.w	r12,r8[0x0]
80003488:	f9 dc c2 8b 	bfextu	r12,r12,0x14,0xb
		Usb_reset_endpoint_fifo_access(RX_EP);
8000348c:	30 09       	mov	r9,0
8000348e:	ea 19 d0 02 	orh	r9,0xd002
80003492:	48 88       	lddpc	r8,800034b0 <my_usb_test_hit+0x3c>
80003494:	91 29       	st.w	r8[0x8],r9
		if( num_chars_in == 0 )
80003496:	58 0c       	cp.w	r12,0
80003498:	5e 1c       	retne	r12
		{
			Usb_ack_out_received_free(RX_EP);
8000349a:	30 29       	mov	r9,2
8000349c:	fe 68 01 68 	mov	r8,-130712
800034a0:	91 09       	st.w	r8[0x0],r9
800034a2:	e0 69 40 00 	mov	r9,16384
800034a6:	fe 68 02 28 	mov	r8,-130520
800034aa:	91 09       	st.w	r8[0x0],r9
		}
	}
	return num_chars_in;
}
800034ac:	5e fc       	retal	r12
800034ae:	00 00       	add	r0,r0
800034b0:	00 00       	add	r0,r0
800034b2:	06 5c       	eor	r12,r3

800034b4 <depleteTxBuffer>:

void depleteTxBuffer(void)
{
	TailIndex2 = (TailIndex2 + 1) & BUFFERCOUNTMASK;
800034b4:	48 58       	lddpc	r8,800034c8 <depleteTxBuffer+0x14>
800034b6:	90 09       	ld.sh	r9,r8[0x0]
800034b8:	2f f9       	sub	r9,-1
800034ba:	f3 d9 c0 02 	bfextu	r9,r9,0x0,0x2
800034be:	b0 09       	st.h	r8[0x0],r9
	USB_Tx_state = WAITINGFORUART;
800034c0:	30 09       	mov	r9,0
800034c2:	48 38       	lddpc	r8,800034cc <depleteTxBuffer+0x18>
800034c4:	91 09       	st.w	r8[0x0],r9
}
800034c6:	5e fc       	retal	r12
800034c8:	00 00       	add	r0,r0
800034ca:	09 96       	ld.ub	r6,r4[0x1]
800034cc:	00 00       	add	r0,r0
800034ce:	06 7c       	tst	r12,r3

800034d0 <init_usart>:
{
	//  UART_TXtoAMBE           [   PortB Pin  2  00000004] Function C
	//  UART_RXfoAMBE           [   PortB Pin  3  00000008] Function C
	//  UART_myCTS              [   PortB Pin  4  00000010] Function A
	//  STANDBY_ENABLE          [   PortB Pin  5  00000020] GPIO
	AVR32_GPIO.port[1].pmr0c  = 0x0000001C;
800034d0:	fe 78 10 00 	mov	r8,-61440
800034d4:	31 c9       	mov	r9,28
800034d6:	f1 49 01 18 	st.w	r8[280],r9
	AVR32_GPIO.port[1].pmr1s  = 0x0000000C;
800034da:	30 ca       	mov	r10,12
800034dc:	f1 4a 01 24 	st.w	r8[292],r10
	AVR32_GPIO.port[1].pmr1c  = 0x00000010;
800034e0:	31 0a       	mov	r10,16
800034e2:	f1 4a 01 28 	st.w	r8[296],r10
	AVR32_GPIO.port[1].gperc  = 0x0000001C;
800034e6:	f1 49 01 08 	st.w	r8[264],r9
	AVR32_GPIO.port[1].oders =  0x00000020;
800034ea:	32 09       	mov	r9,32
800034ec:	f1 49 01 44 	st.w	r8[324],r9
	AVR32_GPIO.port[1].ovrs =   0x00000020;
800034f0:	f1 49 01 54 	st.w	r8[340],r9
	AVR32_GPIO.port[1].gpers =  0x00000020;
800034f4:	f1 49 01 04 	st.w	r8[260],r9
	// pba_hz = 24000000
	// baudrate = 230400
	//pba_hz >= 16 * baudrate so OVER = 16
	//cd = pba_hz / (over * baudrate) = 6  (.51)

	(&AVR32_USART1)->idr = 0xFFFFFFFF; //Some of this shouldn't be needed...
800034f8:	fe 78 18 00 	mov	r8,-59392
800034fc:	3f f9       	mov	r9,-1
800034fe:	91 39       	st.w	r8[0xc],r9
	(&AVR32_USART1)->csr;
80003500:	70 59       	ld.w	r9,r8[0x14]
	(&AVR32_USART1)->rtor = 0;
80003502:	30 09       	mov	r9,0
80003504:	91 99       	st.w	r8[0x24],r9
	(&AVR32_USART1)->ttgr = 0;
80003506:	91 a9       	st.w	r8[0x28],r9
	(&AVR32_USART1)->cr = AVR32_USART_CR_RSTRX_MASK   |
80003508:	ea 69 61 0c 	mov	r9,680204
8000350c:	91 09       	st.w	r8[0x0],r9
	AVR32_USART_CR_RSTSTA_MASK  |
	AVR32_USART_CR_RSTIT_MASK   |
	AVR32_USART_CR_RSTNACK_MASK |
	AVR32_USART_CR_DTRDIS_MASK  |
	AVR32_USART_CR_RTSDIS_MASK;
	(&AVR32_USART1)->mr = AVR32_USART_MR_MODE_HARDWARE << AVR32_USART_MR_MODE_OFFSET
8000350e:	e0 69 08 c2 	mov	r9,2242
80003512:	91 19       	st.w	r8[0x4],r9
	| USART_NO_PARITY << AVR32_USART_MR_PAR_OFFSET
	| USART_1_STOPBIT << AVR32_USART_MR_NBSTOP_OFFSET
	| AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET
	| AVR32_USART_MR_OVER_X16 << AVR32_USART_MR_OVER_OFFSET;

	(&AVR32_USART1)->brgr = 6 << AVR32_USART_BRGR_CD_OFFSET
80003514:	e4 69 00 06 	mov	r9,262150
80003518:	91 89       	st.w	r8[0x20],r9
	| 4 << AVR32_USART_BRGR_FP_OFFSET;


}
8000351a:	5e fc       	retal	r12

8000351c <armNextRxBuffer>:

void armNextRxBuffer(void){
	(&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->cr = 0x00000002; //Stop Rx DMA.
8000351c:	30 29       	mov	r9,2
8000351e:	fe 78 00 40 	mov	r8,-65472
80003522:	91 59       	st.w	r8[0x14],r9
	(&AVR32_USART1)->cr = AVR32_USART_CR_RXDIS_MASK
80003524:	fe 78 18 00 	mov	r8,-59392
80003528:	36 09       	mov	r9,96
8000352a:	91 09       	st.w	r8[0x0],r9
	| AVR32_USART_CR_TXEN_MASK; //Disable USART Rx.
	(&AVR32_USART1)->rtor = 5; //SetRx timeout to 5 bits.
8000352c:	30 59       	mov	r9,5
8000352e:	91 99       	st.w	r8[0x24],r9
	(&AVR32_USART1)->cr = AVR32_USART_CR_RSTSTA_MASK
80003530:	e0 69 09 40 	mov	r9,2368
80003534:	91 09       	st.w	r8[0x0],r9
	| AVR32_USART_CR_STTTO_MASK
	| AVR32_USART_CR_TXEN_MASK;
	HeadIndex2 = (HeadIndex2 + 1) & BUFFERCOUNTMASK;
80003536:	49 69       	lddpc	r9,8000358c <armNextRxBuffer+0x70>
80003538:	92 08       	ld.sh	r8,r9[0x0]
8000353a:	2f f8       	sub	r8,-1
8000353c:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80003540:	b2 08       	st.h	r9[0x0],r8
	if (HeadIndex2 == TailIndex2){//Collision
80003542:	49 49       	lddpc	r9,80003590 <armNextRxBuffer+0x74>
80003544:	92 09       	ld.sh	r9,r9[0x0]
80003546:	f0 09 19 00 	cp.h	r9,r8
8000354a:	c0 61       	brne	80003556 <armNextRxBuffer+0x3a>
		HeadIndex2 = (HeadIndex2 - 1) & BUFFERCOUNTMASK;
8000354c:	20 18       	sub	r8,1
8000354e:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80003552:	48 f9       	lddpc	r9,8000358c <armNextRxBuffer+0x70>
80003554:	b2 08       	st.h	r9[0x0],r8
	}
	Buffer2[HeadIndex2].RAW_Words[0] = 0x00000000; //Null header
80003556:	48 e8       	lddpc	r8,8000358c <armNextRxBuffer+0x70>
80003558:	90 0a       	ld.sh	r10,r8[0x0]
8000355a:	e0 69 01 48 	mov	r9,328
8000355e:	b3 3a       	mul	r10,r9
80003560:	48 d8       	lddpc	r8,80003594 <armNextRxBuffer+0x78>
80003562:	f0 0a 00 0a 	add	r10,r8,r10
80003566:	30 08       	mov	r8,0
80003568:	95 08       	st.w	r10[0x0],r8
	(&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->mar = (U32)&Buffer2[HeadIndex2].RAW_Bytes[0];
8000356a:	fe 78 00 40 	mov	r8,-65472
8000356e:	91 0a       	st.w	r8[0x0],r10
	(&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->tcr = BYTESINPCM;//328
80003570:	91 29       	st.w	r8[0x8],r9
	(&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->cr = 0x00000100; //Clear any error condition.
80003572:	e0 69 01 00 	mov	r9,256
80003576:	91 59       	st.w	r8[0x14],r9
	(&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->isr;
80003578:	70 b9       	ld.w	r9,r8[0x2c]
	(&AVR32_USART1)->csr;
8000357a:	fe 79 18 00 	mov	r9,-59392
8000357e:	72 5a       	ld.w	r10,r9[0x14]
	(&AVR32_USART1)->cr = AVR32_USART_CR_RXEN_MASK
80003580:	35 0a       	mov	r10,80
80003582:	93 0a       	st.w	r9[0x0],r10
	| AVR32_USART_CR_TXEN_MASK;  //Enable USART Rx.
	(&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->cr = 0x00000001; //Start Rx DMA.
80003584:	30 19       	mov	r9,1
80003586:	91 59       	st.w	r8[0x14],r9
}
80003588:	5e fc       	retal	r12
8000358a:	00 00       	add	r0,r0
8000358c:	00 00       	add	r0,r0
8000358e:	08 0c       	add	r12,r4
80003590:	00 00       	add	r0,r0
80003592:	09 96       	ld.ub	r6,r4[0x1]
80003594:	00 00       	add	r0,r0
80003596:	0f c4       	ld.ub	r4,r7[0x4]

80003598 <FlagEvent>:
	,  .pba_f    =     APPLI_PBA_SPEED
	,  .osc0_f     =   FOSC0
	,  .osc0_startup = OSC0_STARTUP
};

void FlagEvent(S16 theEvent, U32 Param1, U32 Param2){
80003598:	eb cd 40 80 	pushm	r7,lr

	if (NUMSTAMPS != MonitorIndex){
8000359c:	48 f8       	lddpc	r8,800035d8 <FlagEvent+0x40>
8000359e:	70 08       	ld.w	r8,r8[0x0]
800035a0:	e0 48 00 40 	cp.w	r8,64
800035a4:	c1 70       	breq	800035d2 <FlagEvent+0x3a>
		TimeStamps[MonitorIndex] = Get_system_register(AVR32_COUNT);
800035a6:	e1 be 00 42 	mfsr	lr,0x108
800035aa:	48 d9       	lddpc	r9,800035dc <FlagEvent+0x44>
800035ac:	f2 08 09 2e 	st.w	r9[r8<<0x2],lr
		SofCounter[MonitorIndex] = sof_cnt;
800035b0:	48 a9       	lddpc	r9,800035d8 <FlagEvent+0x40>
800035b2:	48 ce       	lddpc	lr,800035e0 <FlagEvent+0x48>
800035b4:	9c 07       	ld.sh	r7,lr[0x0]
800035b6:	48 ce       	lddpc	lr,800035e4 <FlagEvent+0x4c>
800035b8:	fc 08 0a 17 	st.h	lr[r8<<0x1],r7
		EventStamps[MonitorIndex] = theEvent;
800035bc:	48 be       	lddpc	lr,800035e8 <FlagEvent+0x50>
800035be:	fc 08 0a 1c 	st.h	lr[r8<<0x1],r12
		mParam1[MonitorIndex] = Param1;
800035c2:	48 bc       	lddpc	r12,800035ec <FlagEvent+0x54>
800035c4:	f8 08 09 2b 	st.w	r12[r8<<0x2],r11
		mParam2[MonitorIndex] = Param2;
800035c8:	48 ab       	lddpc	r11,800035f0 <FlagEvent+0x58>
800035ca:	f6 08 09 2a 	st.w	r11[r8<<0x2],r10
		MonitorIndex++;
800035ce:	2f f8       	sub	r8,-1
800035d0:	93 08       	st.w	r9[0x0],r8
800035d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800035d6:	00 00       	add	r0,r0
800035d8:	00 00       	add	r0,r0
800035da:	08 08       	add	r8,r4
800035dc:	00 00       	add	r0,r0
800035de:	0e bc       	st.h	r7++,r12
800035e0:	00 00       	add	r0,r0
800035e2:	08 0e       	add	lr,r4
800035e4:	00 00       	add	r0,r0
800035e6:	06 80       	andn	r0,r3
800035e8:	00 00       	add	r0,r0
800035ea:	09 16       	ld.sh	r6,r4++
800035ec:	00 00       	add	r0,r0
800035ee:	07 08       	ld.w	r8,r3++
800035f0:	00 00       	add	r0,r0
800035f2:	08 10       	sub	r0,r4

800035f4 <serviceUSART_Rx>:
	| AVR32_USART_CR_TXEN_MASK;  //Enable USART Rx.
	(&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->cr = 0x00000001; //Start Rx DMA.
}

void serviceUSART_Rx(void)
{
800035f4:	d4 01       	pushm	lr
	if (0 != ( ((&AVR32_USART1)->csr) & AVR32_USART_CSR_TIMEOUT_MASK)){//
800035f6:	fe 78 18 00 	mov	r8,-59392
800035fa:	70 58       	ld.w	r8,r8[0x14]
800035fc:	e2 18 01 00 	andl	r8,0x100,COH
80003600:	c1 50       	breq	8000362a <serviceUSART_Rx+0x36>
		FlagEvent(2, HeadIndex2, Buffer2[HeadIndex2].RAW_Words[0]);
80003602:	48 b8       	lddpc	r8,8000362c <serviceUSART_Rx+0x38>
80003604:	90 0b       	ld.sh	r11,r8[0x0]
80003606:	e0 68 01 48 	mov	r8,328
8000360a:	f6 08 02 48 	mul	r8,r11,r8
8000360e:	48 99       	lddpc	r9,80003630 <serviceUSART_Rx+0x3c>
80003610:	f2 08 03 0a 	ld.w	r10,r9[r8]
80003614:	30 2c       	mov	r12,2
80003616:	f0 1f 00 08 	mcall	80003634 <serviceUSART_Rx+0x40>
		armNextRxBuffer();
8000361a:	f0 1f 00 08 	mcall	80003638 <serviceUSART_Rx+0x44>
		AVR32_GPIO.port[0].ovrs  =  0x00000200;
8000361e:	e0 69 02 00 	mov	r9,512
80003622:	fe 78 10 00 	mov	r8,-61440
80003626:	f1 49 00 54 	st.w	r8[84],r9
8000362a:	d8 02       	popm	pc
8000362c:	00 00       	add	r0,r0
8000362e:	08 0c       	add	r12,r4
80003630:	00 00       	add	r0,r0
80003632:	0f c4       	ld.ub	r4,r7[0x4]
80003634:	80 00       	ld.sh	r0,r0[0x0]
80003636:	35 98       	mov	r8,89
80003638:	80 00       	ld.sh	r0,r0[0x0]
8000363a:	35 1c       	mov	r12,81

8000363c <my_device_cdc_RXtask>:
		}
	}
}

void my_device_cdc_RXtask(void)
{
8000363c:	d4 31       	pushm	r0-r7,lr
	//U32 debug;
	static S32 num_chars_in;
	U8 c;


	while (0 != (num_chars_in = my_usb_test_hit())){ //Keep going back for entire millisecond USB frame
8000363e:	4f 16       	lddpc	r6,80003800 <my_device_cdc_RXtask+0x1c4>
		while (0 != num_chars_in--){
			c = Usb_read_endpoint_data(RX_EP, 8);

			switch (USB_Rx_state){
80003640:	4f 15       	lddpc	r5,80003804 <my_device_cdc_RXtask+0x1c8>
	U8 c;


	while (0 != (num_chars_in = my_usb_test_hit())){ //Keep going back for entire millisecond USB frame
		while (0 != num_chars_in--){
			c = Usb_read_endpoint_data(RX_EP, 8);
80003642:	4f 27       	lddpc	r7,80003808 <my_device_cdc_RXtask+0x1cc>
				bytesexpected1 = c;
				Buffer1[HeadIndex1].RAW_Bytes[bytesarrived1[HeadIndex1]++] = c;
				USB_Rx_state = WAITINGFORLENGTHLSB;
				break;
				case  WAITINGFORLENGTHLSB:
				bytesexpected1 = (bytesexpected1<<8) + c;
80003644:	4f 23       	lddpc	r3,8000380c <my_device_cdc_RXtask+0x1d0>
	//U32 debug;
	static S32 num_chars_in;
	U8 c;


	while (0 != (num_chars_in = my_usb_test_hit())){ //Keep going back for entire millisecond USB frame
80003646:	ca 68       	rjmp	80003792 <my_device_cdc_RXtask+0x156>
		while (0 != num_chars_in--){
			c = Usb_read_endpoint_data(RX_EP, 8);
80003648:	6e 29       	ld.w	r9,r7[0x8]
8000364a:	13 3c       	ld.ub	r12,r9++
8000364c:	8f 29       	st.w	r7[0x8],r9

			switch (USB_Rx_state){
8000364e:	58 2a       	cp.w	r10,2
80003650:	c3 10       	breq	800036b2 <my_device_cdc_RXtask+0x76>
80003652:	e0 8b 00 08 	brhi	80003662 <my_device_cdc_RXtask+0x26>
80003656:	58 0a       	cp.w	r10,0
80003658:	c0 b0       	breq	8000366e <my_device_cdc_RXtask+0x32>
8000365a:	58 1a       	cp.w	r10,1
8000365c:	e0 81 00 8d 	brne	80003776 <my_device_cdc_RXtask+0x13a>
80003660:	c1 98       	rjmp	80003692 <my_device_cdc_RXtask+0x56>
80003662:	58 3a       	cp.w	r10,3
80003664:	c4 40       	breq	800036ec <my_device_cdc_RXtask+0xb0>
80003666:	58 4a       	cp.w	r10,4
80003668:	e0 81 00 87 	brne	80003776 <my_device_cdc_RXtask+0x13a>
8000366c:	c4 f8       	rjmp	8000370a <my_device_cdc_RXtask+0xce>
8000366e:	8d 08       	st.w	r6[0x0],r8
				case   WAITINGFORSTART:
				if (DVSISTARTBYTE == c){//=0x61
80003670:	36 18       	mov	r8,97
80003672:	f0 0c 18 00 	cp.b	r12,r8
80003676:	e0 81 00 7e 	brne	80003772 <my_device_cdc_RXtask+0x136>
					bytesarrived1[HeadIndex1] = 0;
8000367a:	84 08       	ld.sh	r8,r2[0x0]
					Buffer1[HeadIndex1].RAW_Bytes[bytesarrived1[HeadIndex1]++] = c;
8000367c:	f0 00 02 49 	mul	r9,r8,r0
80003680:	36 1a       	mov	r10,97
80003682:	e2 09 0b 0a 	st.b	r1[r9],r10
80003686:	30 19       	mov	r9,1
80003688:	e8 08 0a 19 	st.h	r4[r8<<0x1],r9
					USB_Rx_state = WAITINGFORLENGTHMSB;
8000368c:	30 18       	mov	r8,1
8000368e:	8b 08       	st.w	r5[0x0],r8
80003690:	c7 18       	rjmp	80003772 <my_device_cdc_RXtask+0x136>
80003692:	8d 08       	st.w	r6[0x0],r8
				}
				break;
				case  WAITINGFORLENGTHMSB:
				bytesexpected1 = c;
80003694:	a6 0c       	st.h	r3[0x0],r12
				Buffer1[HeadIndex1].RAW_Bytes[bytesarrived1[HeadIndex1]++] = c;
80003696:	84 08       	ld.sh	r8,r2[0x0]
80003698:	e8 08 04 19 	ld.sh	r9,r4[r8<<0x1]
8000369c:	f0 00 02 4a 	mul	r10,r8,r0
800036a0:	12 0a       	add	r10,r9
800036a2:	e2 0a 0b 0c 	st.b	r1[r10],r12
800036a6:	2f f9       	sub	r9,-1
800036a8:	e8 08 0a 19 	st.h	r4[r8<<0x1],r9
				USB_Rx_state = WAITINGFORLENGTHLSB;
800036ac:	30 28       	mov	r8,2
800036ae:	8b 08       	st.w	r5[0x0],r8
				break;
800036b0:	c6 18       	rjmp	80003772 <my_device_cdc_RXtask+0x136>
800036b2:	8d 08       	st.w	r6[0x0],r8
				case  WAITINGFORLENGTHLSB:
				bytesexpected1 = (bytesexpected1<<8) + c;
800036b4:	86 09       	ld.sh	r9,r3[0x0]
800036b6:	a9 69       	lsl	r9,0x8
800036b8:	f8 09 00 09 	add	r9,r12,r9
800036bc:	a6 09       	st.h	r3[0x0],r9
				Buffer1[HeadIndex1].RAW_Bytes[bytesarrived1[HeadIndex1]++] = c;
800036be:	84 08       	ld.sh	r8,r2[0x0]
800036c0:	e8 08 04 1a 	ld.sh	r10,r4[r8<<0x1]
800036c4:	f0 00 02 4b 	mul	r11,r8,r0
800036c8:	14 0b       	add	r11,r10
800036ca:	e2 0b 0b 0c 	st.b	r1[r11],r12
800036ce:	2f fa       	sub	r10,-1
800036d0:	e8 08 0a 1a 	st.h	r4[r8<<0x1],r10
				if (bytesexpected1 > (BYTESINPCM - 4)){//USB
800036d4:	e0 68 01 44 	mov	r8,324
800036d8:	f0 09 19 00 	cp.h	r9,r8
800036dc:	e0 8a 00 05 	brle	800036e6 <my_device_cdc_RXtask+0xaa>
					USB_Rx_state = WAITINGFORSTART;
800036e0:	30 08       	mov	r8,0
800036e2:	8b 08       	st.w	r5[0x0],r8
800036e4:	c4 78       	rjmp	80003772 <my_device_cdc_RXtask+0x136>
					}else{
					USB_Rx_state = WAITINGFORTYPE;
800036e6:	30 38       	mov	r8,3
800036e8:	8b 08       	st.w	r5[0x0],r8
800036ea:	c4 48       	rjmp	80003772 <my_device_cdc_RXtask+0x136>
800036ec:	8d 08       	st.w	r6[0x0],r8
				}
				break;
				case WAITINGFORTYPE:
				Buffer1[HeadIndex1].RAW_Bytes[bytesarrived1[HeadIndex1]++] = c;
800036ee:	84 08       	ld.sh	r8,r2[0x0]
800036f0:	e8 08 04 19 	ld.sh	r9,r4[r8<<0x1]
800036f4:	f0 00 02 4a 	mul	r10,r8,r0
800036f8:	12 0a       	add	r10,r9
800036fa:	e2 0a 0b 0c 	st.b	r1[r10],r12
800036fe:	2f f9       	sub	r9,-1
80003700:	e8 08 0a 19 	st.h	r4[r8<<0x1],r9
				USB_Rx_state = READINGIN;
80003704:	30 48       	mov	r8,4
80003706:	8b 08       	st.w	r5[0x0],r8
				break;
80003708:	c3 58       	rjmp	80003772 <my_device_cdc_RXtask+0x136>
8000370a:	8d 08       	st.w	r6[0x0],r8
				case  READINGIN:
				Buffer1[HeadIndex1].RAW_Bytes[bytesarrived1[HeadIndex1]++] = c;
8000370c:	84 0b       	ld.sh	r11,r2[0x0]
8000370e:	16 99       	mov	r9,r11
80003710:	e8 0b 04 18 	ld.sh	r8,r4[r11<<0x1]
80003714:	f6 00 02 4a 	mul	r10,r11,r0
80003718:	10 0a       	add	r10,r8
8000371a:	e2 0a 0b 0c 	st.b	r1[r10],r12
8000371e:	2f f8       	sub	r8,-1
80003720:	e8 0b 0a 18 	st.h	r4[r11<<0x1],r8
				if (0 == (--bytesexpected1)){
80003724:	86 08       	ld.sh	r8,r3[0x0]
80003726:	20 18       	sub	r8,1
80003728:	5c 88       	casts.h	r8
8000372a:	a6 08       	st.h	r3[0x0],r8
8000372c:	c2 31       	brne	80003772 <my_device_cdc_RXtask+0x136>
					FlagEvent(1, HeadIndex1, Buffer1[HeadIndex1].RAW_Words[0]);
8000372e:	a1 39       	mul	r9,r0
80003730:	e2 09 03 0a 	ld.w	r10,r1[r9]
80003734:	30 1c       	mov	r12,1
80003736:	f0 1f 00 37 	mcall	80003810 <my_device_cdc_RXtask+0x1d4>
					AVR32_GPIO.port[0].ovrs  =  0x00000400;
8000373a:	e0 69 04 00 	mov	r9,1024
8000373e:	fe 78 10 00 	mov	r8,-61440
80003742:	f1 49 00 54 	st.w	r8[84],r9
					HeadIndex1 = (HeadIndex1 + 1) & BUFFERCOUNTMASK;
80003746:	84 08       	ld.sh	r8,r2[0x0]
80003748:	2f f8       	sub	r8,-1
8000374a:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
8000374e:	a4 08       	st.h	r2[0x0],r8
					if (HeadIndex1 == TailIndex1){ //Collision
80003750:	4b 19       	lddpc	r9,80003814 <my_device_cdc_RXtask+0x1d8>
80003752:	92 09       	ld.sh	r9,r9[0x0]
80003754:	f0 09 19 00 	cp.h	r9,r8
80003758:	c0 51       	brne	80003762 <my_device_cdc_RXtask+0x126>
						HeadIndex1 = (HeadIndex1 - 1) & BUFFERCOUNTMASK;
8000375a:	20 18       	sub	r8,1
8000375c:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80003760:	a4 08       	st.h	r2[0x0],r8
					}
					USB_Rx_state = WAITINGFORSTART;
80003762:	30 08       	mov	r8,0
80003764:	8b 08       	st.w	r5[0x0],r8
80003766:	c0 68       	rjmp	80003772 <my_device_cdc_RXtask+0x136>
				Buffer1[HeadIndex1].RAW_Bytes[bytesarrived1[HeadIndex1]++] = c;
				USB_Rx_state = WAITINGFORLENGTHLSB;
				break;
				case  WAITINGFORLENGTHLSB:
				bytesexpected1 = (bytesexpected1<<8) + c;
				Buffer1[HeadIndex1].RAW_Bytes[bytesarrived1[HeadIndex1]++] = c;
80003768:	4a c2       	lddpc	r2,80003818 <my_device_cdc_RXtask+0x1dc>
8000376a:	4a d4       	lddpc	r4,8000381c <my_device_cdc_RXtask+0x1e0>
8000376c:	4a d1       	lddpc	r1,80003820 <my_device_cdc_RXtask+0x1e4>
8000376e:	e0 60 01 48 	mov	r0,328

	while (0 != (num_chars_in = my_usb_test_hit())){ //Keep going back for entire millisecond USB frame
		while (0 != num_chars_in--){
			c = Usb_read_endpoint_data(RX_EP, 8);

			switch (USB_Rx_state){
80003772:	6a 0a       	ld.w	r10,r5[0x0]
80003774:	6c 08       	ld.w	r8,r6[0x0]
			break;
		}
	}
}

void my_device_cdc_RXtask(void)
80003776:	20 18       	sub	r8,1
	static S32 num_chars_in;
	U8 c;


	while (0 != (num_chars_in = my_usb_test_hit())){ //Keep going back for entire millisecond USB frame
		while (0 != num_chars_in--){
80003778:	5b f8       	cp.w	r8,-1
8000377a:	fe 91 ff 67 	brne	80003648 <my_device_cdc_RXtask+0xc>
8000377e:	8d 08       	st.w	r6[0x0],r8
				break;
				case DISCARDING:
				break;
			}
		}
		Usb_ack_out_received_free(RX_EP);
80003780:	30 29       	mov	r9,2
80003782:	fe 68 01 68 	mov	r8,-130712
80003786:	91 09       	st.w	r8[0x0],r9
80003788:	e0 69 40 00 	mov	r9,16384
8000378c:	fe 68 02 28 	mov	r8,-130520
80003790:	91 09       	st.w	r8[0x0],r9
	//U32 debug;
	static S32 num_chars_in;
	U8 c;


	while (0 != (num_chars_in = my_usb_test_hit())){ //Keep going back for entire millisecond USB frame
80003792:	f0 1f 00 25 	mcall	80003824 <my_device_cdc_RXtask+0x1e8>
80003796:	8d 0c       	st.w	r6[0x0],r12
80003798:	ce 81       	brne	80003768 <my_device_cdc_RXtask+0x12c>
			}
		}
		Usb_ack_out_received_free(RX_EP);
	}

	if (TailIndex1 != HeadIndex1){ //Something new, or still in progress.
8000379a:	49 f8       	lddpc	r8,80003814 <my_device_cdc_RXtask+0x1d8>
8000379c:	90 08       	ld.sh	r8,r8[0x0]
8000379e:	49 f9       	lddpc	r9,80003818 <my_device_cdc_RXtask+0x1dc>
800037a0:	92 09       	ld.sh	r9,r9[0x0]
800037a2:	f2 08 19 00 	cp.h	r8,r9
800037a6:	c2 b0       	breq	800037fc <my_device_cdc_RXtask+0x1c0>
		if (0 != (((&AVR32_PDCA.channel[PDCA_CHANNEL_USARTTX_EXAMPLE])->isr) & 0x00000002)){//
800037a8:	fe 7a 00 00 	mov	r10,-65536
800037ac:	74 ba       	ld.w	r10,r10[0x2c]
800037ae:	e2 1a 00 02 	andl	r10,0x2,COH
800037b2:	c2 50       	breq	800037fc <my_device_cdc_RXtask+0x1c0>
			//Was something in progress?
			if (0 == bytesarrived1[TailIndex1]){
800037b4:	49 aa       	lddpc	r10,8000381c <my_device_cdc_RXtask+0x1e0>
800037b6:	f4 08 04 1b 	ld.sh	r11,r10[r8<<0x1]
800037ba:	30 0a       	mov	r10,0
800037bc:	f4 0b 19 00 	cp.h	r11,r10
800037c0:	c1 b1       	brne	800037f6 <my_device_cdc_RXtask+0x1ba>
				//Release Buffer
				TailIndex1 = (TailIndex1 - 1) & BUFFERCOUNTMASK;
800037c2:	20 18       	sub	r8,1
800037c4:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800037c8:	49 3a       	lddpc	r10,80003814 <my_device_cdc_RXtask+0x1d8>
800037ca:	b4 08       	st.h	r10[0x0],r8
			}
			if (TailIndex1 != HeadIndex1){//Anything new?
800037cc:	f0 09 19 00 	cp.h	r9,r8
800037d0:	c1 60       	breq	800037fc <my_device_cdc_RXtask+0x1c0>
				(&AVR32_PDCA.channel[PDCA_CHANNEL_USARTTX_EXAMPLE])->mar = (U32)&Buffer1[TailIndex1].RAW_Bytes[0];
800037d2:	e0 6a 01 48 	mov	r10,328
800037d6:	f0 0a 02 4a 	mul	r10,r8,r10
800037da:	49 29       	lddpc	r9,80003820 <my_device_cdc_RXtask+0x1e4>
800037dc:	f4 09 00 09 	add	r9,r10,r9
800037e0:	fe 7a 00 00 	mov	r10,-65536
800037e4:	95 09       	st.w	r10[0x0],r9
				(&AVR32_PDCA.channel[PDCA_CHANNEL_USARTTX_EXAMPLE])->tcr = bytesarrived1[TailIndex1];   
800037e6:	48 e9       	lddpc	r9,8000381c <my_device_cdc_RXtask+0x1e0>
800037e8:	f2 08 04 1b 	ld.sh	r11,r9[r8<<0x1]
800037ec:	95 2b       	st.w	r10[0x8],r11
				bytesarrived1[TailIndex1] = 0; //Mark DMA has started.
800037ee:	30 0a       	mov	r10,0
800037f0:	f2 08 0a 1a 	st.h	r9[r8<<0x1],r10
800037f4:	d8 32       	popm	r0-r7,pc
			//Was something in progress?
			if (0 == bytesarrived1[TailIndex1]){
				//Release Buffer
				TailIndex1 = (TailIndex1 - 1) & BUFFERCOUNTMASK;
			}
			if (TailIndex1 != HeadIndex1){//Anything new?
800037f6:	48 88       	lddpc	r8,80003814 <my_device_cdc_RXtask+0x1d8>
800037f8:	90 08       	ld.sh	r8,r8[0x0]
800037fa:	ce cb       	rjmp	800037d2 <my_device_cdc_RXtask+0x196>
800037fc:	d8 32       	popm	r0-r7,pc
800037fe:	00 00       	add	r0,r0
80003800:	00 00       	add	r0,r0
80003802:	06 04       	add	r4,r3
80003804:	00 00       	add	r0,r0
80003806:	07 04       	ld.w	r4,r3++
80003808:	00 00       	add	r0,r0
8000380a:	06 5c       	eor	r12,r3
8000380c:	00 00       	add	r0,r0
8000380e:	09 10       	ld.sh	r0,r4++
80003810:	80 00       	ld.sh	r0,r0[0x0]
80003812:	35 98       	mov	r8,89
80003814:	00 00       	add	r0,r0
80003816:	07 00       	ld.w	r0,r3++
80003818:	00 00       	add	r0,r0
8000381a:	09 12       	ld.sh	r2,r4++
8000381c:	00 00       	add	r0,r0
8000381e:	0f bc       	ld.ub	r12,r7[0x3]
80003820:	00 00       	add	r0,r0
80003822:	09 9c       	ld.ub	r12,r4[0x1]
80003824:	80 00       	ld.sh	r0,r0[0x0]
80003826:	34 74       	mov	r4,71

80003828 <my_device_cdc_TXtask>:
	USB_Tx_state = WAITINGFORUART;
}


void my_device_cdc_TXtask(void)
{
80003828:	d4 21       	pushm	r4-r7,lr
	S32 i;

	if (HeadIndex2 != TailIndex2){
8000382a:	4c 78       	lddpc	r8,80003944 <my_device_cdc_TXtask+0x11c>
8000382c:	90 08       	ld.sh	r8,r8[0x0]
8000382e:	4c 79       	lddpc	r9,80003948 <my_device_cdc_TXtask+0x120>
80003830:	92 09       	ld.sh	r9,r9[0x0]
80003832:	f0 09 19 00 	cp.h	r9,r8
80003836:	e0 80 00 85 	breq	80003940 <my_device_cdc_TXtask+0x118>
		switch (USB_Tx_state){
8000383a:	4c 59       	lddpc	r9,8000394c <my_device_cdc_TXtask+0x124>
8000383c:	72 09       	ld.w	r9,r9[0x0]
8000383e:	58 09       	cp.w	r9,0
80003840:	c0 50       	breq	8000384a <my_device_cdc_TXtask+0x22>
80003842:	58 19       	cp.w	r9,1
80003844:	e0 81 00 7e 	brne	80003940 <my_device_cdc_TXtask+0x118>
80003848:	c2 48       	rjmp	80003890 <my_device_cdc_TXtask+0x68>
			case   WAITINGFORUART:
			i = Buffer2[TailIndex2].RAW_Words[0];
8000384a:	e0 69 01 48 	mov	r9,328
8000384e:	b3 38       	mul	r8,r9
80003850:	4c 09       	lddpc	r9,80003950 <my_device_cdc_TXtask+0x128>
80003852:	f2 08 03 08 	ld.w	r8,r9[r8]
			if (0x61000000 != (i & 0xFF000000)){//
80003856:	10 99       	mov	r9,r8
80003858:	e6 19 ff 00 	andh	r9,0xff00,COH
8000385c:	30 0a       	mov	r10,0
8000385e:	ea 1a 61 00 	orh	r10,0x6100
80003862:	14 39       	cp.w	r9,r10
80003864:	c0 40       	breq	8000386c <my_device_cdc_TXtask+0x44>
				depleteTxBuffer();
80003866:	f0 1f 00 3c 	mcall	80003954 <my_device_cdc_TXtask+0x12c>
				break;
8000386a:	d8 22       	popm	r4-r7,pc
			}


			i = ((i & 0x00FFFF00)>>8) + 4;
8000386c:	f1 d8 c1 10 	bfextu	r8,r8,0x8,0x10
80003870:	2f c8       	sub	r8,-4
			if (i > BYTESINPCM){//
80003872:	e0 48 01 48 	cp.w	r8,328
80003876:	e0 8a 00 05 	brle	80003880 <my_device_cdc_TXtask+0x58>
				depleteTxBuffer();
8000387a:	f0 1f 00 37 	mcall	80003954 <my_device_cdc_TXtask+0x12c>
				break;
8000387e:	d8 22       	popm	r4-r7,pc
			}
			bytestosend2 = i;
80003880:	4b 69       	lddpc	r9,80003958 <my_device_cdc_TXtask+0x130>
80003882:	b2 08       	st.h	r9[0x0],r8
			bytessent2   = 0;
80003884:	30 09       	mov	r9,0
80003886:	4b 68       	lddpc	r8,8000395c <my_device_cdc_TXtask+0x134>
80003888:	b0 09       	st.h	r8[0x0],r9
			USB_Tx_state = WRITING;
8000388a:	30 19       	mov	r9,1
8000388c:	4b 08       	lddpc	r8,8000394c <my_device_cdc_TXtask+0x124>
8000388e:	91 09       	st.w	r8[0x0],r9
			//Fall through. Do not break.
			case WRITING:
			if( uart_usb_tx_ready() ){                    //This *should* be a whole 64 byte buffer,
80003890:	f0 1f 00 34 	mcall	80003960 <my_device_cdc_TXtask+0x138>
80003894:	c5 60       	breq	80003940 <my_device_cdc_TXtask+0x118>
				Usb_reset_endpoint_fifo_access(TX_EP);    //So reset the access.
				for (i = 0; i < 64; i++){
					Usb_write_endpoint_data(TX_EP, 8, Buffer2[TailIndex2].RAW_Bytes[bytessent2++]);
80003896:	4b 29       	lddpc	r9,8000395c <my_device_cdc_TXtask+0x134>
80003898:	92 08       	ld.sh	r8,r9[0x0]
8000389a:	4a ba       	lddpc	r10,80003944 <my_device_cdc_TXtask+0x11c>
8000389c:	94 0b       	ld.sh	r11,r10[0x0]
8000389e:	e0 6a 01 48 	mov	r10,328
800038a2:	f6 0a 02 4a 	mul	r10,r11,r10
800038a6:	10 0a       	add	r10,r8
800038a8:	4a ab       	lddpc	r11,80003950 <my_device_cdc_TXtask+0x128>
800038aa:	f6 0a 07 0b 	ld.ub	r11,r11[r10]
800038ae:	30 0a       	mov	r10,0
800038b0:	ea 1a d0 01 	orh	r10,0xd001
800038b4:	b4 8b       	st.b	r10[0x0],r11
800038b6:	30 1b       	mov	r11,1
800038b8:	ea 1b d0 01 	orh	r11,0xd001
800038bc:	4a aa       	lddpc	r10,80003964 <my_device_cdc_TXtask+0x13c>
800038be:	95 1b       	st.w	r10[0x4],r11
800038c0:	2f f8       	sub	r8,-1
800038c2:	b2 08       	st.h	r9[0x0],r8
					if (bytessent2 == bytestosend2)break; //break out of loop
800038c4:	4a 59       	lddpc	r9,80003958 <my_device_cdc_TXtask+0x130>
800038c6:	92 09       	ld.sh	r9,r9[0x0]
800038c8:	f0 09 19 00 	cp.h	r9,r8
800038cc:	c3 00       	breq	8000392c <my_device_cdc_TXtask+0x104>
800038ce:	30 1a       	mov	r10,1
			//Fall through. Do not break.
			case WRITING:
			if( uart_usb_tx_ready() ){                    //This *should* be a whole 64 byte buffer,
				Usb_reset_endpoint_fifo_access(TX_EP);    //So reset the access.
				for (i = 0; i < 64; i++){
					Usb_write_endpoint_data(TX_EP, 8, Buffer2[TailIndex2].RAW_Bytes[bytessent2++]);
800038d0:	4a 5c       	lddpc	r12,80003964 <my_device_cdc_TXtask+0x13c>
800038d2:	4a 3b       	lddpc	r11,8000395c <my_device_cdc_TXtask+0x134>
800038d4:	49 f4       	lddpc	r4,80003950 <my_device_cdc_TXtask+0x128>
800038d6:	49 c5       	lddpc	r5,80003944 <my_device_cdc_TXtask+0x11c>
800038d8:	e0 66 01 48 	mov	r6,328
					if (bytessent2 == bytestosend2)break; //break out of loop
800038dc:	49 f7       	lddpc	r7,80003958 <my_device_cdc_TXtask+0x130>
			//Fall through. Do not break.
			case WRITING:
			if( uart_usb_tx_ready() ){                    //This *should* be a whole 64 byte buffer,
				Usb_reset_endpoint_fifo_access(TX_EP);    //So reset the access.
				for (i = 0; i < 64; i++){
					Usb_write_endpoint_data(TX_EP, 8, Buffer2[TailIndex2].RAW_Bytes[bytessent2++]);
800038de:	96 09       	ld.sh	r9,r11[0x0]
800038e0:	8a 08       	ld.sh	r8,r5[0x0]
800038e2:	ad 38       	mul	r8,r6
800038e4:	12 08       	add	r8,r9
800038e6:	e8 08 07 0e 	ld.ub	lr,r4[r8]
800038ea:	78 18       	ld.w	r8,r12[0x4]
800038ec:	10 ce       	st.b	r8++,lr
800038ee:	99 18       	st.w	r12[0x4],r8
800038f0:	f2 c8 ff ff 	sub	r8,r9,-1
800038f4:	b6 08       	st.h	r11[0x0],r8
					if (bytessent2 == bytestosend2)break; //break out of loop
800038f6:	8e 09       	ld.sh	r9,r7[0x0]
800038f8:	f0 09 19 00 	cp.h	r9,r8
800038fc:	c1 80       	breq	8000392c <my_device_cdc_TXtask+0x104>
			USB_Tx_state = WRITING;
			//Fall through. Do not break.
			case WRITING:
			if( uart_usb_tx_ready() ){                    //This *should* be a whole 64 byte buffer,
				Usb_reset_endpoint_fifo_access(TX_EP);    //So reset the access.
				for (i = 0; i < 64; i++){
800038fe:	2f fa       	sub	r10,-1
80003900:	e0 4a 00 40 	cp.w	r10,64
80003904:	ce d1       	brne	800038de <my_device_cdc_TXtask+0xb6>
					Usb_write_endpoint_data(TX_EP, 8, Buffer2[TailIndex2].RAW_Bytes[bytessent2++]);
					if (bytessent2 == bytestosend2)break; //break out of loop
				}
				Usb_ack_in_ready_send(TX_EP);
80003906:	30 19       	mov	r9,1
80003908:	fe 68 01 64 	mov	r8,-130716
8000390c:	91 09       	st.w	r8[0x0],r9
8000390e:	e0 69 40 00 	mov	r9,16384
80003912:	fe 68 02 24 	mov	r8,-130524
80003916:	91 09       	st.w	r8[0x0],r9
				if (bytessent2 == bytestosend2){
80003918:	49 18       	lddpc	r8,8000395c <my_device_cdc_TXtask+0x134>
8000391a:	90 09       	ld.sh	r9,r8[0x0]
8000391c:	48 f8       	lddpc	r8,80003958 <my_device_cdc_TXtask+0x130>
8000391e:	90 08       	ld.sh	r8,r8[0x0]
80003920:	f0 09 19 00 	cp.h	r9,r8
80003924:	c0 e1       	brne	80003940 <my_device_cdc_TXtask+0x118>
					depleteTxBuffer();
80003926:	f0 1f 00 0c 	mcall	80003954 <my_device_cdc_TXtask+0x12c>
8000392a:	d8 22       	popm	r4-r7,pc
				Usb_reset_endpoint_fifo_access(TX_EP);    //So reset the access.
				for (i = 0; i < 64; i++){
					Usb_write_endpoint_data(TX_EP, 8, Buffer2[TailIndex2].RAW_Bytes[bytessent2++]);
					if (bytessent2 == bytestosend2)break; //break out of loop
				}
				Usb_ack_in_ready_send(TX_EP);
8000392c:	30 19       	mov	r9,1
8000392e:	fe 68 01 64 	mov	r8,-130716
80003932:	91 09       	st.w	r8[0x0],r9
80003934:	e0 69 40 00 	mov	r9,16384
80003938:	fe 68 02 24 	mov	r8,-130524
8000393c:	91 09       	st.w	r8[0x0],r9
8000393e:	cf 4b       	rjmp	80003926 <my_device_cdc_TXtask+0xfe>
80003940:	d8 22       	popm	r4-r7,pc
80003942:	00 00       	add	r0,r0
80003944:	00 00       	add	r0,r0
80003946:	09 96       	ld.ub	r6,r4[0x1]
80003948:	00 00       	add	r0,r0
8000394a:	08 0c       	add	r12,r4
8000394c:	00 00       	add	r0,r0
8000394e:	06 7c       	tst	r12,r3
80003950:	00 00       	add	r0,r0
80003952:	0f c4       	ld.ub	r4,r7[0x4]
80003954:	80 00       	ld.sh	r0,r0[0x0]
80003956:	34 b4       	mov	r4,75
80003958:	00 00       	add	r0,r0
8000395a:	09 14       	ld.sh	r4,r4++
8000395c:	00 00       	add	r0,r0
8000395e:	09 98       	ld.ub	r8,r4[0x1]
80003960:	80 00       	ld.sh	r0,r0[0x0]
80003962:	3c 74       	mov	r4,-57
80003964:	00 00       	add	r0,r0
80003966:	06 5c       	eor	r12,r3

80003968 <main>:
/*! \brief Main function. Execution starts here.
 *
 * \retval 42 Fatal error.
 */
int main(void)
{
80003968:	eb cd 40 fc 	pushm	r2-r7,lr
  
	//Configure system clocks.
	//if (pcl_configure_clocks(&pcl_freq_param) != PASS)
    //return 42;
	// Set CPU and PBA clock
	 if( PM_FREQ_STATUS_FAIL==pm_configure_clocks(&pm_freq_param) )
8000396c:	fe fc 02 24 	ld.w	r12,pc[548]
80003970:	f0 1f 00 89 	mcall	80003b94 <main+0x22c>
80003974:	5b fc       	cp.w	r12,-1
80003976:	c0 41       	brne	8000397e <main+0x16>
  #if USB_HOST_FEATURE == true
    host_cdc_task();
  #endif
  }
 return 0;
}
80003978:	32 bc       	mov	r12,43
8000397a:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
  // Initialize usart comm
  //init_dbg_rs232(pcl_freq_param.pba_f);

  // Give the used CPU clock frequency to Newlib, so it can work properly.
  //set_cpu_hz(pcl_freq_param.pba_f);
   set_cpu_hz(pm_freq_param.cpu_f);
8000397e:	fe f8 02 12 	ld.w	r8,pc[530]
80003982:	70 0c       	ld.w	r12,r8[0x0]
80003984:	f0 1f 00 85 	mcall	80003b98 <main+0x230>
 
	Disable_global_interrupt();
80003988:	d3 03       	ssrf	0x10

	AVR32_GPIO.port[0].ovrc  =  0x00100F80;  //Values will be low.
8000398a:	fe 78 10 00 	mov	r8,-61440
8000398e:	e0 69 0f 80 	mov	r9,3968
80003992:	ea 19 00 10 	orh	r9,0x10
80003996:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_GPIO.port[0].oders =  0x00100F80;  //Output Drivers will be Enabled.
8000399a:	f1 49 00 44 	st.w	r8[68],r9
	AVR32_GPIO.port[0].oderc =  0x0000F000;  //Output Drivers will be Disabled.
8000399e:	e0 69 f0 00 	mov	r9,61440
800039a2:	f1 49 00 48 	st.w	r8[72],r9
	AVR32_GPIO.port[0].gpers =  0x0010FF80;  //Enable as GPIO.
800039a6:	e0 69 ff 80 	mov	r9,65408
800039aa:	ea 19 00 10 	orh	r9,0x10
800039ae:	91 19       	st.w	r8[0x4],r9
	//  LED_GREEN2              [   PortA Pin  10 00000400]
	//  AMBE_RESET              [   PortA Pin  20 00100000]

  // Initialize USB clock.
  //pcl_configure_usb_clock();
  pm_configure_usb_clock();
800039b0:	f0 1f 00 7b 	mcall	80003b9c <main+0x234>
     //Debug monitor.
     for (i=0; i<NUMSTAMPS; i++){
	     TimeStamps[i] = 0;
	     SofCounter[i]= 0;
	     EventStamps[i] = 0;
	     mParam1[MonitorIndex] = 0;
800039b4:	4f b8       	lddpc	r8,80003ba0 <main+0x238>
800039b6:	70 0b       	ld.w	r11,r8[0x0]
800039b8:	4f b9       	lddpc	r9,80003ba4 <main+0x23c>

/*! \brief Main function. Execution starts here.
 *
 * \retval 42 Fatal error.
 */
int main(void)
800039ba:	f2 c6 ff 00 	sub	r6,r9,-256
800039be:	30 08       	mov	r8,0
  //pcl_configure_usb_clock();
  pm_configure_usb_clock();
  
     //Debug monitor.
     for (i=0; i<NUMSTAMPS; i++){
	     TimeStamps[i] = 0;
800039c0:	10 9a       	mov	r10,r8
	     SofCounter[i]= 0;
800039c2:	4f a7       	lddpc	r7,80003ba8 <main+0x240>
	     EventStamps[i] = 0;
800039c4:	4f ac       	lddpc	r12,80003bac <main+0x244>
  //pcl_configure_usb_clock();
  pm_configure_usb_clock();
  
     //Debug monitor.
     for (i=0; i<NUMSTAMPS; i++){
	     TimeStamps[i] = 0;
800039c6:	12 aa       	st.w	r9++,r10
	     SofCounter[i]= 0;
800039c8:	ee 08 0a 0a 	st.h	r7[r8],r10
	     EventStamps[i] = 0;
800039cc:	f8 08 0a 0a 	st.h	r12[r8],r10
800039d0:	2f e8       	sub	r8,-2
  // Initialize USB clock.
  //pcl_configure_usb_clock();
  pm_configure_usb_clock();
  
     //Debug monitor.
     for (i=0; i<NUMSTAMPS; i++){
800039d2:	0c 39       	cp.w	r9,r6
800039d4:	cf 91       	brne	800039c6 <main+0x5e>
800039d6:	30 04       	mov	r4,0
800039d8:	4f 68       	lddpc	r8,80003bb0 <main+0x248>
800039da:	f0 0b 09 24 	st.w	r8[r11<<0x2],r4
800039de:	4f 68       	lddpc	r8,80003bb4 <main+0x24c>
800039e0:	f0 0b 09 24 	st.w	r8[r11<<0x2],r4
	     SofCounter[i]= 0;
	     EventStamps[i] = 0;
	     mParam1[MonitorIndex] = 0;
	     mParam2[MonitorIndex] = 0;
     }
     MonitorIndex = 0;
800039e4:	4e f8       	lddpc	r8,80003ba0 <main+0x238>
800039e6:	91 04       	st.w	r8[0x0],r4


     Dongle_state = WAITINGFORENUM;
800039e8:	4f 48       	lddpc	r8,80003bb8 <main+0x250>
800039ea:	91 04       	st.w	r8[0x0],r4
     USB_Rx_state = DISCARDING;
800039ec:	30 59       	mov	r9,5
800039ee:	4f 48       	lddpc	r8,80003bbc <main+0x254>
800039f0:	91 09       	st.w	r8[0x0],r9
     sof_cnt = 0;
800039f2:	4f 48       	lddpc	r8,80003bc0 <main+0x258>
800039f4:	b0 04       	st.h	r8[0x0],r4
     bytesexpected1 = 0;
800039f6:	4f 48       	lddpc	r8,80003bc4 <main+0x25c>
800039f8:	b0 04       	st.h	r8[0x0],r4
     HeadIndex1 = 0;
800039fa:	4f 48       	lddpc	r8,80003bc8 <main+0x260>
800039fc:	b0 04       	st.h	r8[0x0],r4
     TailIndex1 = 0;
800039fe:	4f 48       	lddpc	r8,80003bcc <main+0x264>
80003a00:	b0 04       	st.h	r8[0x0],r4
     bytestosend2 = 0;
80003a02:	4f 48       	lddpc	r8,80003bd0 <main+0x268>
80003a04:	b0 04       	st.h	r8[0x0],r4
     bytessent2 = 0;
80003a06:	4f 48       	lddpc	r8,80003bd4 <main+0x26c>
80003a08:	b0 04       	st.h	r8[0x0],r4
     HeadIndex2 = 0;
80003a0a:	4f 48       	lddpc	r8,80003bd8 <main+0x270>
80003a0c:	b0 04       	st.h	r8[0x0],r4
     TailIndex2 = 0;
80003a0e:	4f 48       	lddpc	r8,80003bdc <main+0x274>
80003a10:	b0 04       	st.h	r8[0x0],r4

     for (i=0; i<MAXBUFFERCOUNT; i++){
	     bytesarrived1[i] = 0;
80003a12:	4f 48       	lddpc	r8,80003be0 <main+0x278>
80003a14:	b0 04       	st.h	r8[0x0],r4
80003a16:	b0 14       	st.h	r8[0x2],r4
80003a18:	b0 24       	st.h	r8[0x4],r4
80003a1a:	b0 34       	st.h	r8[0x6],r4
     }
  
  Set_system_register(AVR32_COUNT, 0);
80003a1c:	e3 b4 00 42 	mtsr	0x108,r4
  
  
   //Enable USART. DVSI chip still heldin reset.
   init_usart();
80003a20:	f0 1f 00 71 	mcall	80003be4 <main+0x27c>
  
  // Initialize USB task
  usb_task_init();
80003a24:	f0 1f 00 71 	mcall	80003be8 <main+0x280>


#if USB_DEVICE_FEATURE == true
  // Initialize device CDC USB task
  device_cdc_task_init();
80003a28:	f0 1f 00 71 	mcall	80003bec <main+0x284>
  host_cdc_task_init();
#endif


  // No OS here. Need to call each task in round-robin mode.
  Enable_global_interrupt();
80003a2c:	d5 03       	csrf	0x10
		  }
		  break;
		  case WAKINGDVSICHIP:
		  if ((Get_system_register(AVR32_COUNT) - wakeuptimer) > 24000000){
			  for (i=0; i<8; i++){
				  Buffer1[0].RAW_Bytes[i] = AMBEP25HALFRATE[i];
80003a2e:	4f 16       	lddpc	r6,80003bf0 <main+0x288>
80003a30:	4f 15       	lddpc	r5,80003bf4 <main+0x28c>
		  case WAITINGFORENUM:
		  if (Is_device_enumerated()){
			  //Perform any local DVSI chip initialization.
			  AVR32_GPIO.port[0].ovrs  =  0x00100800; //Enable DVSI chip.[ForceRQST High]

			  for (j=0; j<MAXBUFFERCOUNT; j++){
80003a32:	e0 63 01 48 	mov	r3,328
				  for (i=0; i<BYTESINPCM; i++){
					  Buffer1[j].RAW_Bytes[i] = 0;
80003a36:	30 07       	mov	r7,0

  // No OS here. Need to call each task in round-robin mode.
  Enable_global_interrupt();
  while (true)
  {
    usb_task();
80003a38:	f0 1f 00 70 	mcall	80003bf8 <main+0x290>
	
	  switch (Dongle_state){
80003a3c:	4d f8       	lddpc	r8,80003bb8 <main+0x250>
80003a3e:	70 08       	ld.w	r8,r8[0x0]
80003a40:	58 18       	cp.w	r8,1
80003a42:	c4 30       	breq	80003ac8 <main+0x160>
80003a44:	c0 73       	brcs	80003a52 <main+0xea>
80003a46:	58 28       	cp.w	r8,2
80003a48:	c7 50       	breq	80003b32 <main+0x1ca>
80003a4a:	58 38       	cp.w	r8,3
80003a4c:	e0 81 00 9f 	brne	80003b8a <main+0x222>
80003a50:	c8 c8       	rjmp	80003b68 <main+0x200>
		  case WAITINGFORENUM:
		  if (Is_device_enumerated()){
80003a52:	4e b8       	lddpc	r8,80003bfc <main+0x294>
80003a54:	11 88       	ld.ub	r8,r8[0x0]
80003a56:	58 08       	cp.w	r8,0
80003a58:	c2 a0       	breq	80003aac <main+0x144>
			  //Perform any local DVSI chip initialization.
			  AVR32_GPIO.port[0].ovrs  =  0x00100800; //Enable DVSI chip.[ForceRQST High]
80003a5a:	e0 69 08 00 	mov	r9,2048
80003a5e:	ea 19 00 10 	orh	r9,0x10
80003a62:	fe 78 10 00 	mov	r8,-61440
80003a66:	f1 49 00 54 	st.w	r8[84],r9
80003a6a:	30 0b       	mov	r11,0

			  for (j=0; j<MAXBUFFERCOUNT; j++){
80003a6c:	4e 54       	lddpc	r4,80003c00 <main+0x298>
80003a6e:	16 9c       	mov	r12,r11
80003a70:	c0 a8       	rjmp	80003a84 <main+0x11c>
				  for (i=0; i<BYTESINPCM; i++){
					  Buffer1[j].RAW_Bytes[i] = 0;
80003a72:	14 c7       	st.b	r10++,r7
					  Buffer2[j].RAW_Bytes[i] = 0;
80003a74:	12 c7       	st.b	r9++,r7
		  if (Is_device_enumerated()){
			  //Perform any local DVSI chip initialization.
			  AVR32_GPIO.port[0].ovrs  =  0x00100800; //Enable DVSI chip.[ForceRQST High]

			  for (j=0; j<MAXBUFFERCOUNT; j++){
				  for (i=0; i<BYTESINPCM; i++){
80003a76:	2f f8       	sub	r8,-1
80003a78:	e0 48 01 48 	cp.w	r8,328
80003a7c:	cf b1       	brne	80003a72 <main+0x10a>
		  case WAITINGFORENUM:
		  if (Is_device_enumerated()){
			  //Perform any local DVSI chip initialization.
			  AVR32_GPIO.port[0].ovrs  =  0x00100800; //Enable DVSI chip.[ForceRQST High]

			  for (j=0; j<MAXBUFFERCOUNT; j++){
80003a7e:	2f fb       	sub	r11,-1
80003a80:	58 4b       	cp.w	r11,4
80003a82:	c0 80       	breq	80003a92 <main+0x12a>
80003a84:	f6 03 02 49 	mul	r9,r11,r3
80003a88:	f2 06 00 0a 	add	r10,r9,r6
80003a8c:	08 09       	add	r9,r4
80003a8e:	18 98       	mov	r8,r12
80003a90:	cf 1b       	rjmp	80003a72 <main+0x10a>
				  for (i=0; i<BYTESINPCM; i++){
					  Buffer1[j].RAW_Bytes[i] = 0;
					  Buffer2[j].RAW_Bytes[i] = 0;
				  }
			  }
			  AVR32_GPIO.port[0].ovrs  =  0x00000780; //ON All LED.
80003a92:	e0 69 07 80 	mov	r9,1920
80003a96:	fe 78 10 00 	mov	r8,-61440
80003a9a:	f1 49 00 54 	st.w	r8[84],r9
			  LEDblinker = 0;
			  wakeuptimer = Get_system_register(AVR32_COUNT);
80003a9e:	e1 b2 00 42 	mfsr	r2,0x108
			  Dongle_state = WAKINGDVSICHIP;
80003aa2:	30 19       	mov	r9,1
80003aa4:	4c 58       	lddpc	r8,80003bb8 <main+0x250>
80003aa6:	91 09       	st.w	r8[0x0],r9
80003aa8:	30 04       	mov	r4,0
80003aaa:	c7 08       	rjmp	80003b8a <main+0x222>
			  }else{
			  if (6000 < LEDblinker++){
80003aac:	e0 44 17 70 	cp.w	r4,6000
80003ab0:	e0 89 00 04 	brgt	80003ab8 <main+0x150>
80003ab4:	2f f4       	sub	r4,-1
80003ab6:	c6 a8       	rjmp	80003b8a <main+0x222>
				  LEDblinker = 0;
				  AVR32_GPIO.port[0].ovrt  =  0x00000080; //Blink LED.
80003ab8:	e0 69 00 80 	mov	r9,128
80003abc:	fe 78 10 00 	mov	r8,-61440
80003ac0:	f1 49 00 5c 	st.w	r8[92],r9
80003ac4:	30 04       	mov	r4,0
80003ac6:	c6 28       	rjmp	80003b8a <main+0x222>
			  }
		  }
		  break;
		  case WAKINGDVSICHIP:
		  if ((Get_system_register(AVR32_COUNT) - wakeuptimer) > 24000000){
80003ac8:	e1 b8 00 42 	mfsr	r8,0x108
80003acc:	04 18       	sub	r8,r2
80003ace:	e0 69 36 00 	mov	r9,13824
80003ad2:	ea 19 01 6e 	orh	r9,0x16e
80003ad6:	12 38       	cp.w	r8,r9
80003ad8:	e0 8a 00 59 	brle	80003b8a <main+0x222>
80003adc:	30 08       	mov	r8,0
			  for (i=0; i<8; i++){
				  Buffer1[0].RAW_Bytes[i] = AMBEP25HALFRATE[i];
80003ade:	ea 08 07 09 	ld.ub	r9,r5[r8]
80003ae2:	ec 08 0b 09 	st.b	r6[r8],r9
			  }
		  }
		  break;
		  case WAKINGDVSICHIP:
		  if ((Get_system_register(AVR32_COUNT) - wakeuptimer) > 24000000){
			  for (i=0; i<8; i++){
80003ae6:	2f f8       	sub	r8,-1
80003ae8:	58 88       	cp.w	r8,8
80003aea:	cf a1       	brne	80003ade <main+0x176>
				  Buffer1[0].RAW_Bytes[i] = AMBEP25HALFRATE[i];
			  }
			  //There may have been a transient with turning on the DVSI chip.
			  //Clear out anything stuck in USART.
			  (&AVR32_USART1)->csr;
80003aec:	fe 78 18 00 	mov	r8,-59392
80003af0:	70 59       	ld.w	r9,r8[0x14]
			  (&AVR32_USART1)->rhr;
80003af2:	70 69       	ld.w	r9,r8[0x18]
			  (&AVR32_USART1)->cr = AVR32_USART_CR_RSTSTA_MASK;
80003af4:	e0 69 01 00 	mov	r9,256
80003af8:	91 09       	st.w	r8[0x0],r9
			  (&AVR32_USART1)->cr = AVR32_USART_CR_RXEN_MASK
80003afa:	35 09       	mov	r9,80
80003afc:	91 09       	st.w	r8[0x0],r9
			  | AVR32_USART_CR_TXEN_MASK;

			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTTX_EXAMPLE])->psr = AVR32_PDCA_PID_USART1_TX;
80003afe:	fe 78 00 00 	mov	r8,-65536
80003b02:	30 99       	mov	r9,9
80003b04:	91 19       	st.w	r8[0x4],r9
			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTTX_EXAMPLE])->mr = AVR32_PDCA_BYTE;
80003b06:	30 0a       	mov	r10,0
80003b08:	91 6a       	st.w	r8[0x18],r10
			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->psr = AVR32_PDCA_PID_USART1_RX;
80003b0a:	fe 79 00 40 	mov	r9,-65472
80003b0e:	30 3b       	mov	r11,3
80003b10:	93 1b       	st.w	r9[0x4],r11
			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->mr = AVR32_PDCA_BYTE;
80003b12:	93 6a       	st.w	r9[0x18],r10

			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->mar = (U32)&Buffer2[0].RAW_Bytes[0];
80003b14:	4b ba       	lddpc	r10,80003c00 <main+0x298>
80003b16:	93 0a       	st.w	r9[0x0],r10
			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->tcr = 8;
80003b18:	30 8b       	mov	r11,8
80003b1a:	93 2b       	st.w	r9[0x8],r11
			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->isr;
80003b1c:	72 ba       	ld.w	r10,r9[0x2c]
			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->cr = 0x00000001;//
80003b1e:	30 1a       	mov	r10,1
80003b20:	93 5a       	st.w	r9[0x14],r10

			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTTX_EXAMPLE])->mar = (U32)&Buffer1[0].RAW_Bytes[0];
80003b22:	91 06       	st.w	r8[0x0],r6
			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTTX_EXAMPLE])->tcr = 8;
80003b24:	91 2b       	st.w	r8[0x8],r11
			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTTX_EXAMPLE])->isr;
80003b26:	70 b9       	ld.w	r9,r8[0x2c]
			  (&AVR32_PDCA.channel[PDCA_CHANNEL_USARTTX_EXAMPLE])->cr = 0x00000001;//
80003b28:	91 5a       	st.w	r8[0x14],r10
			  Dongle_state = INITDVSICHIP;
80003b2a:	30 29       	mov	r9,2
80003b2c:	4a 38       	lddpc	r8,80003bb8 <main+0x250>
80003b2e:	91 09       	st.w	r8[0x0],r9
80003b30:	c2 d8       	rjmp	80003b8a <main+0x222>
		  }
		  break;
		  case INITDVSICHIP:
		  if ( 0 != (((&AVR32_PDCA.channel[PDCA_CHANNEL_USARTRX_EXAMPLE])->isr) & 0x00000002)){//
80003b32:	fe 78 00 40 	mov	r8,-65472
80003b36:	70 b8       	ld.w	r8,r8[0x2c]
80003b38:	e2 18 00 02 	andl	r8,0x2,COH
80003b3c:	c2 70       	breq	80003b8a <main+0x222>
			  AVR32_GPIO.port[0].ovrc  =  0x00000600; //Two LED's ON.
80003b3e:	e0 69 06 00 	mov	r9,1536
80003b42:	fe 78 10 00 	mov	r8,-61440
80003b46:	f1 49 00 58 	st.w	r8[88],r9
			  armNextRxBuffer();
80003b4a:	f0 1f 00 2f 	mcall	80003c04 <main+0x29c>
			  TailIndex2 = HeadIndex2; //Force this first time.
80003b4e:	4a 38       	lddpc	r8,80003bd8 <main+0x270>
80003b50:	90 09       	ld.sh	r9,r8[0x0]
80003b52:	4a 38       	lddpc	r8,80003bdc <main+0x274>
80003b54:	b0 09       	st.h	r8[0x0],r9
			  USB_Rx_state = WAITINGFORSTART;
80003b56:	30 08       	mov	r8,0
80003b58:	49 99       	lddpc	r9,80003bbc <main+0x254>
80003b5a:	93 08       	st.w	r9[0x0],r8
			  USB_Tx_state = WAITINGFORUART;
80003b5c:	4a b9       	lddpc	r9,80003c08 <main+0x2a0>
80003b5e:	93 08       	st.w	r9[0x0],r8
			  Dongle_state = RUNNING;
80003b60:	30 39       	mov	r9,3
80003b62:	49 68       	lddpc	r8,80003bb8 <main+0x250>
80003b64:	91 09       	st.w	r8[0x0],r9
80003b66:	c1 28       	rjmp	80003b8a <main+0x222>
		  }
		  break;
		  case RUNNING:
		  serviceUSART_Rx();
80003b68:	f0 1f 00 29 	mcall	80003c0c <main+0x2a4>
		  my_device_cdc_TXtask();
80003b6c:	f0 1f 00 29 	mcall	80003c10 <main+0x2a8>
		  if (6000 < LEDblinker++){
80003b70:	e0 44 17 70 	cp.w	r4,6000
80003b74:	e0 89 00 04 	brgt	80003b7c <main+0x214>
80003b78:	2f f4       	sub	r4,-1
80003b7a:	c0 88       	rjmp	80003b8a <main+0x222>
			  LEDblinker = 0;
			  AVR32_GPIO.port[0].ovrc  =  0x00000600; //Turn OFF, (activity will turn ON).
80003b7c:	e0 69 06 00 	mov	r9,1536
80003b80:	fe 78 10 00 	mov	r8,-61440
80003b84:	f1 49 00 58 	st.w	r8[88],r9
80003b88:	30 04       	mov	r4,0
	  }

	
  #if USB_DEVICE_FEATURE == true
    //device_cdc_task();
	 my_device_cdc_RXtask();
80003b8a:	f0 1f 00 23 	mcall	80003c14 <main+0x2ac>
	
  #endif
  #if USB_HOST_FEATURE == true
    host_cdc_task();
  #endif
  }
80003b8e:	c5 5b       	rjmp	80003a38 <main+0xd0>
80003b90:	00 00       	add	r0,r0
80003b92:	00 1c       	sub	r12,r0
80003b94:	80 00       	ld.sh	r0,r0[0x0]
80003b96:	26 a8       	sub	r8,106
80003b98:	80 00       	ld.sh	r0,r0[0x0]
80003b9a:	3c ac       	mov	r12,-54
80003b9c:	80 00       	ld.sh	r0,r0[0x0]
80003b9e:	26 38       	sub	r8,99
80003ba0:	00 00       	add	r0,r0
80003ba2:	08 08       	add	r8,r4
80003ba4:	00 00       	add	r0,r0
80003ba6:	0e bc       	st.h	r7++,r12
80003ba8:	00 00       	add	r0,r0
80003baa:	06 80       	andn	r0,r3
80003bac:	00 00       	add	r0,r0
80003bae:	09 16       	ld.sh	r6,r4++
80003bb0:	00 00       	add	r0,r0
80003bb2:	07 08       	ld.w	r8,r3++
80003bb4:	00 00       	add	r0,r0
80003bb6:	08 10       	sub	r0,r4
80003bb8:	00 00       	add	r0,r0
80003bba:	06 78       	tst	r8,r3
80003bbc:	00 00       	add	r0,r0
80003bbe:	07 04       	ld.w	r4,r3++
80003bc0:	00 00       	add	r0,r0
80003bc2:	08 0e       	add	lr,r4
80003bc4:	00 00       	add	r0,r0
80003bc6:	09 10       	ld.sh	r0,r4++
80003bc8:	00 00       	add	r0,r0
80003bca:	09 12       	ld.sh	r2,r4++
80003bcc:	00 00       	add	r0,r0
80003bce:	07 00       	ld.w	r0,r3++
80003bd0:	00 00       	add	r0,r0
80003bd2:	09 14       	ld.sh	r4,r4++
80003bd4:	00 00       	add	r0,r0
80003bd6:	09 98       	ld.ub	r8,r4[0x1]
80003bd8:	00 00       	add	r0,r0
80003bda:	08 0c       	add	r12,r4
80003bdc:	00 00       	add	r0,r0
80003bde:	09 96       	ld.ub	r6,r4[0x1]
80003be0:	00 00       	add	r0,r0
80003be2:	0f bc       	ld.ub	r12,r7[0x3]
80003be4:	80 00       	ld.sh	r0,r0[0x0]
80003be6:	34 d0       	mov	r0,77
80003be8:	80 00       	ld.sh	r0,r0[0x0]
80003bea:	31 38       	mov	r8,19
80003bec:	80 00       	ld.sh	r0,r0[0x0]
80003bee:	3c 40       	mov	r0,-60
80003bf0:	00 00       	add	r0,r0
80003bf2:	09 9c       	ld.ub	r12,r4[0x1]
80003bf4:	80 00       	ld.sh	r0,r0[0x0]
80003bf6:	49 78       	lddpc	r8,80003c50 <device_cdc_task_init+0x10>
80003bf8:	80 00       	ld.sh	r0,r0[0x0]
80003bfa:	31 2c       	mov	r12,18
80003bfc:	00 00       	add	r0,r0
80003bfe:	06 55       	eor	r5,r3
80003c00:	00 00       	add	r0,r0
80003c02:	0f c4       	ld.ub	r4,r7[0x4]
80003c04:	80 00       	ld.sh	r0,r0[0x0]
80003c06:	35 1c       	mov	r12,81
80003c08:	00 00       	add	r0,r0
80003c0a:	06 7c       	tst	r12,r3
80003c0c:	80 00       	ld.sh	r0,r0[0x0]
80003c0e:	35 f4       	mov	r4,95
80003c10:	80 00       	ld.sh	r0,r0[0x0]
80003c12:	38 28       	mov	r8,-126
80003c14:	80 00       	ld.sh	r0,r0[0x0]
80003c16:	36 3c       	mov	r12,99

80003c18 <_init_startup>:
 * add-ons' interrupt vectors are not compatible with the interrupt management
 * of the INTC module.
 * More low-level initializations are besides added here.
 */
int _init_startup(void)
{
80003c18:	d4 01       	pushm	lr
  // Import the Exception Vector Base Address.
  extern void _evba;

  // Load the Exception Vector Base Address in the corresponding system register.
  Set_system_register(AVR32_EVBA, (int)&_evba);
80003c1a:	48 48       	lddpc	r8,80003c28 <_init_startup+0x10>
80003c1c:	e3 b8 00 01 	mtsr	0x4,r8

  // Enable exceptions.
  Enable_global_exception();
80003c20:	d5 53       	csrf	0x15

  // Initialize interrupt handling.
  INTC_init_interrupts();
80003c22:	f0 1f 00 03 	mcall	80003c2c <_init_startup+0x14>
  // Initialize the USART used for the debug trace with the configured parameters.
  //set_usart_base( ( void * ) DBG_USART );

  // Don't-care value for GCC.
  return 1;
}
80003c26:	da 0a       	popm	pc,r12=1
80003c28:	80 00       	ld.sh	r0,r0[0x0]
80003c2a:	46 00       	lddsp	r0,sp[0x180]
80003c2c:	80 00       	ld.sh	r0,r0[0x0]
80003c2e:	24 20       	sub	r0,66

80003c30 <usb_sof_action>:
//! the USB Start-of-Frame interrupt subroutine is executed (1 ms).
//! Useful to manage time delays
//!
void usb_sof_action(void)
{
	sof_cnt++;
80003c30:	48 38       	lddpc	r8,80003c3c <usb_sof_action+0xc>
80003c32:	90 09       	ld.sh	r9,r8[0x0]
80003c34:	2f f9       	sub	r9,-1
80003c36:	b0 09       	st.h	r8[0x0],r9
}
80003c38:	5e fc       	retal	r12
80003c3a:	00 00       	add	r0,r0
80003c3c:	00 00       	add	r0,r0
80003c3e:	06 08       	add	r8,r3

80003c40 <device_cdc_task_init>:
//!
//! @brief This function initializes the hardware/software resources
//! required for device CDC task.
//!
void device_cdc_task_init(void)
{
80003c40:	d4 01       	pushm	lr
	sof_cnt   =0 ;
80003c42:	30 09       	mov	r9,0
80003c44:	48 58       	lddpc	r8,80003c58 <device_cdc_task_init+0x18>
80003c46:	b0 09       	st.h	r8[0x0],r9
	uart_usb_init();
80003c48:	f0 1f 00 05 	mcall	80003c5c <device_cdc_task_init+0x1c>
#endif  // USB_HOST_FEATURE == true
		//Usb_enable_sof_interrupt();
#endif  // FREERTOS_USED


		Usb_enable_sof_interrupt();
80003c4c:	30 49       	mov	r9,4
80003c4e:	fe 68 00 00 	mov	r8,-131072
80003c52:	91 69       	st.w	r8[0x18],r9

}
80003c54:	d8 02       	popm	pc
80003c56:	00 00       	add	r0,r0
80003c58:	00 00       	add	r0,r0
80003c5a:	06 08       	add	r8,r3
80003c5c:	80 00       	ld.sh	r0,r0[0x0]
80003c5e:	3c 60       	mov	r0,-58

80003c60 <uart_usb_init>:
bool b_tx_new;
bool b_rx_new;

void uart_usb_init(void)
{
   b_tx_new = true;
80003c60:	30 18       	mov	r8,1
80003c62:	48 39       	lddpc	r9,80003c6c <uart_usb_init+0xc>
80003c64:	b2 88       	st.b	r9[0x0],r8
   b_rx_new = true;
80003c66:	48 39       	lddpc	r9,80003c70 <uart_usb_init+0x10>
80003c68:	b2 88       	st.b	r9[0x0],r8
}
80003c6a:	5e fc       	retal	r12
80003c6c:	00 00       	add	r0,r0
80003c6e:	14 e5       	st.h	--r10,r5
80003c70:	00 00       	add	r0,r0
80003c72:	14 e4       	st.h	--r10,r4

80003c74 <uart_usb_tx_ready>:

// Functions that manage characters output through USB
//
bool uart_usb_tx_ready(void)
{
  if( Is_usb_write_enabled(TX_EP) )
80003c74:	fe 68 01 34 	mov	r8,-130764
80003c78:	70 08       	ld.w	r8,r8[0x0]
80003c7a:	e6 18 00 01 	andh	r8,0x1,COH
80003c7e:	c0 21       	brne	80003c82 <uart_usb_tx_ready+0xe>
80003c80:	5e fd       	retal	0
  {
      if( b_tx_new )
80003c82:	48 98       	lddpc	r8,80003ca4 <uart_usb_tx_ready+0x30>
80003c84:	11 89       	ld.ub	r9,r8[0x0]
80003c86:	30 08       	mov	r8,0
80003c88:	f0 09 18 00 	cp.b	r9,r8
80003c8c:	c0 21       	brne	80003c90 <uart_usb_tx_ready+0x1c>
80003c8e:	5e ff       	retal	1
      {
         Usb_reset_endpoint_fifo_access(TX_EP);
80003c90:	30 09       	mov	r9,0
80003c92:	ea 19 d0 01 	orh	r9,0xd001
80003c96:	48 58       	lddpc	r8,80003ca8 <uart_usb_tx_ready+0x34>
80003c98:	91 19       	st.w	r8[0x4],r9
         b_tx_new = false;
80003c9a:	30 09       	mov	r9,0
80003c9c:	48 28       	lddpc	r8,80003ca4 <uart_usb_tx_ready+0x30>
80003c9e:	b0 89       	st.b	r8[0x0],r9
80003ca0:	5e ff       	retal	1
80003ca2:	00 00       	add	r0,r0
80003ca4:	00 00       	add	r0,r0
80003ca6:	14 e5       	st.h	--r10,r5
80003ca8:	00 00       	add	r0,r0
80003caa:	06 5c       	eor	r12,r3

80003cac <set_cpu_hz>:
80003cac:	32 c8       	mov	r8,44
80003cae:	91 0c       	st.w	r8[0x0],r12
80003cb0:	5e fc       	retal	r12
80003cb2:	d7 03       	nop

80003cb4 <_init_argv>:
80003cb4:	5e fc       	retal	r12

80003cb6 <_exit>:
80003cb6:	c0 08       	rjmp	80003cb6 <_exit>

80003cb8 <_sbrk>:
80003cb8:	d4 01       	pushm	lr
80003cba:	18 99       	mov	r9,r12
80003cbc:	e0 6c 06 0c 	mov	r12,1548
80003cc0:	78 08       	ld.w	r8,r12[0x0]
80003cc2:	58 08       	cp.w	r8,0
80003cc4:	c1 10       	breq	80003ce6 <_sbrk+0x2e>
80003cc6:	78 0c       	ld.w	r12,r12[0x0]
80003cc8:	e0 68 70 00 	mov	r8,28672
80003ccc:	f8 09 00 09 	add	r9,r12,r9
80003cd0:	10 39       	cp.w	r9,r8
80003cd2:	e0 8b 00 06 	brhi	80003cde <_sbrk+0x26>
80003cd6:	e0 68 06 0c 	mov	r8,1548
80003cda:	91 09       	st.w	r8[0x0],r9
80003cdc:	d8 02       	popm	pc
80003cde:	c1 1c       	rcall	80003d00 <__errno>
80003ce0:	30 c8       	mov	r8,12
80003ce2:	99 08       	st.w	r12[0x0],r8
80003ce4:	dc 0a       	popm	pc,r12=-1
80003ce6:	e0 68 14 f0 	mov	r8,5360
80003cea:	99 08       	st.w	r12[0x0],r8
80003cec:	ce db       	rjmp	80003cc6 <_sbrk+0xe>
80003cee:	d7 03       	nop

80003cf0 <atexit>:
80003cf0:	d4 01       	pushm	lr
80003cf2:	30 09       	mov	r9,0
80003cf4:	18 9b       	mov	r11,r12
80003cf6:	12 9a       	mov	r10,r9
80003cf8:	12 9c       	mov	r12,r9
80003cfa:	e0 a0 02 4d 	rcall	80004194 <__register_exitproc>
80003cfe:	d8 02       	popm	pc

80003d00 <__errno>:
80003d00:	e0 68 01 20 	mov	r8,288
80003d04:	70 0c       	ld.w	r12,r8[0x0]
80003d06:	2f 4c       	sub	r12,-12
80003d08:	5e fc       	retal	r12
80003d0a:	d7 03       	nop

80003d0c <exit>:
80003d0c:	d4 21       	pushm	r4-r7,lr
80003d0e:	30 0b       	mov	r11,0
80003d10:	18 97       	mov	r7,r12
80003d12:	e0 a0 02 93 	rcall	80004238 <__call_exitprocs>
80003d16:	fe c8 f3 92 	sub	r8,pc,-3182
80003d1a:	70 0c       	ld.w	r12,r8[0x0]
80003d1c:	78 a8       	ld.w	r8,r12[0x28]
80003d1e:	58 08       	cp.w	r8,0
80003d20:	c0 20       	breq	80003d24 <exit+0x18>
80003d22:	5d 18       	icall	r8
80003d24:	0e 9c       	mov	r12,r7
80003d26:	cc 8f       	rcall	80003cb6 <_exit>

80003d28 <free>:
80003d28:	d4 01       	pushm	lr
80003d2a:	e0 68 01 20 	mov	r8,288
80003d2e:	18 9b       	mov	r11,r12
80003d30:	70 0c       	ld.w	r12,r8[0x0]
80003d32:	e0 a0 03 2f 	rcall	80004390 <_free_r>
80003d36:	d8 02       	popm	pc

80003d38 <malloc>:
80003d38:	d4 01       	pushm	lr
80003d3a:	e0 68 01 20 	mov	r8,288
80003d3e:	18 9b       	mov	r11,r12
80003d40:	70 0c       	ld.w	r12,r8[0x0]
80003d42:	c0 3c       	rcall	80003d48 <_malloc_r>
80003d44:	d8 02       	popm	pc
80003d46:	d7 03       	nop

80003d48 <_malloc_r>:
80003d48:	d4 31       	pushm	r0-r7,lr
80003d4a:	f6 c8 ff f5 	sub	r8,r11,-11
80003d4e:	18 95       	mov	r5,r12
80003d50:	10 97       	mov	r7,r8
80003d52:	e0 17 ff f8 	andl	r7,0xfff8
80003d56:	59 68       	cp.w	r8,22
80003d58:	f9 b7 08 10 	movls	r7,16
80003d5c:	16 37       	cp.w	r7,r11
80003d5e:	5f 38       	srlo	r8
80003d60:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80003d64:	c0 50       	breq	80003d6e <_malloc_r+0x26>
80003d66:	30 c8       	mov	r8,12
80003d68:	99 38       	st.w	r12[0xc],r8
80003d6a:	e0 8f 01 f3 	bral	80004150 <_malloc_r+0x408>
80003d6e:	e0 a0 02 01 	rcall	80004170 <__malloc_lock>
80003d72:	e0 47 01 f7 	cp.w	r7,503
80003d76:	e0 8b 00 1d 	brhi	80003db0 <_malloc_r+0x68>
80003d7a:	ee 03 16 03 	lsr	r3,r7,0x3
80003d7e:	e0 68 01 24 	mov	r8,292
80003d82:	f0 03 00 38 	add	r8,r8,r3<<0x3
80003d86:	70 36       	ld.w	r6,r8[0xc]
80003d88:	10 36       	cp.w	r6,r8
80003d8a:	c0 61       	brne	80003d96 <_malloc_r+0x4e>
80003d8c:	ec c8 ff f8 	sub	r8,r6,-8
80003d90:	70 36       	ld.w	r6,r8[0xc]
80003d92:	10 36       	cp.w	r6,r8
80003d94:	c0 c0       	breq	80003dac <_malloc_r+0x64>
80003d96:	6c 18       	ld.w	r8,r6[0x4]
80003d98:	e0 18 ff fc 	andl	r8,0xfffc
80003d9c:	6c 3a       	ld.w	r10,r6[0xc]
80003d9e:	ec 08 00 09 	add	r9,r6,r8
80003da2:	0a 9c       	mov	r12,r5
80003da4:	6c 28       	ld.w	r8,r6[0x8]
80003da6:	95 28       	st.w	r10[0x8],r8
80003da8:	91 3a       	st.w	r8[0xc],r10
80003daa:	c4 78       	rjmp	80003e38 <_malloc_r+0xf0>
80003dac:	2f e3       	sub	r3,-2
80003dae:	c4 d8       	rjmp	80003e48 <_malloc_r+0x100>
80003db0:	ee 03 16 09 	lsr	r3,r7,0x9
80003db4:	c0 41       	brne	80003dbc <_malloc_r+0x74>
80003db6:	ee 03 16 03 	lsr	r3,r7,0x3
80003dba:	c2 68       	rjmp	80003e06 <_malloc_r+0xbe>
80003dbc:	58 43       	cp.w	r3,4
80003dbe:	e0 8b 00 06 	brhi	80003dca <_malloc_r+0x82>
80003dc2:	ee 03 16 06 	lsr	r3,r7,0x6
80003dc6:	2c 83       	sub	r3,-56
80003dc8:	c1 f8       	rjmp	80003e06 <_malloc_r+0xbe>
80003dca:	59 43       	cp.w	r3,20
80003dcc:	e0 8b 00 04 	brhi	80003dd4 <_malloc_r+0x8c>
80003dd0:	2a 53       	sub	r3,-91
80003dd2:	c1 a8       	rjmp	80003e06 <_malloc_r+0xbe>
80003dd4:	e0 43 00 54 	cp.w	r3,84
80003dd8:	e0 8b 00 06 	brhi	80003de4 <_malloc_r+0x9c>
80003ddc:	ee 03 16 0c 	lsr	r3,r7,0xc
80003de0:	29 23       	sub	r3,-110
80003de2:	c1 28       	rjmp	80003e06 <_malloc_r+0xbe>
80003de4:	e0 43 01 54 	cp.w	r3,340
80003de8:	e0 8b 00 06 	brhi	80003df4 <_malloc_r+0xac>
80003dec:	ee 03 16 0f 	lsr	r3,r7,0xf
80003df0:	28 93       	sub	r3,-119
80003df2:	c0 a8       	rjmp	80003e06 <_malloc_r+0xbe>
80003df4:	e0 43 05 54 	cp.w	r3,1364
80003df8:	e0 88 00 04 	brls	80003e00 <_malloc_r+0xb8>
80003dfc:	37 e3       	mov	r3,126
80003dfe:	c0 48       	rjmp	80003e06 <_malloc_r+0xbe>
80003e00:	ee 03 16 12 	lsr	r3,r7,0x12
80003e04:	28 43       	sub	r3,-124
80003e06:	e0 6a 01 24 	mov	r10,292
80003e0a:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80003e0e:	74 36       	ld.w	r6,r10[0xc]
80003e10:	c1 98       	rjmp	80003e42 <_malloc_r+0xfa>
80003e12:	6c 19       	ld.w	r9,r6[0x4]
80003e14:	e0 19 ff fc 	andl	r9,0xfffc
80003e18:	f2 07 01 0b 	sub	r11,r9,r7
80003e1c:	58 fb       	cp.w	r11,15
80003e1e:	e0 8a 00 04 	brle	80003e26 <_malloc_r+0xde>
80003e22:	20 13       	sub	r3,1
80003e24:	c1 18       	rjmp	80003e46 <_malloc_r+0xfe>
80003e26:	6c 38       	ld.w	r8,r6[0xc]
80003e28:	58 0b       	cp.w	r11,0
80003e2a:	c0 b5       	brlt	80003e40 <_malloc_r+0xf8>
80003e2c:	6c 2a       	ld.w	r10,r6[0x8]
80003e2e:	ec 09 00 09 	add	r9,r6,r9
80003e32:	0a 9c       	mov	r12,r5
80003e34:	91 2a       	st.w	r8[0x8],r10
80003e36:	95 38       	st.w	r10[0xc],r8
80003e38:	72 18       	ld.w	r8,r9[0x4]
80003e3a:	a1 a8       	sbr	r8,0x0
80003e3c:	93 18       	st.w	r9[0x4],r8
80003e3e:	cb c8       	rjmp	80003fb6 <_malloc_r+0x26e>
80003e40:	10 96       	mov	r6,r8
80003e42:	14 36       	cp.w	r6,r10
80003e44:	ce 71       	brne	80003e12 <_malloc_r+0xca>
80003e46:	2f f3       	sub	r3,-1
80003e48:	e0 6a 01 24 	mov	r10,292
80003e4c:	f4 cc ff f8 	sub	r12,r10,-8
80003e50:	78 26       	ld.w	r6,r12[0x8]
80003e52:	18 36       	cp.w	r6,r12
80003e54:	c6 c0       	breq	80003f2c <_malloc_r+0x1e4>
80003e56:	6c 19       	ld.w	r9,r6[0x4]
80003e58:	e0 19 ff fc 	andl	r9,0xfffc
80003e5c:	f2 07 01 08 	sub	r8,r9,r7
80003e60:	58 f8       	cp.w	r8,15
80003e62:	e0 89 00 8f 	brgt	80003f80 <_malloc_r+0x238>
80003e66:	99 3c       	st.w	r12[0xc],r12
80003e68:	99 2c       	st.w	r12[0x8],r12
80003e6a:	58 08       	cp.w	r8,0
80003e6c:	c0 55       	brlt	80003e76 <_malloc_r+0x12e>
80003e6e:	ec 09 00 09 	add	r9,r6,r9
80003e72:	0a 9c       	mov	r12,r5
80003e74:	ce 2b       	rjmp	80003e38 <_malloc_r+0xf0>
80003e76:	e0 49 01 ff 	cp.w	r9,511
80003e7a:	e0 8b 00 13 	brhi	80003ea0 <_malloc_r+0x158>
80003e7e:	a3 99       	lsr	r9,0x3
80003e80:	f4 09 00 38 	add	r8,r10,r9<<0x3
80003e84:	70 2b       	ld.w	r11,r8[0x8]
80003e86:	8d 38       	st.w	r6[0xc],r8
80003e88:	8d 2b       	st.w	r6[0x8],r11
80003e8a:	97 36       	st.w	r11[0xc],r6
80003e8c:	91 26       	st.w	r8[0x8],r6
80003e8e:	a3 49       	asr	r9,0x2
80003e90:	74 18       	ld.w	r8,r10[0x4]
80003e92:	30 1b       	mov	r11,1
80003e94:	f6 09 09 49 	lsl	r9,r11,r9
80003e98:	f1 e9 10 09 	or	r9,r8,r9
80003e9c:	95 19       	st.w	r10[0x4],r9
80003e9e:	c4 78       	rjmp	80003f2c <_malloc_r+0x1e4>
80003ea0:	f2 0a 16 09 	lsr	r10,r9,0x9
80003ea4:	58 4a       	cp.w	r10,4
80003ea6:	e0 8b 00 07 	brhi	80003eb4 <_malloc_r+0x16c>
80003eaa:	f2 0a 16 06 	lsr	r10,r9,0x6
80003eae:	2c 8a       	sub	r10,-56
80003eb0:	c2 08       	rjmp	80003ef0 <_malloc_r+0x1a8>
80003eb2:	d7 03       	nop
80003eb4:	59 4a       	cp.w	r10,20
80003eb6:	e0 8b 00 04 	brhi	80003ebe <_malloc_r+0x176>
80003eba:	2a 5a       	sub	r10,-91
80003ebc:	c1 a8       	rjmp	80003ef0 <_malloc_r+0x1a8>
80003ebe:	e0 4a 00 54 	cp.w	r10,84
80003ec2:	e0 8b 00 06 	brhi	80003ece <_malloc_r+0x186>
80003ec6:	f2 0a 16 0c 	lsr	r10,r9,0xc
80003eca:	29 2a       	sub	r10,-110
80003ecc:	c1 28       	rjmp	80003ef0 <_malloc_r+0x1a8>
80003ece:	e0 4a 01 54 	cp.w	r10,340
80003ed2:	e0 8b 00 06 	brhi	80003ede <_malloc_r+0x196>
80003ed6:	f2 0a 16 0f 	lsr	r10,r9,0xf
80003eda:	28 9a       	sub	r10,-119
80003edc:	c0 a8       	rjmp	80003ef0 <_malloc_r+0x1a8>
80003ede:	e0 4a 05 54 	cp.w	r10,1364
80003ee2:	e0 88 00 04 	brls	80003eea <_malloc_r+0x1a2>
80003ee6:	37 ea       	mov	r10,126
80003ee8:	c0 48       	rjmp	80003ef0 <_malloc_r+0x1a8>
80003eea:	f2 0a 16 12 	lsr	r10,r9,0x12
80003eee:	28 4a       	sub	r10,-124
80003ef0:	e0 6b 01 24 	mov	r11,292
80003ef4:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80003ef8:	68 28       	ld.w	r8,r4[0x8]
80003efa:	08 38       	cp.w	r8,r4
80003efc:	c0 e1       	brne	80003f18 <_malloc_r+0x1d0>
80003efe:	76 19       	ld.w	r9,r11[0x4]
80003f00:	a3 4a       	asr	r10,0x2
80003f02:	30 1e       	mov	lr,1
80003f04:	fc 0a 09 4a 	lsl	r10,lr,r10
80003f08:	f3 ea 10 0a 	or	r10,r9,r10
80003f0c:	10 99       	mov	r9,r8
80003f0e:	97 1a       	st.w	r11[0x4],r10
80003f10:	c0 a8       	rjmp	80003f24 <_malloc_r+0x1dc>
80003f12:	70 28       	ld.w	r8,r8[0x8]
80003f14:	08 38       	cp.w	r8,r4
80003f16:	c0 60       	breq	80003f22 <_malloc_r+0x1da>
80003f18:	70 1a       	ld.w	r10,r8[0x4]
80003f1a:	e0 1a ff fc 	andl	r10,0xfffc
80003f1e:	14 39       	cp.w	r9,r10
80003f20:	cf 93       	brcs	80003f12 <_malloc_r+0x1ca>
80003f22:	70 39       	ld.w	r9,r8[0xc]
80003f24:	8d 39       	st.w	r6[0xc],r9
80003f26:	8d 28       	st.w	r6[0x8],r8
80003f28:	91 36       	st.w	r8[0xc],r6
80003f2a:	93 26       	st.w	r9[0x8],r6
80003f2c:	e6 08 14 02 	asr	r8,r3,0x2
80003f30:	30 1b       	mov	r11,1
80003f32:	e0 64 01 24 	mov	r4,292
80003f36:	f6 08 09 4b 	lsl	r11,r11,r8
80003f3a:	68 18       	ld.w	r8,r4[0x4]
80003f3c:	10 3b       	cp.w	r11,r8
80003f3e:	e0 8b 00 69 	brhi	80004010 <_malloc_r+0x2c8>
80003f42:	f7 e8 00 09 	and	r9,r11,r8
80003f46:	c0 b1       	brne	80003f5c <_malloc_r+0x214>
80003f48:	e0 13 ff fc 	andl	r3,0xfffc
80003f4c:	a1 7b       	lsl	r11,0x1
80003f4e:	2f c3       	sub	r3,-4
80003f50:	c0 38       	rjmp	80003f56 <_malloc_r+0x20e>
80003f52:	2f c3       	sub	r3,-4
80003f54:	a1 7b       	lsl	r11,0x1
80003f56:	f7 e8 00 09 	and	r9,r11,r8
80003f5a:	cf c0       	breq	80003f52 <_malloc_r+0x20a>
80003f5c:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80003f60:	06 92       	mov	r2,r3
80003f62:	1c 91       	mov	r1,lr
80003f64:	62 36       	ld.w	r6,r1[0xc]
80003f66:	c2 d8       	rjmp	80003fc0 <_malloc_r+0x278>
80003f68:	6c 1a       	ld.w	r10,r6[0x4]
80003f6a:	e0 1a ff fc 	andl	r10,0xfffc
80003f6e:	f4 07 01 08 	sub	r8,r10,r7
80003f72:	58 f8       	cp.w	r8,15
80003f74:	e0 8a 00 15 	brle	80003f9e <_malloc_r+0x256>
80003f78:	6c 3a       	ld.w	r10,r6[0xc]
80003f7a:	6c 29       	ld.w	r9,r6[0x8]
80003f7c:	95 29       	st.w	r10[0x8],r9
80003f7e:	93 3a       	st.w	r9[0xc],r10
80003f80:	0e 99       	mov	r9,r7
80003f82:	ec 07 00 07 	add	r7,r6,r7
80003f86:	a1 a9       	sbr	r9,0x0
80003f88:	99 37       	st.w	r12[0xc],r7
80003f8a:	99 27       	st.w	r12[0x8],r7
80003f8c:	8d 19       	st.w	r6[0x4],r9
80003f8e:	ee 08 09 08 	st.w	r7[r8],r8
80003f92:	8f 2c       	st.w	r7[0x8],r12
80003f94:	8f 3c       	st.w	r7[0xc],r12
80003f96:	a1 a8       	sbr	r8,0x0
80003f98:	0a 9c       	mov	r12,r5
80003f9a:	8f 18       	st.w	r7[0x4],r8
80003f9c:	c0 d8       	rjmp	80003fb6 <_malloc_r+0x26e>
80003f9e:	6c 39       	ld.w	r9,r6[0xc]
80003fa0:	58 08       	cp.w	r8,0
80003fa2:	c0 e5       	brlt	80003fbe <_malloc_r+0x276>
80003fa4:	ec 0a 00 0a 	add	r10,r6,r10
80003fa8:	74 18       	ld.w	r8,r10[0x4]
80003faa:	a1 a8       	sbr	r8,0x0
80003fac:	0a 9c       	mov	r12,r5
80003fae:	95 18       	st.w	r10[0x4],r8
80003fb0:	6c 28       	ld.w	r8,r6[0x8]
80003fb2:	93 28       	st.w	r9[0x8],r8
80003fb4:	91 39       	st.w	r8[0xc],r9
80003fb6:	cd ec       	rcall	80004172 <__malloc_unlock>
80003fb8:	ec cc ff f8 	sub	r12,r6,-8
80003fbc:	d8 32       	popm	r0-r7,pc
80003fbe:	12 96       	mov	r6,r9
80003fc0:	02 36       	cp.w	r6,r1
80003fc2:	cd 31       	brne	80003f68 <_malloc_r+0x220>
80003fc4:	2f f2       	sub	r2,-1
80003fc6:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80003fca:	c0 30       	breq	80003fd0 <_malloc_r+0x288>
80003fcc:	2f 81       	sub	r1,-8
80003fce:	cc bb       	rjmp	80003f64 <_malloc_r+0x21c>
80003fd0:	1c 98       	mov	r8,lr
80003fd2:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80003fd6:	c0 81       	brne	80003fe6 <_malloc_r+0x29e>
80003fd8:	68 19       	ld.w	r9,r4[0x4]
80003fda:	f6 08 11 ff 	rsub	r8,r11,-1
80003fde:	f3 e8 00 08 	and	r8,r9,r8
80003fe2:	89 18       	st.w	r4[0x4],r8
80003fe4:	c0 78       	rjmp	80003ff2 <_malloc_r+0x2aa>
80003fe6:	f0 c9 00 08 	sub	r9,r8,8
80003fea:	20 13       	sub	r3,1
80003fec:	70 08       	ld.w	r8,r8[0x0]
80003fee:	12 38       	cp.w	r8,r9
80003ff0:	cf 10       	breq	80003fd2 <_malloc_r+0x28a>
80003ff2:	a1 7b       	lsl	r11,0x1
80003ff4:	68 18       	ld.w	r8,r4[0x4]
80003ff6:	10 3b       	cp.w	r11,r8
80003ff8:	e0 8b 00 0c 	brhi	80004010 <_malloc_r+0x2c8>
80003ffc:	58 0b       	cp.w	r11,0
80003ffe:	c0 90       	breq	80004010 <_malloc_r+0x2c8>
80004000:	04 93       	mov	r3,r2
80004002:	c0 38       	rjmp	80004008 <_malloc_r+0x2c0>
80004004:	2f c3       	sub	r3,-4
80004006:	a1 7b       	lsl	r11,0x1
80004008:	f7 e8 00 09 	and	r9,r11,r8
8000400c:	ca 81       	brne	80003f5c <_malloc_r+0x214>
8000400e:	cf bb       	rjmp	80004004 <_malloc_r+0x2bc>
80004010:	68 23       	ld.w	r3,r4[0x8]
80004012:	66 12       	ld.w	r2,r3[0x4]
80004014:	e0 12 ff fc 	andl	r2,0xfffc
80004018:	0e 32       	cp.w	r2,r7
8000401a:	5f 39       	srlo	r9
8000401c:	e4 07 01 08 	sub	r8,r2,r7
80004020:	58 f8       	cp.w	r8,15
80004022:	5f aa       	srle	r10
80004024:	f5 e9 10 09 	or	r9,r10,r9
80004028:	e0 80 00 96 	breq	80004154 <_malloc_r+0x40c>
8000402c:	e0 68 06 18 	mov	r8,1560
80004030:	70 01       	ld.w	r1,r8[0x0]
80004032:	e0 68 05 30 	mov	r8,1328
80004036:	2f 01       	sub	r1,-16
80004038:	70 08       	ld.w	r8,r8[0x0]
8000403a:	0e 01       	add	r1,r7
8000403c:	5b f8       	cp.w	r8,-1
8000403e:	c0 40       	breq	80004046 <_malloc_r+0x2fe>
80004040:	28 11       	sub	r1,-127
80004042:	e0 11 ff 80 	andl	r1,0xff80
80004046:	02 9b       	mov	r11,r1
80004048:	0a 9c       	mov	r12,r5
8000404a:	c9 5c       	rcall	80004174 <_sbrk_r>
8000404c:	18 96       	mov	r6,r12
8000404e:	5b fc       	cp.w	r12,-1
80004050:	c7 20       	breq	80004134 <_malloc_r+0x3ec>
80004052:	e6 02 00 08 	add	r8,r3,r2
80004056:	10 3c       	cp.w	r12,r8
80004058:	c0 32       	brcc	8000405e <_malloc_r+0x316>
8000405a:	08 33       	cp.w	r3,r4
8000405c:	c6 c1       	brne	80004134 <_malloc_r+0x3ec>
8000405e:	e0 6a 06 1c 	mov	r10,1564
80004062:	74 09       	ld.w	r9,r10[0x0]
80004064:	e2 09 00 09 	add	r9,r1,r9
80004068:	95 09       	st.w	r10[0x0],r9
8000406a:	10 36       	cp.w	r6,r8
8000406c:	c0 a1       	brne	80004080 <_malloc_r+0x338>
8000406e:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80004072:	c0 71       	brne	80004080 <_malloc_r+0x338>
80004074:	e2 02 00 02 	add	r2,r1,r2
80004078:	68 28       	ld.w	r8,r4[0x8]
8000407a:	a1 a2       	sbr	r2,0x0
8000407c:	91 12       	st.w	r8[0x4],r2
8000407e:	c4 a8       	rjmp	80004112 <_malloc_r+0x3ca>
80004080:	e0 6a 05 30 	mov	r10,1328
80004084:	74 0b       	ld.w	r11,r10[0x0]
80004086:	5b fb       	cp.w	r11,-1
80004088:	c0 31       	brne	8000408e <_malloc_r+0x346>
8000408a:	95 06       	st.w	r10[0x0],r6
8000408c:	c0 78       	rjmp	8000409a <_malloc_r+0x352>
8000408e:	ec 09 00 09 	add	r9,r6,r9
80004092:	e0 6a 06 1c 	mov	r10,1564
80004096:	10 19       	sub	r9,r8
80004098:	95 09       	st.w	r10[0x0],r9
8000409a:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
8000409e:	c0 40       	breq	800040a6 <_malloc_r+0x35e>
800040a0:	f0 08 11 08 	rsub	r8,r8,8
800040a4:	10 06       	add	r6,r8
800040a6:	28 08       	sub	r8,-128
800040a8:	ec 01 00 01 	add	r1,r6,r1
800040ac:	0a 9c       	mov	r12,r5
800040ae:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
800040b2:	f0 01 01 01 	sub	r1,r8,r1
800040b6:	02 9b       	mov	r11,r1
800040b8:	c5 ec       	rcall	80004174 <_sbrk_r>
800040ba:	30 08       	mov	r8,0
800040bc:	5b fc       	cp.w	r12,-1
800040be:	c0 31       	brne	800040c4 <_malloc_r+0x37c>
800040c0:	0c 9c       	mov	r12,r6
800040c2:	10 91       	mov	r1,r8
800040c4:	e0 68 06 1c 	mov	r8,1564
800040c8:	0c 1c       	sub	r12,r6
800040ca:	70 09       	ld.w	r9,r8[0x0]
800040cc:	02 0c       	add	r12,r1
800040ce:	89 26       	st.w	r4[0x8],r6
800040d0:	a1 ac       	sbr	r12,0x0
800040d2:	12 01       	add	r1,r9
800040d4:	8d 1c       	st.w	r6[0x4],r12
800040d6:	91 01       	st.w	r8[0x0],r1
800040d8:	08 33       	cp.w	r3,r4
800040da:	c1 c0       	breq	80004112 <_malloc_r+0x3ca>
800040dc:	58 f2       	cp.w	r2,15
800040de:	e0 8b 00 05 	brhi	800040e8 <_malloc_r+0x3a0>
800040e2:	30 18       	mov	r8,1
800040e4:	8d 18       	st.w	r6[0x4],r8
800040e6:	c2 78       	rjmp	80004134 <_malloc_r+0x3ec>
800040e8:	30 59       	mov	r9,5
800040ea:	20 c2       	sub	r2,12
800040ec:	e0 12 ff f8 	andl	r2,0xfff8
800040f0:	e6 02 00 08 	add	r8,r3,r2
800040f4:	91 29       	st.w	r8[0x8],r9
800040f6:	91 19       	st.w	r8[0x4],r9
800040f8:	66 18       	ld.w	r8,r3[0x4]
800040fa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800040fe:	e5 e8 10 08 	or	r8,r2,r8
80004102:	87 18       	st.w	r3[0x4],r8
80004104:	58 f2       	cp.w	r2,15
80004106:	e0 88 00 06 	brls	80004112 <_malloc_r+0x3ca>
8000410a:	e6 cb ff f8 	sub	r11,r3,-8
8000410e:	0a 9c       	mov	r12,r5
80004110:	c4 0d       	rcall	80004390 <_free_r>
80004112:	e0 68 06 1c 	mov	r8,1564
80004116:	e0 69 06 14 	mov	r9,1556
8000411a:	70 08       	ld.w	r8,r8[0x0]
8000411c:	72 0a       	ld.w	r10,r9[0x0]
8000411e:	14 38       	cp.w	r8,r10
80004120:	e0 88 00 03 	brls	80004126 <_malloc_r+0x3de>
80004124:	93 08       	st.w	r9[0x0],r8
80004126:	e0 69 06 10 	mov	r9,1552
8000412a:	72 0a       	ld.w	r10,r9[0x0]
8000412c:	14 38       	cp.w	r8,r10
8000412e:	e0 88 00 03 	brls	80004134 <_malloc_r+0x3ec>
80004132:	93 08       	st.w	r9[0x0],r8
80004134:	68 28       	ld.w	r8,r4[0x8]
80004136:	70 18       	ld.w	r8,r8[0x4]
80004138:	e0 18 ff fc 	andl	r8,0xfffc
8000413c:	0e 38       	cp.w	r8,r7
8000413e:	5f 39       	srlo	r9
80004140:	0e 18       	sub	r8,r7
80004142:	58 f8       	cp.w	r8,15
80004144:	5f aa       	srle	r10
80004146:	f5 e9 10 09 	or	r9,r10,r9
8000414a:	c0 50       	breq	80004154 <_malloc_r+0x40c>
8000414c:	0a 9c       	mov	r12,r5
8000414e:	c1 2c       	rcall	80004172 <__malloc_unlock>
80004150:	d8 3a       	popm	r0-r7,pc,r12=0
80004152:	d7 03       	nop
80004154:	68 26       	ld.w	r6,r4[0x8]
80004156:	a1 a8       	sbr	r8,0x0
80004158:	0e 99       	mov	r9,r7
8000415a:	a1 a9       	sbr	r9,0x0
8000415c:	8d 19       	st.w	r6[0x4],r9
8000415e:	ec 07 00 07 	add	r7,r6,r7
80004162:	0a 9c       	mov	r12,r5
80004164:	89 27       	st.w	r4[0x8],r7
80004166:	8f 18       	st.w	r7[0x4],r8
80004168:	c0 5c       	rcall	80004172 <__malloc_unlock>
8000416a:	ec cc ff f8 	sub	r12,r6,-8
8000416e:	d8 32       	popm	r0-r7,pc

80004170 <__malloc_lock>:
80004170:	5e fc       	retal	r12

80004172 <__malloc_unlock>:
80004172:	5e fc       	retal	r12

80004174 <_sbrk_r>:
80004174:	d4 21       	pushm	r4-r7,lr
80004176:	30 08       	mov	r8,0
80004178:	18 97       	mov	r7,r12
8000417a:	e0 66 14 e8 	mov	r6,5352
8000417e:	16 9c       	mov	r12,r11
80004180:	8d 08       	st.w	r6[0x0],r8
80004182:	fe b0 fd 9b 	rcall	80003cb8 <_sbrk>
80004186:	5b fc       	cp.w	r12,-1
80004188:	c0 51       	brne	80004192 <_sbrk_r+0x1e>
8000418a:	6c 08       	ld.w	r8,r6[0x0]
8000418c:	58 08       	cp.w	r8,0
8000418e:	c0 20       	breq	80004192 <_sbrk_r+0x1e>
80004190:	8f 38       	st.w	r7[0xc],r8
80004192:	d8 22       	popm	r4-r7,pc

80004194 <__register_exitproc>:
80004194:	d4 31       	pushm	r0-r7,lr
80004196:	fe c8 f8 12 	sub	r8,pc,-2030
8000419a:	18 97       	mov	r7,r12
8000419c:	70 03       	ld.w	r3,r8[0x0]
8000419e:	16 96       	mov	r6,r11
800041a0:	14 95       	mov	r5,r10
800041a2:	12 92       	mov	r2,r9
800041a4:	67 24       	ld.w	r4,r3[0x48]
800041a6:	58 04       	cp.w	r4,0
800041a8:	c0 51       	brne	800041b2 <__register_exitproc+0x1e>
800041aa:	e6 c4 ff b4 	sub	r4,r3,-76
800041ae:	e7 44 00 48 	st.w	r3[72],r4
800041b2:	68 18       	ld.w	r8,r4[0x4]
800041b4:	59 f8       	cp.w	r8,31
800041b6:	e0 8a 00 0e 	brle	800041d2 <__register_exitproc+0x3e>
800041ba:	e0 6c 00 8c 	mov	r12,140
800041be:	fe b0 fd bd 	rcall	80003d38 <malloc>
800041c2:	18 94       	mov	r4,r12
800041c4:	c3 90       	breq	80004236 <__register_exitproc+0xa2>
800041c6:	67 28       	ld.w	r8,r3[0x48]
800041c8:	99 08       	st.w	r12[0x0],r8
800041ca:	e7 4c 00 48 	st.w	r3[72],r12
800041ce:	30 08       	mov	r8,0
800041d0:	99 18       	st.w	r12[0x4],r8
800041d2:	58 07       	cp.w	r7,0
800041d4:	c2 80       	breq	80004224 <__register_exitproc+0x90>
800041d6:	e8 fc 00 88 	ld.w	r12,r4[136]
800041da:	58 0c       	cp.w	r12,0
800041dc:	c0 d1       	brne	800041f6 <__register_exitproc+0x62>
800041de:	e0 6c 01 08 	mov	r12,264
800041e2:	fe b0 fd ab 	rcall	80003d38 <malloc>
800041e6:	c2 80       	breq	80004236 <__register_exitproc+0xa2>
800041e8:	30 08       	mov	r8,0
800041ea:	e9 4c 00 88 	st.w	r4[136],r12
800041ee:	f9 48 01 04 	st.w	r12[260],r8
800041f2:	f9 48 01 00 	st.w	r12[256],r8
800041f6:	68 18       	ld.w	r8,r4[0x4]
800041f8:	f0 c9 ff e0 	sub	r9,r8,-32
800041fc:	f8 08 09 25 	st.w	r12[r8<<0x2],r5
80004200:	f8 09 09 22 	st.w	r12[r9<<0x2],r2
80004204:	30 1a       	mov	r10,1
80004206:	f8 f9 01 00 	ld.w	r9,r12[256]
8000420a:	f4 08 09 48 	lsl	r8,r10,r8
8000420e:	10 49       	or	r9,r8
80004210:	f9 49 01 00 	st.w	r12[256],r9
80004214:	58 27       	cp.w	r7,2
80004216:	c0 71       	brne	80004224 <__register_exitproc+0x90>
80004218:	f8 f9 01 04 	ld.w	r9,r12[260]
8000421c:	f3 e8 10 08 	or	r8,r9,r8
80004220:	f9 48 01 04 	st.w	r12[260],r8
80004224:	68 18       	ld.w	r8,r4[0x4]
80004226:	30 0c       	mov	r12,0
80004228:	f0 c9 ff ff 	sub	r9,r8,-1
8000422c:	2f e8       	sub	r8,-2
8000422e:	89 19       	st.w	r4[0x4],r9
80004230:	e8 08 09 26 	st.w	r4[r8<<0x2],r6
80004234:	d8 32       	popm	r0-r7,pc
80004236:	dc 3a       	popm	r0-r7,pc,r12=-1

80004238 <__call_exitprocs>:
80004238:	d4 31       	pushm	r0-r7,lr
8000423a:	20 3d       	sub	sp,12
8000423c:	fe c8 f8 b8 	sub	r8,pc,-1864
80004240:	50 2c       	stdsp	sp[0x8],r12
80004242:	70 08       	ld.w	r8,r8[0x0]
80004244:	16 91       	mov	r1,r11
80004246:	50 08       	stdsp	sp[0x0],r8
80004248:	2b 88       	sub	r8,-72
8000424a:	50 18       	stdsp	sp[0x4],r8
8000424c:	40 0a       	lddsp	r10,sp[0x0]
8000424e:	40 14       	lddsp	r4,sp[0x4]
80004250:	75 27       	ld.w	r7,r10[0x48]
80004252:	c5 48       	rjmp	800042fa <__call_exitprocs+0xc2>
80004254:	6e 15       	ld.w	r5,r7[0x4]
80004256:	ee f6 00 88 	ld.w	r6,r7[136]
8000425a:	ea c2 ff ff 	sub	r2,r5,-1
8000425e:	20 15       	sub	r5,1
80004260:	ee 02 00 22 	add	r2,r7,r2<<0x2
80004264:	ec 05 00 23 	add	r3,r6,r5<<0x2
80004268:	c3 48       	rjmp	800042d0 <__call_exitprocs+0x98>
8000426a:	58 01       	cp.w	r1,0
8000426c:	c0 70       	breq	8000427a <__call_exitprocs+0x42>
8000426e:	58 06       	cp.w	r6,0
80004270:	c2 d0       	breq	800042ca <__call_exitprocs+0x92>
80004272:	e6 f8 00 80 	ld.w	r8,r3[128]
80004276:	02 38       	cp.w	r8,r1
80004278:	c2 91       	brne	800042ca <__call_exitprocs+0x92>
8000427a:	6e 19       	ld.w	r9,r7[0x4]
8000427c:	64 08       	ld.w	r8,r2[0x0]
8000427e:	20 19       	sub	r9,1
80004280:	12 35       	cp.w	r5,r9
80004282:	c0 31       	brne	80004288 <__call_exitprocs+0x50>
80004284:	8f 15       	st.w	r7[0x4],r5
80004286:	c0 38       	rjmp	8000428c <__call_exitprocs+0x54>
80004288:	30 09       	mov	r9,0
8000428a:	85 09       	st.w	r2[0x0],r9
8000428c:	58 08       	cp.w	r8,0
8000428e:	c1 e0       	breq	800042ca <__call_exitprocs+0x92>
80004290:	6e 10       	ld.w	r0,r7[0x4]
80004292:	58 06       	cp.w	r6,0
80004294:	c0 90       	breq	800042a6 <__call_exitprocs+0x6e>
80004296:	30 1a       	mov	r10,1
80004298:	f4 05 09 49 	lsl	r9,r10,r5
8000429c:	ec fa 01 00 	ld.w	r10,r6[256]
800042a0:	f3 ea 00 0a 	and	r10,r9,r10
800042a4:	c0 31       	brne	800042aa <__call_exitprocs+0x72>
800042a6:	5d 18       	icall	r8
800042a8:	c0 b8       	rjmp	800042be <__call_exitprocs+0x86>
800042aa:	ec fa 01 04 	ld.w	r10,r6[260]
800042ae:	66 0b       	ld.w	r11,r3[0x0]
800042b0:	14 69       	and	r9,r10
800042b2:	c0 41       	brne	800042ba <__call_exitprocs+0x82>
800042b4:	40 2c       	lddsp	r12,sp[0x8]
800042b6:	5d 18       	icall	r8
800042b8:	c0 38       	rjmp	800042be <__call_exitprocs+0x86>
800042ba:	16 9c       	mov	r12,r11
800042bc:	5d 18       	icall	r8
800042be:	6e 18       	ld.w	r8,r7[0x4]
800042c0:	10 30       	cp.w	r0,r8
800042c2:	cc 51       	brne	8000424c <__call_exitprocs+0x14>
800042c4:	68 08       	ld.w	r8,r4[0x0]
800042c6:	0e 38       	cp.w	r8,r7
800042c8:	cc 21       	brne	8000424c <__call_exitprocs+0x14>
800042ca:	20 15       	sub	r5,1
800042cc:	20 43       	sub	r3,4
800042ce:	20 42       	sub	r2,4
800042d0:	58 05       	cp.w	r5,0
800042d2:	cc c4       	brge	8000426a <__call_exitprocs+0x32>
800042d4:	6e 18       	ld.w	r8,r7[0x4]
800042d6:	58 08       	cp.w	r8,0
800042d8:	c0 f1       	brne	800042f6 <__call_exitprocs+0xbe>
800042da:	6e 08       	ld.w	r8,r7[0x0]
800042dc:	58 08       	cp.w	r8,0
800042de:	c0 c0       	breq	800042f6 <__call_exitprocs+0xbe>
800042e0:	89 08       	st.w	r4[0x0],r8
800042e2:	58 06       	cp.w	r6,0
800042e4:	c0 40       	breq	800042ec <__call_exitprocs+0xb4>
800042e6:	0c 9c       	mov	r12,r6
800042e8:	fe b0 fd 20 	rcall	80003d28 <free>
800042ec:	0e 9c       	mov	r12,r7
800042ee:	fe b0 fd 1d 	rcall	80003d28 <free>
800042f2:	68 07       	ld.w	r7,r4[0x0]
800042f4:	c0 38       	rjmp	800042fa <__call_exitprocs+0xc2>
800042f6:	0e 94       	mov	r4,r7
800042f8:	6e 07       	ld.w	r7,r7[0x0]
800042fa:	58 07       	cp.w	r7,0
800042fc:	ca c1       	brne	80004254 <__call_exitprocs+0x1c>
800042fe:	2f dd       	sub	sp,-12
80004300:	d8 32       	popm	r0-r7,pc
80004302:	d7 03       	nop

80004304 <_malloc_trim_r>:
80004304:	d4 21       	pushm	r4-r7,lr
80004306:	16 95       	mov	r5,r11
80004308:	18 97       	mov	r7,r12
8000430a:	c3 3f       	rcall	80004170 <__malloc_lock>
8000430c:	e0 64 01 24 	mov	r4,292
80004310:	68 28       	ld.w	r8,r4[0x8]
80004312:	70 16       	ld.w	r6,r8[0x4]
80004314:	e0 16 ff fc 	andl	r6,0xfffc
80004318:	ec c8 ff 91 	sub	r8,r6,-111
8000431c:	f0 05 01 05 	sub	r5,r8,r5
80004320:	e0 15 ff 80 	andl	r5,0xff80
80004324:	ea c5 00 80 	sub	r5,r5,128
80004328:	e0 45 00 7f 	cp.w	r5,127
8000432c:	e0 8a 00 22 	brle	80004370 <_malloc_trim_r+0x6c>
80004330:	30 0b       	mov	r11,0
80004332:	0e 9c       	mov	r12,r7
80004334:	c2 0f       	rcall	80004174 <_sbrk_r>
80004336:	68 28       	ld.w	r8,r4[0x8]
80004338:	0c 08       	add	r8,r6
8000433a:	10 3c       	cp.w	r12,r8
8000433c:	c1 a1       	brne	80004370 <_malloc_trim_r+0x6c>
8000433e:	ea 0b 11 00 	rsub	r11,r5,0
80004342:	0e 9c       	mov	r12,r7
80004344:	c1 8f       	rcall	80004174 <_sbrk_r>
80004346:	5b fc       	cp.w	r12,-1
80004348:	c1 71       	brne	80004376 <_malloc_trim_r+0x72>
8000434a:	30 0b       	mov	r11,0
8000434c:	0e 9c       	mov	r12,r7
8000434e:	c1 3f       	rcall	80004174 <_sbrk_r>
80004350:	68 28       	ld.w	r8,r4[0x8]
80004352:	f8 08 01 09 	sub	r9,r12,r8
80004356:	58 f9       	cp.w	r9,15
80004358:	e0 8a 00 0c 	brle	80004370 <_malloc_trim_r+0x6c>
8000435c:	a1 a9       	sbr	r9,0x0
8000435e:	91 19       	st.w	r8[0x4],r9
80004360:	e0 68 05 30 	mov	r8,1328
80004364:	70 09       	ld.w	r9,r8[0x0]
80004366:	e0 68 06 1c 	mov	r8,1564
8000436a:	f8 09 01 09 	sub	r9,r12,r9
8000436e:	91 09       	st.w	r8[0x0],r9
80004370:	0e 9c       	mov	r12,r7
80004372:	c0 0f       	rcall	80004172 <__malloc_unlock>
80004374:	d8 2a       	popm	r4-r7,pc,r12=0
80004376:	68 28       	ld.w	r8,r4[0x8]
80004378:	0a 16       	sub	r6,r5
8000437a:	a1 a6       	sbr	r6,0x0
8000437c:	91 16       	st.w	r8[0x4],r6
8000437e:	e0 68 06 1c 	mov	r8,1564
80004382:	70 09       	ld.w	r9,r8[0x0]
80004384:	0a 19       	sub	r9,r5
80004386:	0e 9c       	mov	r12,r7
80004388:	91 09       	st.w	r8[0x0],r9
8000438a:	cf 4e       	rcall	80004172 <__malloc_unlock>
8000438c:	da 2a       	popm	r4-r7,pc,r12=1
8000438e:	d7 03       	nop

80004390 <_free_r>:
80004390:	d4 21       	pushm	r4-r7,lr
80004392:	16 96       	mov	r6,r11
80004394:	18 97       	mov	r7,r12
80004396:	58 0b       	cp.w	r11,0
80004398:	e0 80 00 bb 	breq	8000450e <_free_r+0x17e>
8000439c:	ce ae       	rcall	80004170 <__malloc_lock>
8000439e:	20 86       	sub	r6,8
800043a0:	e0 6a 01 24 	mov	r10,292
800043a4:	6c 18       	ld.w	r8,r6[0x4]
800043a6:	74 2e       	ld.w	lr,r10[0x8]
800043a8:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800043ac:	a1 c8       	cbr	r8,0x0
800043ae:	ec 08 00 09 	add	r9,r6,r8
800043b2:	72 1b       	ld.w	r11,r9[0x4]
800043b4:	e0 1b ff fc 	andl	r11,0xfffc
800043b8:	1c 39       	cp.w	r9,lr
800043ba:	c1 d1       	brne	800043f4 <_free_r+0x64>
800043bc:	f6 08 00 08 	add	r8,r11,r8
800043c0:	58 0c       	cp.w	r12,0
800043c2:	c0 81       	brne	800043d2 <_free_r+0x42>
800043c4:	6c 09       	ld.w	r9,r6[0x0]
800043c6:	12 16       	sub	r6,r9
800043c8:	12 08       	add	r8,r9
800043ca:	6c 3b       	ld.w	r11,r6[0xc]
800043cc:	6c 29       	ld.w	r9,r6[0x8]
800043ce:	97 29       	st.w	r11[0x8],r9
800043d0:	93 3b       	st.w	r9[0xc],r11
800043d2:	10 99       	mov	r9,r8
800043d4:	95 26       	st.w	r10[0x8],r6
800043d6:	a1 a9       	sbr	r9,0x0
800043d8:	8d 19       	st.w	r6[0x4],r9
800043da:	e0 69 05 2c 	mov	r9,1324
800043de:	72 09       	ld.w	r9,r9[0x0]
800043e0:	12 38       	cp.w	r8,r9
800043e2:	c0 63       	brcs	800043ee <_free_r+0x5e>
800043e4:	e0 68 06 18 	mov	r8,1560
800043e8:	0e 9c       	mov	r12,r7
800043ea:	70 0b       	ld.w	r11,r8[0x0]
800043ec:	c8 cf       	rcall	80004304 <_malloc_trim_r>
800043ee:	0e 9c       	mov	r12,r7
800043f0:	cc 1e       	rcall	80004172 <__malloc_unlock>
800043f2:	d8 22       	popm	r4-r7,pc
800043f4:	93 1b       	st.w	r9[0x4],r11
800043f6:	58 0c       	cp.w	r12,0
800043f8:	c0 30       	breq	800043fe <_free_r+0x6e>
800043fa:	30 0c       	mov	r12,0
800043fc:	c0 e8       	rjmp	80004418 <_free_r+0x88>
800043fe:	6c 0e       	ld.w	lr,r6[0x0]
80004400:	f4 c5 ff f8 	sub	r5,r10,-8
80004404:	1c 08       	add	r8,lr
80004406:	1c 16       	sub	r6,lr
80004408:	6c 2e       	ld.w	lr,r6[0x8]
8000440a:	0a 3e       	cp.w	lr,r5
8000440c:	c0 31       	brne	80004412 <_free_r+0x82>
8000440e:	30 1c       	mov	r12,1
80004410:	c0 48       	rjmp	80004418 <_free_r+0x88>
80004412:	6c 35       	ld.w	r5,r6[0xc]
80004414:	8b 2e       	st.w	r5[0x8],lr
80004416:	9d 35       	st.w	lr[0xc],r5
80004418:	f2 0b 00 0e 	add	lr,r9,r11
8000441c:	7c 1e       	ld.w	lr,lr[0x4]
8000441e:	ed be 00 00 	bld	lr,0x0
80004422:	c1 40       	breq	8000444a <_free_r+0xba>
80004424:	16 08       	add	r8,r11
80004426:	58 0c       	cp.w	r12,0
80004428:	c0 d1       	brne	80004442 <_free_r+0xb2>
8000442a:	e0 6e 01 24 	mov	lr,292
8000442e:	72 2b       	ld.w	r11,r9[0x8]
80004430:	2f 8e       	sub	lr,-8
80004432:	1c 3b       	cp.w	r11,lr
80004434:	c0 71       	brne	80004442 <_free_r+0xb2>
80004436:	97 36       	st.w	r11[0xc],r6
80004438:	97 26       	st.w	r11[0x8],r6
8000443a:	8d 2b       	st.w	r6[0x8],r11
8000443c:	8d 3b       	st.w	r6[0xc],r11
8000443e:	30 1c       	mov	r12,1
80004440:	c0 58       	rjmp	8000444a <_free_r+0xba>
80004442:	72 2b       	ld.w	r11,r9[0x8]
80004444:	72 39       	ld.w	r9,r9[0xc]
80004446:	93 2b       	st.w	r9[0x8],r11
80004448:	97 39       	st.w	r11[0xc],r9
8000444a:	10 99       	mov	r9,r8
8000444c:	ec 08 09 08 	st.w	r6[r8],r8
80004450:	a1 a9       	sbr	r9,0x0
80004452:	8d 19       	st.w	r6[0x4],r9
80004454:	58 0c       	cp.w	r12,0
80004456:	c5 a1       	brne	8000450a <_free_r+0x17a>
80004458:	e0 48 01 ff 	cp.w	r8,511
8000445c:	e0 8b 00 13 	brhi	80004482 <_free_r+0xf2>
80004460:	a3 98       	lsr	r8,0x3
80004462:	f4 08 00 39 	add	r9,r10,r8<<0x3
80004466:	72 2b       	ld.w	r11,r9[0x8]
80004468:	8d 39       	st.w	r6[0xc],r9
8000446a:	8d 2b       	st.w	r6[0x8],r11
8000446c:	97 36       	st.w	r11[0xc],r6
8000446e:	93 26       	st.w	r9[0x8],r6
80004470:	a3 48       	asr	r8,0x2
80004472:	74 19       	ld.w	r9,r10[0x4]
80004474:	30 1b       	mov	r11,1
80004476:	f6 08 09 48 	lsl	r8,r11,r8
8000447a:	f3 e8 10 08 	or	r8,r9,r8
8000447e:	95 18       	st.w	r10[0x4],r8
80004480:	c4 58       	rjmp	8000450a <_free_r+0x17a>
80004482:	f0 0b 16 09 	lsr	r11,r8,0x9
80004486:	58 4b       	cp.w	r11,4
80004488:	e0 8b 00 06 	brhi	80004494 <_free_r+0x104>
8000448c:	f0 0b 16 06 	lsr	r11,r8,0x6
80004490:	2c 8b       	sub	r11,-56
80004492:	c2 08       	rjmp	800044d2 <_free_r+0x142>
80004494:	59 4b       	cp.w	r11,20
80004496:	e0 8b 00 04 	brhi	8000449e <_free_r+0x10e>
8000449a:	2a 5b       	sub	r11,-91
8000449c:	c1 b8       	rjmp	800044d2 <_free_r+0x142>
8000449e:	e0 4b 00 54 	cp.w	r11,84
800044a2:	e0 8b 00 06 	brhi	800044ae <_free_r+0x11e>
800044a6:	f0 0b 16 0c 	lsr	r11,r8,0xc
800044aa:	29 2b       	sub	r11,-110
800044ac:	c1 38       	rjmp	800044d2 <_free_r+0x142>
800044ae:	e0 4b 01 54 	cp.w	r11,340
800044b2:	e0 8b 00 06 	brhi	800044be <_free_r+0x12e>
800044b6:	f0 0b 16 0f 	lsr	r11,r8,0xf
800044ba:	28 9b       	sub	r11,-119
800044bc:	c0 b8       	rjmp	800044d2 <_free_r+0x142>
800044be:	e0 4b 05 54 	cp.w	r11,1364
800044c2:	e0 88 00 05 	brls	800044cc <_free_r+0x13c>
800044c6:	37 eb       	mov	r11,126
800044c8:	c0 58       	rjmp	800044d2 <_free_r+0x142>
800044ca:	d7 03       	nop
800044cc:	f0 0b 16 12 	lsr	r11,r8,0x12
800044d0:	28 4b       	sub	r11,-124
800044d2:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800044d6:	78 29       	ld.w	r9,r12[0x8]
800044d8:	18 39       	cp.w	r9,r12
800044da:	c0 e1       	brne	800044f6 <_free_r+0x166>
800044dc:	74 18       	ld.w	r8,r10[0x4]
800044de:	a3 4b       	asr	r11,0x2
800044e0:	30 1c       	mov	r12,1
800044e2:	f8 0b 09 4b 	lsl	r11,r12,r11
800044e6:	f1 eb 10 0b 	or	r11,r8,r11
800044ea:	12 98       	mov	r8,r9
800044ec:	95 1b       	st.w	r10[0x4],r11
800044ee:	c0 a8       	rjmp	80004502 <_free_r+0x172>
800044f0:	72 29       	ld.w	r9,r9[0x8]
800044f2:	18 39       	cp.w	r9,r12
800044f4:	c0 60       	breq	80004500 <_free_r+0x170>
800044f6:	72 1a       	ld.w	r10,r9[0x4]
800044f8:	e0 1a ff fc 	andl	r10,0xfffc
800044fc:	14 38       	cp.w	r8,r10
800044fe:	cf 93       	brcs	800044f0 <_free_r+0x160>
80004500:	72 38       	ld.w	r8,r9[0xc]
80004502:	8d 38       	st.w	r6[0xc],r8
80004504:	8d 29       	st.w	r6[0x8],r9
80004506:	93 36       	st.w	r9[0xc],r6
80004508:	91 26       	st.w	r8[0x8],r6
8000450a:	0e 9c       	mov	r12,r7
8000450c:	c3 3e       	rcall	80004172 <__malloc_unlock>
8000450e:	d8 22       	popm	r4-r7,pc

80004510 <__do_global_ctors_aux>:
80004510:	d4 21       	pushm	r4-r7,lr
80004512:	30 c7       	mov	r7,12
80004514:	c0 28       	rjmp	80004518 <__do_global_ctors_aux+0x8>
80004516:	5d 18       	icall	r8
80004518:	20 47       	sub	r7,4
8000451a:	6e 08       	ld.w	r8,r7[0x0]
8000451c:	5b f8       	cp.w	r8,-1
8000451e:	cf c1       	brne	80004516 <__do_global_ctors_aux+0x6>
80004520:	d8 22       	popm	r4-r7,pc
80004522:	d7 03       	nop

Disassembly of section .exception:

80004600 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80004600:	c0 08       	rjmp	80004600 <_evba>
	...

80004604 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80004604:	c0 08       	rjmp	80004604 <_handle_TLB_Multiple_Hit>
	...

80004608 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80004608:	c0 08       	rjmp	80004608 <_handle_Bus_Error_Data_Fetch>
	...

8000460c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000460c:	c0 08       	rjmp	8000460c <_handle_Bus_Error_Instruction_Fetch>
	...

80004610 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80004610:	c0 08       	rjmp	80004610 <_handle_NMI>
	...

80004614 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80004614:	c0 08       	rjmp	80004614 <_handle_Instruction_Address>
	...

80004618 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80004618:	c0 08       	rjmp	80004618 <_handle_ITLB_Protection>
	...

8000461c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000461c:	c0 08       	rjmp	8000461c <_handle_Breakpoint>
	...

80004620 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80004620:	c0 08       	rjmp	80004620 <_handle_Illegal_Opcode>
	...

80004624 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80004624:	c0 08       	rjmp	80004624 <_handle_Unimplemented_Instruction>
	...

80004628 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80004628:	c0 08       	rjmp	80004628 <_handle_Privilege_Violation>
	...

8000462c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000462c:	c0 08       	rjmp	8000462c <_handle_Floating_Point>
	...

80004630 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80004630:	c0 08       	rjmp	80004630 <_handle_Coprocessor_Absent>
	...

80004634 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80004634:	c0 08       	rjmp	80004634 <_handle_Data_Address_Read>
	...

80004638 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80004638:	c0 08       	rjmp	80004638 <_handle_Data_Address_Write>
	...

8000463c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000463c:	c0 08       	rjmp	8000463c <_handle_DTLB_Protection_Read>
	...

80004640 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80004640:	c0 08       	rjmp	80004640 <_handle_DTLB_Protection_Write>
	...

80004644 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80004644:	c0 08       	rjmp	80004644 <_handle_DTLB_Modified>
	...

80004650 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80004650:	c0 08       	rjmp	80004650 <_handle_ITLB_Miss>
	...

80004660 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80004660:	c0 08       	rjmp	80004660 <_handle_DTLB_Miss_Read>
	...

80004670 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80004670:	c0 08       	rjmp	80004670 <_handle_DTLB_Miss_Write>
	...

80004700 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80004700:	c0 08       	rjmp	80004700 <_handle_Supervisor_Call>
80004702:	d7 03       	nop

80004704 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004704:	30 0c       	mov	r12,0
80004706:	fe b0 ee b7 	rcall	80002474 <_get_interrupt_handler>
8000470a:	58 0c       	cp.w	r12,0
8000470c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004710:	d6 03       	rete

80004712 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004712:	30 1c       	mov	r12,1
80004714:	fe b0 ee b0 	rcall	80002474 <_get_interrupt_handler>
80004718:	58 0c       	cp.w	r12,0
8000471a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000471e:	d6 03       	rete

80004720 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004720:	30 2c       	mov	r12,2
80004722:	fe b0 ee a9 	rcall	80002474 <_get_interrupt_handler>
80004726:	58 0c       	cp.w	r12,0
80004728:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000472c:	d6 03       	rete

8000472e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000472e:	30 3c       	mov	r12,3
80004730:	fe b0 ee a2 	rcall	80002474 <_get_interrupt_handler>
80004734:	58 0c       	cp.w	r12,0
80004736:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000473a:	d6 03       	rete
8000473c:	d7 03       	nop
8000473e:	d7 03       	nop
80004740:	d7 03       	nop
80004742:	d7 03       	nop
80004744:	d7 03       	nop
80004746:	d7 03       	nop
80004748:	d7 03       	nop
8000474a:	d7 03       	nop
8000474c:	d7 03       	nop
8000474e:	d7 03       	nop
80004750:	d7 03       	nop
80004752:	d7 03       	nop
80004754:	d7 03       	nop
80004756:	d7 03       	nop
80004758:	d7 03       	nop
8000475a:	d7 03       	nop
8000475c:	d7 03       	nop
8000475e:	d7 03       	nop
80004760:	d7 03       	nop
80004762:	d7 03       	nop
80004764:	d7 03       	nop
80004766:	d7 03       	nop
80004768:	d7 03       	nop
8000476a:	d7 03       	nop
8000476c:	d7 03       	nop
8000476e:	d7 03       	nop
80004770:	d7 03       	nop
80004772:	d7 03       	nop
80004774:	d7 03       	nop
80004776:	d7 03       	nop
80004778:	d7 03       	nop
8000477a:	d7 03       	nop
8000477c:	d7 03       	nop
8000477e:	d7 03       	nop
80004780:	d7 03       	nop
80004782:	d7 03       	nop
80004784:	d7 03       	nop
80004786:	d7 03       	nop
80004788:	d7 03       	nop
8000478a:	d7 03       	nop
8000478c:	d7 03       	nop
8000478e:	d7 03       	nop
80004790:	d7 03       	nop
80004792:	d7 03       	nop
80004794:	d7 03       	nop
80004796:	d7 03       	nop
80004798:	d7 03       	nop
8000479a:	d7 03       	nop
8000479c:	d7 03       	nop
8000479e:	d7 03       	nop
800047a0:	d7 03       	nop
800047a2:	d7 03       	nop
800047a4:	d7 03       	nop
800047a6:	d7 03       	nop
800047a8:	d7 03       	nop
800047aa:	d7 03       	nop
800047ac:	d7 03       	nop
800047ae:	d7 03       	nop
800047b0:	d7 03       	nop
800047b2:	d7 03       	nop
800047b4:	d7 03       	nop
800047b6:	d7 03       	nop
800047b8:	d7 03       	nop
800047ba:	d7 03       	nop
800047bc:	d7 03       	nop
800047be:	d7 03       	nop
800047c0:	d7 03       	nop
800047c2:	d7 03       	nop
800047c4:	d7 03       	nop
800047c6:	d7 03       	nop
800047c8:	d7 03       	nop
800047ca:	d7 03       	nop
800047cc:	d7 03       	nop
800047ce:	d7 03       	nop
800047d0:	d7 03       	nop
800047d2:	d7 03       	nop
800047d4:	d7 03       	nop
800047d6:	d7 03       	nop
800047d8:	d7 03       	nop
800047da:	d7 03       	nop
800047dc:	d7 03       	nop
800047de:	d7 03       	nop
800047e0:	d7 03       	nop
800047e2:	d7 03       	nop
800047e4:	d7 03       	nop
800047e6:	d7 03       	nop
800047e8:	d7 03       	nop
800047ea:	d7 03       	nop
800047ec:	d7 03       	nop
800047ee:	d7 03       	nop
800047f0:	d7 03       	nop
800047f2:	d7 03       	nop
800047f4:	d7 03       	nop
800047f6:	d7 03       	nop
800047f8:	d7 03       	nop
800047fa:	d7 03       	nop
800047fc:	d7 03       	nop
800047fe:	d7 03       	nop

Disassembly of section .fini:

80004800 <_fini>:
80004800:	eb cd 40 40 	pushm	r6,lr
80004804:	48 26       	lddpc	r6,8000480c <_fini+0xc>
80004806:	1e 26       	rsub	r6,pc
80004808:	c0 48       	rjmp	80004810 <_fini+0x10>
8000480a:	d7 03       	nop
8000480c:	80 00       	ld.sh	r0,r0[0x0]
8000480e:	47 ea       	lddsp	r10,sp[0x1f8]
80004810:	fe b0 ec 3c 	rcall	80002088 <__do_global_dtors_aux>
80004814:	e3 cd 80 40 	ldm	sp++,r6,pc
