[2021-09-09 09:42:28,768]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-09 09:42:28,768]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:42:29,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; ".

Peak memory: 14274560 bytes

[2021-09-09 09:42:29,057]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:42:29,190]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34922496 bytes

[2021-09-09 09:42:29,191]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-09 09:42:29,191]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:42:29,214]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :45
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :45
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():45
		max delay       :3
		max area        :45
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 7540736 bytes

[2021-09-09 09:42:29,214]mapper_test.py:220:[INFO]: area: 45 level: 3
[2021-09-09 11:33:24,359]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-09 11:33:24,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:33:24,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; ".

Peak memory: 14200832 bytes

[2021-09-09 11:33:24,647]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:33:24,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34582528 bytes

[2021-09-09 11:33:24,773]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-09 11:33:24,773]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:33:26,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :45
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():45
		max delay       :3
		max area        :45
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 15069184 bytes

[2021-09-09 11:33:26,612]mapper_test.py:220:[INFO]: area: 45 level: 3
[2021-09-09 13:04:13,738]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-09 13:04:13,738]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:04:14,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; ".

Peak memory: 14626816 bytes

[2021-09-09 13:04:14,024]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:04:14,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34947072 bytes

[2021-09-09 13:04:14,152]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-09 13:04:14,152]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:04:15,898]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :45
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :46
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():45
		max delay       :3
		max area        :45
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 15081472 bytes

[2021-09-09 13:04:15,899]mapper_test.py:220:[INFO]: area: 45 level: 3
[2021-09-09 14:56:45,591]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-09 14:56:45,591]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:56:45,591]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:56:45,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 14:56:45,723]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-09 14:56:45,724]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:56:47,686]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 15003648 bytes

[2021-09-09 14:56:47,687]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-09 15:25:48,922]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-09 15:25:48,922]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:25:48,922]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:25:49,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34672640 bytes

[2021-09-09 15:25:49,064]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-09 15:25:49,064]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:25:51,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 15056896 bytes

[2021-09-09 15:25:51,038]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-09 16:03:51,045]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-09 16:03:51,045]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:03:51,046]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:03:51,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34807808 bytes

[2021-09-09 16:03:51,181]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-09 16:03:51,181]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:03:53,190]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 15020032 bytes

[2021-09-09 16:03:53,191]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-09 16:38:31,699]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-09 16:38:31,699]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:38:31,699]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:38:31,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34787328 bytes

[2021-09-09 16:38:31,834]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-09 16:38:31,834]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:38:33,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 15056896 bytes

[2021-09-09 16:38:33,854]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-09 17:15:06,700]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-09 17:15:06,700]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:15:06,700]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:15:06,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34795520 bytes

[2021-09-09 17:15:06,835]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-09 17:15:06,835]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:15:08,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 14962688 bytes

[2021-09-09 17:15:08,799]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-13 23:22:05,513]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-13 23:22:05,513]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:22:05,513]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:22:05,685]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34258944 bytes

[2021-09-13 23:22:05,686]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-13 23:22:05,687]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:22:07,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :45
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 12701696 bytes

[2021-09-13 23:22:07,450]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-13 23:40:39,848]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-13 23:40:39,849]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:39,849]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:39,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34492416 bytes

[2021-09-13 23:40:39,971]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-13 23:40:39,971]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:39,995]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 7135232 bytes

[2021-09-13 23:40:39,996]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-14 08:51:05,430]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-14 08:51:05,431]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:51:05,431]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:51:05,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34365440 bytes

[2021-09-14 08:51:05,553]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-14 08:51:05,554]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:51:07,266]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 14987264 bytes

[2021-09-14 08:51:07,267]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-14 09:19:36,201]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-14 09:19:36,202]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:36,202]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:36,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34291712 bytes

[2021-09-14 09:19:36,331]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-14 09:19:36,331]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:36,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 7499776 bytes

[2021-09-14 09:19:36,369]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-15 15:26:01,320]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-15 15:26:01,320]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:26:01,320]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:26:01,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34250752 bytes

[2021-09-15 15:26:01,430]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-15 15:26:01,431]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:26:03,011]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 14598144 bytes

[2021-09-15 15:26:03,012]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-15 15:53:11,056]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-15 15:53:11,057]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:11,057]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:11,168]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34304000 bytes

[2021-09-15 15:53:11,169]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-15 15:53:11,170]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:11,200]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 6672384 bytes

[2021-09-15 15:53:11,200]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-18 13:56:44,924]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-18 13:56:44,924]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:56:44,925]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:56:45,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34209792 bytes

[2021-09-18 13:56:45,037]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-18 13:56:45,038]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:56:46,693]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 12206080 bytes

[2021-09-18 13:56:46,694]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-18 16:21:29,978]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-18 16:21:29,978]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:21:29,979]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:21:30,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34308096 bytes

[2021-09-18 16:21:30,143]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-18 16:21:30,143]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:21:31,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 12140544 bytes

[2021-09-18 16:21:31,838]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-22 08:54:44,418]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-22 08:54:44,419]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:54:44,419]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:54:44,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34426880 bytes

[2021-09-22 08:54:44,536]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-22 08:54:44,537]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:54:45,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :4
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11497472 bytes

[2021-09-22 08:54:45,353]mapper_test.py:220:[INFO]: area: 42 level: 4
[2021-09-22 11:20:11,927]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-22 11:20:11,927]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:11,928]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:12,043]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34254848 bytes

[2021-09-22 11:20:12,044]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-22 11:20:12,044]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:20:13,617]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 12095488 bytes

[2021-09-22 11:20:13,617]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-23 16:38:33,623]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-23 16:38:33,623]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:38:33,623]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:38:33,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34615296 bytes

[2021-09-23 16:38:33,734]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-23 16:38:33,735]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:38:35,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11759616 bytes

[2021-09-23 16:38:35,331]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-23 17:02:13,085]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-23 17:02:13,085]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:13,086]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:13,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34529280 bytes

[2021-09-23 17:02:13,196]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-23 17:02:13,196]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:02:14,872]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 12152832 bytes

[2021-09-23 17:02:14,873]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-23 18:03:12,946]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-23 18:03:12,946]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:12,947]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:03:13,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34201600 bytes

[2021-09-23 18:03:13,057]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-23 18:03:13,058]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:03:14,664]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11726848 bytes

[2021-09-23 18:03:14,664]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-27 16:30:31,636]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-27 16:30:31,637]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:30:31,637]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:30:31,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34631680 bytes

[2021-09-27 16:30:31,762]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-27 16:30:31,763]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:30:33,356]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 12005376 bytes

[2021-09-27 16:30:33,357]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-27 17:37:19,188]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-27 17:37:19,189]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:37:19,189]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:37:19,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34590720 bytes

[2021-09-27 17:37:19,306]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-27 17:37:19,306]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:37:20,929]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
balancing!
	current map manager:
		current min nodes:140
		current min depth:7
rewriting!
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11943936 bytes

[2021-09-27 17:37:20,929]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-28 02:03:33,465]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-28 02:03:33,465]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:03:33,465]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:03:33,580]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34660352 bytes

[2021-09-28 02:03:33,581]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-28 02:03:33,581]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:03:35,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-09-28 02:03:35,247]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-28 16:43:19,773]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-28 16:43:19,773]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:43:19,773]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:43:19,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34488320 bytes

[2021-09-28 16:43:19,886]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-28 16:43:19,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:43:21,525]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11988992 bytes

[2021-09-28 16:43:21,525]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-09-28 17:22:17,483]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-09-28 17:22:17,484]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:22:17,484]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:22:17,655]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34713600 bytes

[2021-09-28 17:22:17,656]mapper_test.py:156:[INFO]: area: 39 level: 3
[2021-09-28 17:22:17,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:22:19,315]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 12599296 bytes

[2021-09-28 17:22:19,316]mapper_test.py:220:[INFO]: area: 42 level: 3
[2021-10-09 10:39:03,146]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-09 10:39:03,147]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:03,147]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:03,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34496512 bytes

[2021-10-09 10:39:03,259]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-09 10:39:03,260]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:03,307]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 6946816 bytes

[2021-10-09 10:39:03,308]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-09 11:21:42,165]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-09 11:21:42,165]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:21:42,165]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:21:42,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34619392 bytes

[2021-10-09 11:21:42,334]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-09 11:21:42,334]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:21:42,383]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 6930432 bytes

[2021-10-09 11:21:42,384]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-09 16:29:41,776]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-09 16:29:41,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:41,777]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:41,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34488320 bytes

[2021-10-09 16:29:41,900]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-09 16:29:41,900]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:29:42,745]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11157504 bytes

[2021-10-09 16:29:42,746]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-09 16:46:52,419]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-09 16:46:52,420]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:46:52,420]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:46:52,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34377728 bytes

[2021-10-09 16:46:52,543]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-09 16:46:52,543]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:46:53,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-09 16:46:53,391]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-12 10:53:14,245]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-12 10:53:14,246]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:53:14,246]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:53:14,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34635776 bytes

[2021-10-12 10:53:14,366]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-12 10:53:14,366]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:53:16,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11501568 bytes

[2021-10-12 10:53:16,077]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-12 11:15:42,197]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-12 11:15:42,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:15:42,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:15:42,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34271232 bytes

[2021-10-12 11:15:42,322]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-12 11:15:42,322]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:15:42,367]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 6643712 bytes

[2021-10-12 11:15:42,368]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-12 13:28:40,095]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-12 13:28:40,095]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:28:40,095]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:28:40,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34738176 bytes

[2021-10-12 13:28:40,216]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-12 13:28:40,216]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:28:41,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-10-12 13:28:41,933]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-12 14:59:17,060]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-12 14:59:17,060]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:59:17,060]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:59:17,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34521088 bytes

[2021-10-12 14:59:17,178]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-12 14:59:17,178]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:59:18,850]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-10-12 14:59:18,851]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-12 18:44:02,904]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-12 18:44:02,905]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:44:02,905]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:44:03,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34394112 bytes

[2021-10-12 18:44:03,024]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-12 18:44:03,024]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:44:04,755]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11915264 bytes

[2021-10-12 18:44:04,756]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-18 11:37:30,231]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-18 11:37:30,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:37:30,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:37:30,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34226176 bytes

[2021-10-18 11:37:30,358]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-18 11:37:30,358]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:37:32,041]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-10-18 11:37:32,042]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-18 12:03:00,681]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-18 12:03:00,682]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:00,682]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:00,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34361344 bytes

[2021-10-18 12:03:00,801]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-18 12:03:00,802]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:00,829]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 5984256 bytes

[2021-10-18 12:03:00,829]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-19 14:10:58,090]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-19 14:10:58,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:58,091]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:58,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34308096 bytes

[2021-10-19 14:10:58,211]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-19 14:10:58,212]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:58,238]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 6123520 bytes

[2021-10-19 14:10:58,239]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-22 13:29:52,844]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-22 13:29:52,844]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:29:52,844]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:29:52,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34463744 bytes

[2021-10-22 13:29:52,961]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-22 13:29:52,961]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:29:53,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 8716288 bytes

[2021-10-22 13:29:53,015]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-22 13:50:45,836]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-22 13:50:45,836]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:50:45,836]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:50:45,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34226176 bytes

[2021-10-22 13:50:45,954]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-22 13:50:45,954]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:50:46,012]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 8830976 bytes

[2021-10-22 13:50:46,013]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-22 14:01:19,129]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-22 14:01:19,130]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:19,130]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:19,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34402304 bytes

[2021-10-22 14:01:19,285]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-22 14:01:19,286]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:19,312]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 5861376 bytes

[2021-10-22 14:01:19,313]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-22 14:04:39,808]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-22 14:04:39,809]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:39,809]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:39,929]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34553856 bytes

[2021-10-22 14:04:39,930]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-22 14:04:39,931]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:39,959]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 6041600 bytes

[2021-10-22 14:04:39,959]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-23 13:27:27,876]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-23 13:27:27,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:27:27,876]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:27:27,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34607104 bytes

[2021-10-23 13:27:27,993]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-23 13:27:27,993]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:27:29,648]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :45
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():45
		max delay       :3
		max area        :45
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :19
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11866112 bytes

[2021-10-23 13:27:29,649]mapper_test.py:224:[INFO]: area: 45 level: 3
[2021-10-24 17:38:50,630]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-24 17:38:50,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:38:50,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:38:50,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34418688 bytes

[2021-10-24 17:38:50,745]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-24 17:38:50,745]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:38:52,401]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :45
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11837440 bytes

[2021-10-24 17:38:52,401]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-24 17:59:17,129]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-24 17:59:17,129]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:59:17,129]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:59:17,245]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34246656 bytes

[2021-10-24 17:59:17,246]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-24 17:59:17,246]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:59:18,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
	current map manager:
		current min nodes:140
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :42
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :44
score:100
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11857920 bytes

[2021-10-24 17:59:18,891]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-26 10:24:38,569]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-26 10:24:38,569]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:38,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:38,688]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34283520 bytes

[2021-10-26 10:24:38,689]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-26 10:24:38,690]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:38,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	current map manager:
		current min nodes:140
		current min depth:8
	Report mapping result:
		klut_size()     :79
		klut.num_gates():49
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 5939200 bytes

[2021-10-26 10:24:38,723]mapper_test.py:224:[INFO]: area: 49 level: 3
[2021-10-26 10:56:51,871]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-26 10:56:51,871]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:56:51,871]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:56:52,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34541568 bytes

[2021-10-26 10:56:52,027]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-26 10:56:52,028]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:56:53,750]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :79
		klut.num_gates():49
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11399168 bytes

[2021-10-26 10:56:53,751]mapper_test.py:224:[INFO]: area: 49 level: 3
[2021-10-26 11:18:12,358]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-26 11:18:12,359]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:12,359]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:12,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34578432 bytes

[2021-10-26 11:18:12,528]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-26 11:18:12,528]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:18:14,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :79
		klut.num_gates():49
		max delay       :3
		max area        :45
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11706368 bytes

[2021-10-26 11:18:14,174]mapper_test.py:224:[INFO]: area: 49 level: 3
[2021-10-26 12:16:21,102]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-26 12:16:21,102]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:16:21,103]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:16:21,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34627584 bytes

[2021-10-26 12:16:21,220]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-26 12:16:21,220]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:16:22,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 11395072 bytes

[2021-10-26 12:16:22,870]mapper_test.py:224:[INFO]: area: 42 level: 3
[2021-10-26 14:12:14,113]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-26 14:12:14,113]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:14,114]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:14,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34238464 bytes

[2021-10-26 14:12:14,236]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-26 14:12:14,236]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:14,264]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :79
		klut.num_gates():49
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-26 14:12:14,265]mapper_test.py:224:[INFO]: area: 49 level: 3
[2021-10-29 16:09:18,329]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-10-29 16:09:18,330]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:18,330]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:18,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34136064 bytes

[2021-10-29 16:09:18,508]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-10-29 16:09:18,509]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:18,542]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
Peak memory: 5844992 bytes

[2021-10-29 16:09:18,543]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-11-03 09:50:35,147]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-03 09:50:35,147]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:35,148]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:35,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34500608 bytes

[2021-11-03 09:50:35,265]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-03 09:50:35,265]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:35,290]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :21
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig_output.v
	Peak memory: 6053888 bytes

[2021-11-03 09:50:35,290]mapper_test.py:226:[INFO]: area: 80 level: 3
[2021-11-03 10:02:40,264]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-03 10:02:40,264]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:40,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:40,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34553856 bytes

[2021-11-03 10:02:40,409]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-03 10:02:40,409]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:40,441]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :111
		klut.num_gates():81
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig_output.v
	Peak memory: 6017024 bytes

[2021-11-03 10:02:40,442]mapper_test.py:226:[INFO]: area: 81 level: 3
[2021-11-03 13:42:39,766]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-03 13:42:39,766]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:39,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:39,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34287616 bytes

[2021-11-03 13:42:39,882]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-03 13:42:39,883]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:39,921]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :111
		klut.num_gates():81
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig_output.v
	Peak memory: 6057984 bytes

[2021-11-03 13:42:39,922]mapper_test.py:226:[INFO]: area: 81 level: 3
[2021-11-03 13:48:55,618]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-03 13:48:55,619]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:55,619]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:55,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34160640 bytes

[2021-11-03 13:48:55,737]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-03 13:48:55,738]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:55,762]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :111
		klut.num_gates():81
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig_output.v
	Peak memory: 6107136 bytes

[2021-11-03 13:48:55,762]mapper_test.py:226:[INFO]: area: 81 level: 3
[2021-11-04 15:55:46,527]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-04 15:55:46,528]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:46,528]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:46,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34152448 bytes

[2021-11-04 15:55:46,700]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-04 15:55:46,700]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:55:46,733]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :78
		klut.num_gates():48
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :17
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig_output.v
	Peak memory: 6000640 bytes

[2021-11-04 15:55:46,734]mapper_test.py:226:[INFO]: area: 48 level: 3
[2021-11-16 12:27:19,985]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-16 12:27:19,986]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:19,986]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:20,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34398208 bytes

[2021-11-16 12:27:20,158]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-16 12:27:20,158]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:20,180]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.002296 secs
	Report mapping result:
		klut_size()     :78
		klut.num_gates():48
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 6090752 bytes

[2021-11-16 12:27:20,180]mapper_test.py:228:[INFO]: area: 48 level: 3
[2021-11-16 14:16:15,363]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-16 14:16:15,363]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:15,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:15,488]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34226176 bytes

[2021-11-16 14:16:15,489]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-16 14:16:15,490]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:15,521]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.002417 secs
	Report mapping result:
		klut_size()     :78
		klut.num_gates():48
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 6090752 bytes

[2021-11-16 14:16:15,522]mapper_test.py:228:[INFO]: area: 48 level: 3
[2021-11-16 14:22:35,452]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-16 14:22:35,452]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:35,452]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:35,613]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34279424 bytes

[2021-11-16 14:22:35,614]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-16 14:22:35,615]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:35,648]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.002423 secs
	Report mapping result:
		klut_size()     :78
		klut.num_gates():48
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-16 14:22:35,649]mapper_test.py:228:[INFO]: area: 48 level: 3
[2021-11-17 16:35:14,829]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-17 16:35:14,830]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:14,830]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:14,948]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34615296 bytes

[2021-11-17 16:35:14,949]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-17 16:35:14,949]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:14,975]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.00189 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 5947392 bytes

[2021-11-17 16:35:14,975]mapper_test.py:228:[INFO]: area: 42 level: 3
[2021-11-18 10:17:42,854]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-18 10:17:42,854]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:42,854]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:43,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34222080 bytes

[2021-11-18 10:17:43,029]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-18 10:17:43,030]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:43,062]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.003903 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 6303744 bytes

[2021-11-18 10:17:43,062]mapper_test.py:228:[INFO]: area: 42 level: 3
[2021-11-23 16:10:33,518]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-23 16:10:33,519]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:33,519]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:33,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34344960 bytes

[2021-11-23 16:10:33,643]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-23 16:10:33,643]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:33,679]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.005703 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 6373376 bytes

[2021-11-23 16:10:33,679]mapper_test.py:228:[INFO]: area: 42 level: 3
[2021-11-23 16:41:31,442]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-23 16:41:31,442]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:31,442]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:31,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34467840 bytes

[2021-11-23 16:41:31,564]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-23 16:41:31,564]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:31,587]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.004361 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 6504448 bytes

[2021-11-23 16:41:31,588]mapper_test.py:228:[INFO]: area: 42 level: 3
[2021-11-24 11:38:09,998]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-24 11:38:09,999]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:09,999]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:10,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34447360 bytes

[2021-11-24 11:38:10,117]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-24 11:38:10,118]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:10,147]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.00017 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 5910528 bytes

[2021-11-24 11:38:10,148]mapper_test.py:228:[INFO]: area: 42 level: 3
[2021-11-24 12:01:24,529]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-24 12:01:24,530]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:24,530]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:24,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34545664 bytes

[2021-11-24 12:01:24,644]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-24 12:01:24,645]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:24,664]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.000108 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-24 12:01:24,664]mapper_test.py:228:[INFO]: area: 42 level: 3
[2021-11-24 12:04:57,536]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-24 12:04:57,536]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:57,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:57,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34549760 bytes

[2021-11-24 12:04:57,651]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-24 12:04:57,652]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:57,679]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.001604 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 5906432 bytes

[2021-11-24 12:04:57,679]mapper_test.py:228:[INFO]: area: 42 level: 3
[2021-11-24 12:10:44,569]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-24 12:10:44,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:44,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:44,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34422784 bytes

[2021-11-24 12:10:44,686]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-24 12:10:44,686]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:44,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00070 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():39
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-24 12:10:44,706]mapper_test.py:228:[INFO]: area: 39 level: 5
[2021-11-24 12:56:56,008]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-24 12:56:56,008]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:56,008]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:56,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34316288 bytes

[2021-11-24 12:56:56,128]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-24 12:56:56,129]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:56,149]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.001596 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-24 12:56:56,150]mapper_test.py:228:[INFO]: area: 42 level: 3
[2021-11-24 13:04:13,243]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-24 13:04:13,243]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:04:13,243]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:04:13,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34488320 bytes

[2021-11-24 13:04:13,409]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-24 13:04:13,410]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:04:15,070]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.001607 secs
Mapping time: 0.001697 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 11497472 bytes

[2021-11-24 13:04:15,071]mapper_test.py:228:[INFO]: area: 42 level: 3
[2021-11-24 13:27:37,705]mapper_test.py:79:[INFO]: run case "c8_comb"
[2021-11-24 13:27:37,705]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:27:37,706]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:27:37,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     111.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      42.0.  Edge =      143.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      141.  Cut =      393.  T =     0.00 sec
P:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      136.  Cut =      393.  T =     0.00 sec
F:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      138.  Cut =      326.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      135.  Cut =      315.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %
Peak memory: 34340864 bytes

[2021-11-24 13:27:37,826]mapper_test.py:160:[INFO]: area: 39 level: 3
[2021-11-24 13:27:37,826]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:27:39,510]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
Mapping time: 0.000102 secs
Mapping time: 0.000102 secs
	Report mapping result:
		klut_size()     :72
		klut.num_gates():42
		max delay       :3
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v
	Peak memory: 11722752 bytes

[2021-11-24 13:27:39,510]mapper_test.py:228:[INFO]: area: 42 level: 3
