Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Mon May  1 23:14:13 2017
| Host             : LAPTOP running 64-bit major release  (build 9200)
| Command          : report_power -file master_power_routed.rpt -pb master_power_summary_routed.pb -rpx master_power_routed.rpx
| Design           : master
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.251 |
| Dynamic (W)              | 0.179 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.7  |
| Junction Temperature (C) | 26.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |       16 |       --- |             --- |
| Slice Logic    |     0.010 |     1650 |       --- |             --- |
|   LUT as Logic |     0.008 |     1020 |     20800 |            4.90 |
|   CARRY4       |     0.002 |      247 |      8150 |            3.03 |
|   Register     |    <0.001 |      220 |     41600 |            0.53 |
|   Others       |     0.000 |       26 |       --- |             --- |
| Signals        |     0.011 |     1245 |       --- |             --- |
| MMCM           |     0.125 |        2 |         5 |           40.00 |
| I/O            |     0.028 |       34 |       106 |           32.08 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.251 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.026 |      0.010 |
| Vccaux    |       1.800 |     0.083 |       0.070 |      0.013 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------+----------------------------------------------------------+-----------------+
| Clock                             | Domain                                                   | Constraint (ns) |
+-----------------------------------+----------------------------------------------------------+-----------------+
| CLK                               | CLK                                                      |            10.0 |
| CLK1024x768_vga_bd_clk_wiz_0_0    | VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0  |            15.4 |
| CLK1024x768_vga_bd_clk_wiz_0_0_1  | VGA_Clock/clk_wiz_0/inst/CLK1024x768_vga_bd_clk_wiz_0_0  |            15.4 |
| CLK1280x1024_vga_bd_clk_wiz_0_0   | VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0 |             9.3 |
| CLK1280x1024_vga_bd_clk_wiz_0_0_1 | VGA_Clock/clk_wiz_0/inst/CLK1280x1024_vga_bd_clk_wiz_0_0 |             9.3 |
| CLK800x600_vga_bd_clk_wiz_0_0     | VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0   |            25.0 |
| CLK800x600_vga_bd_clk_wiz_0_0_1   | VGA_Clock/clk_wiz_0/inst/CLK800x600_vga_bd_clk_wiz_0_0   |            25.0 |
| clkfbout_clock_bd_clk_wiz_0_0     | Clock/clk_wiz_0/inst/clkfbout_clock_bd_clk_wiz_0_0       |            10.0 |
| clkfbout_clock_bd_clk_wiz_0_0_1   | Clock/clk_wiz_0/inst/clkfbout_clock_bd_clk_wiz_0_0       |            10.0 |
| clkfbout_vga_bd_clk_wiz_0_0       | VGA_Clock/clk_wiz_0/inst/clkfbout_vga_bd_clk_wiz_0_0     |            60.0 |
| clkfbout_vga_bd_clk_wiz_0_0_1     | VGA_Clock/clk_wiz_0/inst/clkfbout_vga_bd_clk_wiz_0_0     |            60.0 |
| sysCLK_clock_bd_clk_wiz_0_0       | Clock/clk_wiz_0/inst/sysCLK_clock_bd_clk_wiz_0_0         |             6.0 |
| sysCLK_clock_bd_clk_wiz_0_0_1     | Clock/clk_wiz_0/inst/sysCLK_clock_bd_clk_wiz_0_0         |             6.0 |
| sys_clk                           | CLK                                                      |            10.0 |
+-----------------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| master           |     0.179 |
|   Clock          |     0.064 |
|     clk_wiz_0    |     0.064 |
|       inst       |     0.064 |
|   VGA_Clock      |     0.062 |
|     clk_wiz_0    |     0.062 |
|       inst       |     0.062 |
|   VGA_Display    |     0.004 |
|     VGA1024x768  |     0.001 |
|     VGA1280x1024 |     0.001 |
|     VGA800x600   |     0.001 |
|   VGA_Pattern    |     0.021 |
+------------------+-----------+


