{"sha": "31dcc385686f963dd1c08de17b9838ff774b6224", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzFkY2MzODU2ODZmOTYzZGQxYzA4ZGUxN2I5ODM4ZmY3NzRiNjIyNA==", "commit": {"author": {"name": "Toma Tabacu", "email": "toma.tabacu@imgtec.com", "date": "2017-03-03T13:23:53Z"}, "committer": {"name": "Toma Tabacu", "email": "tomtab@gcc.gnu.org", "date": "2017-03-03T13:23:53Z"}, "message": "MIPS: Fix register mode checking for n64 in pr68273.c.\n\ngcc/testsuite/\n\n\t* gcc.target/mips/pr68273.c (dg-final): Match SImode registers only for\n\tilp32 targets and match DImode registers for lp64 targets.\n\nFrom-SVN: r245874", "tree": {"sha": "d0be7e182ea8603a67f9649d5d8d70d0624e4982", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d0be7e182ea8603a67f9649d5d8d70d0624e4982"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/31dcc385686f963dd1c08de17b9838ff774b6224", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/31dcc385686f963dd1c08de17b9838ff774b6224", "html_url": "https://github.com/Rust-GCC/gccrs/commit/31dcc385686f963dd1c08de17b9838ff774b6224", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/31dcc385686f963dd1c08de17b9838ff774b6224/comments", "author": null, "committer": null, "parents": [{"sha": "1c98e10bc9cb6f8da44a53e660209236a9bf2654", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1c98e10bc9cb6f8da44a53e660209236a9bf2654", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1c98e10bc9cb6f8da44a53e660209236a9bf2654"}], "stats": {"total": 12, "additions": 10, "deletions": 2}, "files": [{"sha": "a0e483078c11ef1459862cca265441c2d17aab24", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/31dcc385686f963dd1c08de17b9838ff774b6224/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/31dcc385686f963dd1c08de17b9838ff774b6224/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=31dcc385686f963dd1c08de17b9838ff774b6224", "patch": "@@ -1,3 +1,8 @@\n+2017-03-03  Toma Tabacu  <toma.tabacu@imgtec.com>\n+\n+\t* gcc.target/mips/pr68273.c (dg-final): Match SImode registers only for\n+\tilp32 targets and match DImode registers for lp64 targets.\n+\n 2017-03-03  Uros Bizjak  <ubizjak@gmail.com>\n \n \t* g++.dg/pr71624.C: Disable for x32."}, {"sha": "ce8ca9300351ef1bc3b45a7ad48ffad92a297fe4", "filename": "gcc/testsuite/gcc.target/mips/pr68273.c", "status": "modified", "additions": 5, "deletions": 2, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/31dcc385686f963dd1c08de17b9838ff774b6224/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fpr68273.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/31dcc385686f963dd1c08de17b9838ff774b6224/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fpr68273.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fmips%2Fpr68273.c?ref=31dcc385686f963dd1c08de17b9838ff774b6224", "patch": "@@ -75,5 +75,8 @@ op (Node q)\n }\n \n \n-/* { dg-final { scan-rtl-dump-times \"\\\\\\(set \\\\\\(reg:SI 5 \\\\\\$5\\\\\\)\" 2 \"expand\" } }  */\n-/* { dg-final { scan-rtl-dump-times \"\\\\\\(set \\\\\\(reg:SI 6 \\\\\\$6\\\\\\)\" 1 \"expand\" } }  */\n+/* { dg-final { scan-rtl-dump-times \"\\\\\\(set \\\\\\(reg:SI 5 \\\\\\$5\\\\\\)\" 2 \"expand\" { target { ilp32 } } } }  */\n+/* { dg-final { scan-rtl-dump-times \"\\\\\\(set \\\\\\(reg:SI 6 \\\\\\$6\\\\\\)\" 1 \"expand\" { target { ilp32 } } } }  */\n+\n+/* { dg-final { scan-rtl-dump-times \"\\\\\\(set \\\\\\(reg:DI 5 \\\\\\$5\\\\\\)\" 2 \"expand\" { target { lp64 } } } }  */\n+/* { dg-final { scan-rtl-dump-times \"\\\\\\(set \\\\\\(reg:DI 6 \\\\\\$6\\\\\\)\" 1 \"expand\" { target { lp64 } } } }  */"}]}