
oscilloscope.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c54  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000810  08008de8  08008de8  00018de8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095f8  080095f8  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080095f8  080095f8  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080095f8  080095f8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095f8  080095f8  000195f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095fc  080095fc  000195fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009600  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000078  08009678  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  08009678  000202c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017fd3  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d0b  00000000  00000000  0003807b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001410  00000000  00000000  0003ad88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001298  00000000  00000000  0003c198  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a8ab  00000000  00000000  0003d430  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011eca  00000000  00000000  00067cdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00106854  00000000  00000000  00079ba5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001803f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c08  00000000  00000000  00180474  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008dcc 	.word	0x08008dcc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08008dcc 	.word	0x08008dcc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <ILI9488_Init>:
uint8_t textsize_y;
 uint8_t rotation;


void ILI9488_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TFT_RST_GPIO_Port,TFT_RST_Pin,GPIO_PIN_RESET);
 8000bec:	2200      	movs	r2, #0
 8000bee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bf6:	f003 fc17 	bl	8004428 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000bfa:	200a      	movs	r0, #10
 8000bfc:	f001 ff60 	bl	8002ac0 <HAL_Delay>
	HAL_GPIO_WritePin(TFT_RST_GPIO_Port,TFT_RST_Pin,GPIO_PIN_SET);
 8000c00:	2201      	movs	r2, #1
 8000c02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c0a:	f003 fc0d 	bl	8004428 <HAL_GPIO_WritePin>
	_width=ILI9488_TFTWIDTH;
 8000c0e:	4b65      	ldr	r3, [pc, #404]	; (8000da4 <ILI9488_Init+0x1bc>)
 8000c10:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000c14:	801a      	strh	r2, [r3, #0]
	_height=ILI9488_TFTHEIGHT;
 8000c16:	4b64      	ldr	r3, [pc, #400]	; (8000da8 <ILI9488_Init+0x1c0>)
 8000c18:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000c1c:	801a      	strh	r2, [r3, #0]

	writecommand(0xE0);
 8000c1e:	20e0      	movs	r0, #224	; 0xe0
 8000c20:	f000 fa5a 	bl	80010d8 <writecommand>
	writedata(0x00);
 8000c24:	2000      	movs	r0, #0
 8000c26:	f000 fadb 	bl	80011e0 <writedata>
	writedata(0x03);
 8000c2a:	2003      	movs	r0, #3
 8000c2c:	f000 fad8 	bl	80011e0 <writedata>
	writedata(0x09);
 8000c30:	2009      	movs	r0, #9
 8000c32:	f000 fad5 	bl	80011e0 <writedata>
	writedata(0x08);
 8000c36:	2008      	movs	r0, #8
 8000c38:	f000 fad2 	bl	80011e0 <writedata>
	writedata(0x16);
 8000c3c:	2016      	movs	r0, #22
 8000c3e:	f000 facf 	bl	80011e0 <writedata>
	writedata(0x0A);
 8000c42:	200a      	movs	r0, #10
 8000c44:	f000 facc 	bl	80011e0 <writedata>
	writedata(0x3F);
 8000c48:	203f      	movs	r0, #63	; 0x3f
 8000c4a:	f000 fac9 	bl	80011e0 <writedata>
	writedata(0x78);
 8000c4e:	2078      	movs	r0, #120	; 0x78
 8000c50:	f000 fac6 	bl	80011e0 <writedata>
	writedata(0x4C);
 8000c54:	204c      	movs	r0, #76	; 0x4c
 8000c56:	f000 fac3 	bl	80011e0 <writedata>
	writedata(0x09);
 8000c5a:	2009      	movs	r0, #9
 8000c5c:	f000 fac0 	bl	80011e0 <writedata>
	writedata(0x0A);
 8000c60:	200a      	movs	r0, #10
 8000c62:	f000 fabd 	bl	80011e0 <writedata>
	writedata(0x08);
 8000c66:	2008      	movs	r0, #8
 8000c68:	f000 faba 	bl	80011e0 <writedata>
	writedata(0x16);
 8000c6c:	2016      	movs	r0, #22
 8000c6e:	f000 fab7 	bl	80011e0 <writedata>
	writedata(0x1A);
 8000c72:	201a      	movs	r0, #26
 8000c74:	f000 fab4 	bl	80011e0 <writedata>
	writedata(0x0F);
 8000c78:	200f      	movs	r0, #15
 8000c7a:	f000 fab1 	bl	80011e0 <writedata>

	writecommand(0XE1);
 8000c7e:	20e1      	movs	r0, #225	; 0xe1
 8000c80:	f000 fa2a 	bl	80010d8 <writecommand>
	writedata(0x00);
 8000c84:	2000      	movs	r0, #0
 8000c86:	f000 faab 	bl	80011e0 <writedata>
	writedata(0x16);
 8000c8a:	2016      	movs	r0, #22
 8000c8c:	f000 faa8 	bl	80011e0 <writedata>
	writedata(0x19);
 8000c90:	2019      	movs	r0, #25
 8000c92:	f000 faa5 	bl	80011e0 <writedata>
	writedata(0x03);
 8000c96:	2003      	movs	r0, #3
 8000c98:	f000 faa2 	bl	80011e0 <writedata>
	writedata(0x0F);
 8000c9c:	200f      	movs	r0, #15
 8000c9e:	f000 fa9f 	bl	80011e0 <writedata>
	writedata(0x05);
 8000ca2:	2005      	movs	r0, #5
 8000ca4:	f000 fa9c 	bl	80011e0 <writedata>
	writedata(0x32);
 8000ca8:	2032      	movs	r0, #50	; 0x32
 8000caa:	f000 fa99 	bl	80011e0 <writedata>
	writedata(0x45);
 8000cae:	2045      	movs	r0, #69	; 0x45
 8000cb0:	f000 fa96 	bl	80011e0 <writedata>
	writedata(0x46);
 8000cb4:	2046      	movs	r0, #70	; 0x46
 8000cb6:	f000 fa93 	bl	80011e0 <writedata>
	writedata(0x04);
 8000cba:	2004      	movs	r0, #4
 8000cbc:	f000 fa90 	bl	80011e0 <writedata>
	writedata(0x0E);
 8000cc0:	200e      	movs	r0, #14
 8000cc2:	f000 fa8d 	bl	80011e0 <writedata>
	writedata(0x0D);
 8000cc6:	200d      	movs	r0, #13
 8000cc8:	f000 fa8a 	bl	80011e0 <writedata>
	writedata(0x35);
 8000ccc:	2035      	movs	r0, #53	; 0x35
 8000cce:	f000 fa87 	bl	80011e0 <writedata>
	writedata(0x37);
 8000cd2:	2037      	movs	r0, #55	; 0x37
 8000cd4:	f000 fa84 	bl	80011e0 <writedata>
	writedata(0x0F);
 8000cd8:	200f      	movs	r0, #15
 8000cda:	f000 fa81 	bl	80011e0 <writedata>

	writecommand(0XC0);      //Power Control 1
 8000cde:	20c0      	movs	r0, #192	; 0xc0
 8000ce0:	f000 f9fa 	bl	80010d8 <writecommand>
	writedata(0x17);    //Vreg1out
 8000ce4:	2017      	movs	r0, #23
 8000ce6:	f000 fa7b 	bl	80011e0 <writedata>
	writedata(0x15);    //Verg2out
 8000cea:	2015      	movs	r0, #21
 8000cec:	f000 fa78 	bl	80011e0 <writedata>

	writecommand(0xC1);      //Power Control 2
 8000cf0:	20c1      	movs	r0, #193	; 0xc1
 8000cf2:	f000 f9f1 	bl	80010d8 <writecommand>
	writedata(0x41);    //VGH,VGL
 8000cf6:	2041      	movs	r0, #65	; 0x41
 8000cf8:	f000 fa72 	bl	80011e0 <writedata>

	writecommand(0xC5);      //Power Control 3
 8000cfc:	20c5      	movs	r0, #197	; 0xc5
 8000cfe:	f000 f9eb 	bl	80010d8 <writecommand>
	writedata(0x00);
 8000d02:	2000      	movs	r0, #0
 8000d04:	f000 fa6c 	bl	80011e0 <writedata>
	writedata(0x12);    //Vcom
 8000d08:	2012      	movs	r0, #18
 8000d0a:	f000 fa69 	bl	80011e0 <writedata>
	writedata(0x80);
 8000d0e:	2080      	movs	r0, #128	; 0x80
 8000d10:	f000 fa66 	bl	80011e0 <writedata>

	writecommand(0x36);      //Memory Access
 8000d14:	2036      	movs	r0, #54	; 0x36
 8000d16:	f000 f9df 	bl	80010d8 <writecommand>
	writedata(0x48);
 8000d1a:	2048      	movs	r0, #72	; 0x48
 8000d1c:	f000 fa60 	bl	80011e0 <writedata>

	writecommand(0x36);      // Interface Pixel Format
 8000d20:	2036      	movs	r0, #54	; 0x36
 8000d22:	f000 f9d9 	bl	80010d8 <writecommand>
	writedata(0x66); 	  //18 bit
 8000d26:	2066      	movs	r0, #102	; 0x66
 8000d28:	f000 fa5a 	bl	80011e0 <writedata>

	writecommand(0XB0);      // Interface Mode Control
 8000d2c:	20b0      	movs	r0, #176	; 0xb0
 8000d2e:	f000 f9d3 	bl	80010d8 <writecommand>
	writedata(0x80);     			 //SDO NOT USE
 8000d32:	2080      	movs	r0, #128	; 0x80
 8000d34:	f000 fa54 	bl	80011e0 <writedata>

	writecommand(0xB1);      //Frame rate
 8000d38:	20b1      	movs	r0, #177	; 0xb1
 8000d3a:	f000 f9cd 	bl	80010d8 <writecommand>
	writedata(0xA0);    //60Hz
 8000d3e:	20a0      	movs	r0, #160	; 0xa0
 8000d40:	f000 fa4e 	bl	80011e0 <writedata>

	writecommand(0xB4);      //Display Inversion Control
 8000d44:	20b4      	movs	r0, #180	; 0xb4
 8000d46:	f000 f9c7 	bl	80010d8 <writecommand>
	writedata(0x02);    //2-dot
 8000d4a:	2002      	movs	r0, #2
 8000d4c:	f000 fa48 	bl	80011e0 <writedata>

	writecommand(0XB6); //Display Function Control  RGB/MCU Interface Control
 8000d50:	20b6      	movs	r0, #182	; 0xb6
 8000d52:	f000 f9c1 	bl	80010d8 <writecommand>

	writedata(0x02);    //MCU
 8000d56:	2002      	movs	r0, #2
 8000d58:	f000 fa42 	bl	80011e0 <writedata>
	writedata(0x02);    //Source,Gate scan dieection
 8000d5c:	2002      	movs	r0, #2
 8000d5e:	f000 fa3f 	bl	80011e0 <writedata>

	writecommand(0XE9);      // Set Image Functio
 8000d62:	20e9      	movs	r0, #233	; 0xe9
 8000d64:	f000 f9b8 	bl	80010d8 <writecommand>
	writedata(0x00);    // Disable 24 bit data
 8000d68:	2000      	movs	r0, #0
 8000d6a:	f000 fa39 	bl	80011e0 <writedata>

	writecommand(0xF7);      // Adjust Control
 8000d6e:	20f7      	movs	r0, #247	; 0xf7
 8000d70:	f000 f9b2 	bl	80010d8 <writecommand>
	writedata(0xA9);
 8000d74:	20a9      	movs	r0, #169	; 0xa9
 8000d76:	f000 fa33 	bl	80011e0 <writedata>
	writedata(0x51);
 8000d7a:	2051      	movs	r0, #81	; 0x51
 8000d7c:	f000 fa30 	bl	80011e0 <writedata>
	writedata(0x2C);
 8000d80:	202c      	movs	r0, #44	; 0x2c
 8000d82:	f000 fa2d 	bl	80011e0 <writedata>
	writedata(0x82);    // D7 stream, loose
 8000d86:	2082      	movs	r0, #130	; 0x82
 8000d88:	f000 fa2a 	bl	80011e0 <writedata>

	writecommand(ILI9488_SLPOUT);    //Exit Sleep
 8000d8c:	2011      	movs	r0, #17
 8000d8e:	f000 f9a3 	bl	80010d8 <writecommand>

	HAL_Delay(120);
 8000d92:	2078      	movs	r0, #120	; 0x78
 8000d94:	f001 fe94 	bl	8002ac0 <HAL_Delay>

	writecommand(ILI9488_DISPON);    //Display on
 8000d98:	2029      	movs	r0, #41	; 0x29
 8000d9a:	f000 f99d 	bl	80010d8 <writecommand>


}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	200000ac 	.word	0x200000ac
 8000da8:	200000b0 	.word	0x200000b0

08000dac <setAddrWindow>:

void setAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8000dac:	b590      	push	{r4, r7, lr}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4604      	mov	r4, r0
 8000db4:	4608      	mov	r0, r1
 8000db6:	4611      	mov	r1, r2
 8000db8:	461a      	mov	r2, r3
 8000dba:	4623      	mov	r3, r4
 8000dbc:	80fb      	strh	r3, [r7, #6]
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	80bb      	strh	r3, [r7, #4]
 8000dc2:	460b      	mov	r3, r1
 8000dc4:	807b      	strh	r3, [r7, #2]
 8000dc6:	4613      	mov	r3, r2
 8000dc8:	803b      	strh	r3, [r7, #0]
	writecommand(ILI9488_CASET); // Column addr set
 8000dca:	202a      	movs	r0, #42	; 0x2a
 8000dcc:	f000 f984 	bl	80010d8 <writecommand>
	writedata(x0 >> 8);
 8000dd0:	88fb      	ldrh	r3, [r7, #6]
 8000dd2:	0a1b      	lsrs	r3, r3, #8
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f000 fa01 	bl	80011e0 <writedata>
	writedata(x0 & 0xFF);     // XSTART
 8000dde:	88fb      	ldrh	r3, [r7, #6]
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	4618      	mov	r0, r3
 8000de4:	f000 f9fc 	bl	80011e0 <writedata>
	writedata(x1 >> 8);
 8000de8:	887b      	ldrh	r3, [r7, #2]
 8000dea:	0a1b      	lsrs	r3, r3, #8
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	4618      	mov	r0, r3
 8000df2:	f000 f9f5 	bl	80011e0 <writedata>
	writedata(x1 & 0xFF);     // XEND
 8000df6:	887b      	ldrh	r3, [r7, #2]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f000 f9f0 	bl	80011e0 <writedata>
	writecommand(ILI9488_PASET); // Row addr set
 8000e00:	202b      	movs	r0, #43	; 0x2b
 8000e02:	f000 f969 	bl	80010d8 <writecommand>
	writedata(y0 >> 8);
 8000e06:	88bb      	ldrh	r3, [r7, #4]
 8000e08:	0a1b      	lsrs	r3, r3, #8
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 f9e6 	bl	80011e0 <writedata>
	writedata(y0 & 0xff);     // YSTART
 8000e14:	88bb      	ldrh	r3, [r7, #4]
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 f9e1 	bl	80011e0 <writedata>
	writedata(y1 >> 8);
 8000e1e:	883b      	ldrh	r3, [r7, #0]
 8000e20:	0a1b      	lsrs	r3, r3, #8
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f9da 	bl	80011e0 <writedata>
	writedata(y1 & 0xff);     // YEND
 8000e2c:	883b      	ldrh	r3, [r7, #0]
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 f9d5 	bl	80011e0 <writedata>
	writecommand(ILI9488_RAMWR); // write to RAM
 8000e36:	202c      	movs	r0, #44	; 0x2c
 8000e38:	f000 f94e 	bl	80010d8 <writecommand>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e42:	4806      	ldr	r0, [pc, #24]	; (8000e5c <setAddrWindow+0xb0>)
 8000e44:	f003 faf0 	bl	8004428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	2110      	movs	r1, #16
 8000e4c:	4803      	ldr	r0, [pc, #12]	; (8000e5c <setAddrWindow+0xb0>)
 8000e4e:	f003 faeb 	bl	8004428 <HAL_GPIO_WritePin>
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd90      	pop	{r4, r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	48000800 	.word	0x48000800

08000e60 <drawPixel>:
void fillScreen(uint16_t color)
{
	fillRect(0, 0,  _width, _height, color);
}
void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	80fb      	strh	r3, [r7, #6]
 8000e6a:	460b      	mov	r3, r1
 8000e6c:	80bb      	strh	r3, [r7, #4]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	807b      	strh	r3, [r7, #2]
	if ((x < 0) || (x >= _width) || (y < 0) || (y >= _height))
 8000e72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	db31      	blt.n	8000ede <drawPixel+0x7e>
 8000e7a:	4b1b      	ldr	r3, [pc, #108]	; (8000ee8 <drawPixel+0x88>)
 8000e7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e80:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	da2a      	bge.n	8000ede <drawPixel+0x7e>
 8000e88:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	db26      	blt.n	8000ede <drawPixel+0x7e>
 8000e90:	4b16      	ldr	r3, [pc, #88]	; (8000eec <drawPixel+0x8c>)
 8000e92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e96:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	da1f      	bge.n	8000ede <drawPixel+0x7e>
		return;

	setAddrWindow(x, y, x + 1, y + 1);
 8000e9e:	88f8      	ldrh	r0, [r7, #6]
 8000ea0:	88b9      	ldrh	r1, [r7, #4]
 8000ea2:	88fb      	ldrh	r3, [r7, #6]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	b29a      	uxth	r2, r3
 8000ea8:	88bb      	ldrh	r3, [r7, #4]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	f7ff ff7d 	bl	8000dac <setAddrWindow>
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2110      	movs	r1, #16
 8000eb6:	480e      	ldr	r0, [pc, #56]	; (8000ef0 <drawPixel+0x90>)
 8000eb8:	f003 fab6 	bl	8004428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ec2:	480b      	ldr	r0, [pc, #44]	; (8000ef0 <drawPixel+0x90>)
 8000ec4:	f003 fab0 	bl	8004428 <HAL_GPIO_WritePin>
	write16BitColor(color);
 8000ec8:	887b      	ldrh	r3, [r7, #2]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 f928 	bl	8001120 <write16BitColor>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ed6:	4806      	ldr	r0, [pc, #24]	; (8000ef0 <drawPixel+0x90>)
 8000ed8:	f003 faa6 	bl	8004428 <HAL_GPIO_WritePin>
 8000edc:	e000      	b.n	8000ee0 <drawPixel+0x80>
		return;
 8000ede:	bf00      	nop

}
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	200000ac 	.word	0x200000ac
 8000eec:	200000b0 	.word	0x200000b0
 8000ef0:	48000800 	.word	0x48000800

08000ef4 <fillRect>:
      err += dx;
    }
  }
}
void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000ef4:	b590      	push	{r4, r7, lr}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4604      	mov	r4, r0
 8000efc:	4608      	mov	r0, r1
 8000efe:	4611      	mov	r1, r2
 8000f00:	461a      	mov	r2, r3
 8000f02:	4623      	mov	r3, r4
 8000f04:	80fb      	strh	r3, [r7, #6]
 8000f06:	4603      	mov	r3, r0
 8000f08:	80bb      	strh	r3, [r7, #4]
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	807b      	strh	r3, [r7, #2]
 8000f0e:	4613      	mov	r3, r2
 8000f10:	803b      	strh	r3, [r7, #0]
	if ((x >= _width) || (y >= _height))
 8000f12:	4b42      	ldr	r3, [pc, #264]	; (800101c <fillRect+0x128>)
 8000f14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f18:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	da78      	bge.n	8001012 <fillRect+0x11e>
 8000f20:	4b3f      	ldr	r3, [pc, #252]	; (8001020 <fillRect+0x12c>)
 8000f22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f26:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	da71      	bge.n	8001012 <fillRect+0x11e>
		return;
	if ((x + w - 1) >= _width)
 8000f2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f32:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000f36:	4413      	add	r3, r2
 8000f38:	3b01      	subs	r3, #1
 8000f3a:	4a38      	ldr	r2, [pc, #224]	; (800101c <fillRect+0x128>)
 8000f3c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000f40:	4293      	cmp	r3, r2
 8000f42:	db07      	blt.n	8000f54 <fillRect+0x60>
		w = _width - x;
 8000f44:	4b35      	ldr	r3, [pc, #212]	; (800101c <fillRect+0x128>)
 8000f46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	88fb      	ldrh	r3, [r7, #6]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	807b      	strh	r3, [r7, #2]
	if ((y + h - 1) >= _height)
 8000f54:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000f58:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	4a2f      	ldr	r2, [pc, #188]	; (8001020 <fillRect+0x12c>)
 8000f62:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000f66:	4293      	cmp	r3, r2
 8000f68:	db07      	blt.n	8000f7a <fillRect+0x86>
		h = _height - y;
 8000f6a:	4b2d      	ldr	r3, [pc, #180]	; (8001020 <fillRect+0x12c>)
 8000f6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	88bb      	ldrh	r3, [r7, #4]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	803b      	strh	r3, [r7, #0]

	setAddrWindow(x, y, x + w - 1, y + h - 1);
 8000f7a:	88f8      	ldrh	r0, [r7, #6]
 8000f7c:	88b9      	ldrh	r1, [r7, #4]
 8000f7e:	88fa      	ldrh	r2, [r7, #6]
 8000f80:	887b      	ldrh	r3, [r7, #2]
 8000f82:	4413      	add	r3, r2
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	3b01      	subs	r3, #1
 8000f88:	b29c      	uxth	r4, r3
 8000f8a:	88ba      	ldrh	r2, [r7, #4]
 8000f8c:	883b      	ldrh	r3, [r7, #0]
 8000f8e:	4413      	add	r3, r2
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	3b01      	subs	r3, #1
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	4622      	mov	r2, r4
 8000f98:	f7ff ff08 	bl	8000dac <setAddrWindow>

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2110      	movs	r1, #16
 8000fa0:	4820      	ldr	r0, [pc, #128]	; (8001024 <fillRect+0x130>)
 8000fa2:	f003 fa41 	bl	8004428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fac:	481d      	ldr	r0, [pc, #116]	; (8001024 <fillRect+0x130>)
 8000fae:	f003 fa3b 	bl	8004428 <HAL_GPIO_WritePin>

	for (y = h; y > 0; y--) {
 8000fb2:	883b      	ldrh	r3, [r7, #0]
 8000fb4:	80bb      	strh	r3, [r7, #4]
 8000fb6:	e016      	b.n	8000fe6 <fillRect+0xf2>
		for (x = w; x > 0; x--) {
 8000fb8:	887b      	ldrh	r3, [r7, #2]
 8000fba:	80fb      	strh	r3, [r7, #6]
 8000fbc:	e009      	b.n	8000fd2 <fillRect+0xde>

			write16BitColor(color);
 8000fbe:	8b3b      	ldrh	r3, [r7, #24]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 f8ad 	bl	8001120 <write16BitColor>
		for (x = w; x > 0; x--) {
 8000fc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	3b01      	subs	r3, #1
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	80fb      	strh	r3, [r7, #6]
 8000fd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	dcf1      	bgt.n	8000fbe <fillRect+0xca>
	for (y = h; y > 0; y--) {
 8000fda:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	80bb      	strh	r3, [r7, #4]
 8000fe6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	dce4      	bgt.n	8000fb8 <fillRect+0xc4>
		}
	}

	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 8000fee:	2201      	movs	r2, #1
 8000ff0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ff4:	480b      	ldr	r0, [pc, #44]	; (8001024 <fillRect+0x130>)
 8000ff6:	f003 fa17 	bl	8004428 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2110      	movs	r1, #16
 8000ffe:	4809      	ldr	r0, [pc, #36]	; (8001024 <fillRect+0x130>)
 8001000:	f003 fa12 	bl	8004428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 8001004:	2200      	movs	r2, #0
 8001006:	f44f 7180 	mov.w	r1, #256	; 0x100
 800100a:	4806      	ldr	r0, [pc, #24]	; (8001024 <fillRect+0x130>)
 800100c:	f003 fa0c 	bl	8004428 <HAL_GPIO_WritePin>
 8001010:	e000      	b.n	8001014 <fillRect+0x120>
		return;
 8001012:	bf00      	nop
//			}
//		}

//		HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);

}
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	bd90      	pop	{r4, r7, pc}
 800101a:	bf00      	nop
 800101c:	200000ac 	.word	0x200000ac
 8001020:	200000b0 	.word	0x200000b0
 8001024:	48000800 	.word	0x48000800

08001028 <setRotation>:
void setRotation(uint8_t r)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]

	writecommand(ILI9488_MADCTL);
 8001032:	2036      	movs	r0, #54	; 0x36
 8001034:	f000 f850 	bl	80010d8 <writecommand>
	rotation = r % 4; // can't be higher than 3
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	f003 0303 	and.w	r3, r3, #3
 800103e:	b2da      	uxtb	r2, r3
 8001040:	4b22      	ldr	r3, [pc, #136]	; (80010cc <setRotation+0xa4>)
 8001042:	701a      	strb	r2, [r3, #0]
	switch (rotation) {
 8001044:	4b21      	ldr	r3, [pc, #132]	; (80010cc <setRotation+0xa4>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b03      	cmp	r3, #3
 800104a:	d83b      	bhi.n	80010c4 <setRotation+0x9c>
 800104c:	a201      	add	r2, pc, #4	; (adr r2, 8001054 <setRotation+0x2c>)
 800104e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001052:	bf00      	nop
 8001054:	08001065 	.word	0x08001065
 8001058:	0800107d 	.word	0x0800107d
 800105c:	08001095 	.word	0x08001095
 8001060:	080010ad 	.word	0x080010ad
	case 0:
		writedata(MADCTL_MX | MADCTL_BGR);
 8001064:	2048      	movs	r0, #72	; 0x48
 8001066:	f000 f8bb 	bl	80011e0 <writedata>
		_width = ILI9488_TFTWIDTH;
 800106a:	4b19      	ldr	r3, [pc, #100]	; (80010d0 <setRotation+0xa8>)
 800106c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001070:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTHEIGHT;
 8001072:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <setRotation+0xac>)
 8001074:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001078:	801a      	strh	r2, [r3, #0]
		break;
 800107a:	e023      	b.n	80010c4 <setRotation+0x9c>
	case 1:
		writedata(MADCTL_MV | MADCTL_BGR);
 800107c:	2028      	movs	r0, #40	; 0x28
 800107e:	f000 f8af 	bl	80011e0 <writedata>
		_width = ILI9488_TFTHEIGHT;
 8001082:	4b13      	ldr	r3, [pc, #76]	; (80010d0 <setRotation+0xa8>)
 8001084:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001088:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTWIDTH;
 800108a:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <setRotation+0xac>)
 800108c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001090:	801a      	strh	r2, [r3, #0]
		break;
 8001092:	e017      	b.n	80010c4 <setRotation+0x9c>
	case 2:
		writedata(MADCTL_MY | MADCTL_BGR);
 8001094:	2088      	movs	r0, #136	; 0x88
 8001096:	f000 f8a3 	bl	80011e0 <writedata>
		_width = ILI9488_TFTWIDTH;
 800109a:	4b0d      	ldr	r3, [pc, #52]	; (80010d0 <setRotation+0xa8>)
 800109c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80010a0:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTHEIGHT;
 80010a2:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <setRotation+0xac>)
 80010a4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80010a8:	801a      	strh	r2, [r3, #0]
		break;
 80010aa:	e00b      	b.n	80010c4 <setRotation+0x9c>
	case 3:
		writedata(MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 80010ac:	20e8      	movs	r0, #232	; 0xe8
 80010ae:	f000 f897 	bl	80011e0 <writedata>
		_width = ILI9488_TFTHEIGHT;
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <setRotation+0xa8>)
 80010b4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80010b8:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTWIDTH;
 80010ba:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <setRotation+0xac>)
 80010bc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80010c0:	801a      	strh	r2, [r3, #0]
		break;
 80010c2:	bf00      	nop
	}

}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	200000a8 	.word	0x200000a8
 80010d0:	200000ac 	.word	0x200000ac
 80010d4:	200000b0 	.word	0x200000b0

080010d8 <writecommand>:
{
	HAL_SPI_Transmit(&hspi1, &data, 1, 1);

}
void writecommand(uint8_t c)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_RESET);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2110      	movs	r1, #16
 80010e6:	480c      	ldr	r0, [pc, #48]	; (8001118 <writecommand+0x40>)
 80010e8:	f003 f99e 	bl	8004428 <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 80010ec:	2200      	movs	r2, #0
 80010ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010f2:	4809      	ldr	r0, [pc, #36]	; (8001118 <writecommand+0x40>)
 80010f4:	f003 f998 	bl	8004428 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &c, 1, 1);
 80010f8:	1df9      	adds	r1, r7, #7
 80010fa:	2301      	movs	r3, #1
 80010fc:	2201      	movs	r2, #1
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <writecommand+0x44>)
 8001100:	f004 fd13 	bl	8005b2a <HAL_SPI_Transmit>


	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	f44f 7180 	mov.w	r1, #256	; 0x100
 800110a:	4803      	ldr	r0, [pc, #12]	; (8001118 <writecommand+0x40>)
 800110c:	f003 f98c 	bl	8004428 <HAL_GPIO_WritePin>

}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	48000800 	.word	0x48000800
 800111c:	200001c8 	.word	0x200001c8

08001120 <write16BitColor>:
void write16BitColor(uint16_t color)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	80fb      	strh	r3, [r7, #6]

	  uint8_t r = (color & 0xF800) >> 11;
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	0adb      	lsrs	r3, r3, #11
 800112e:	b29b      	uxth	r3, r3
 8001130:	b2db      	uxtb	r3, r3
 8001132:	73fb      	strb	r3, [r7, #15]
	  uint8_t g = (color & 0x07E0) >> 5;
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	115b      	asrs	r3, r3, #5
 8001138:	b2db      	uxtb	r3, r3
 800113a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800113e:	b2db      	uxtb	r3, r3
 8001140:	73bb      	strb	r3, [r7, #14]
	  uint8_t b = color & 0x001F;
 8001142:	88fb      	ldrh	r3, [r7, #6]
 8001144:	b2db      	uxtb	r3, r3
 8001146:	f003 031f 	and.w	r3, r3, #31
 800114a:	b2db      	uxtb	r3, r3
 800114c:	737b      	strb	r3, [r7, #13]

	  r = (r * 255) / 31;
 800114e:	7bfb      	ldrb	r3, [r7, #15]
 8001150:	461a      	mov	r2, r3
 8001152:	4613      	mov	r3, r2
 8001154:	021b      	lsls	r3, r3, #8
 8001156:	1a9b      	subs	r3, r3, r2
 8001158:	4a1e      	ldr	r2, [pc, #120]	; (80011d4 <write16BitColor+0xb4>)
 800115a:	fb82 1203 	smull	r1, r2, r2, r3
 800115e:	441a      	add	r2, r3
 8001160:	1112      	asrs	r2, r2, #4
 8001162:	17db      	asrs	r3, r3, #31
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	b2db      	uxtb	r3, r3
 8001168:	73fb      	strb	r3, [r7, #15]
	  g = (g * 255) / 63;
 800116a:	7bbb      	ldrb	r3, [r7, #14]
 800116c:	461a      	mov	r2, r3
 800116e:	4613      	mov	r3, r2
 8001170:	021b      	lsls	r3, r3, #8
 8001172:	1a9b      	subs	r3, r3, r2
 8001174:	4a18      	ldr	r2, [pc, #96]	; (80011d8 <write16BitColor+0xb8>)
 8001176:	fb82 1203 	smull	r1, r2, r2, r3
 800117a:	441a      	add	r2, r3
 800117c:	1152      	asrs	r2, r2, #5
 800117e:	17db      	asrs	r3, r3, #31
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	b2db      	uxtb	r3, r3
 8001184:	73bb      	strb	r3, [r7, #14]
	  b = (b * 255) / 31;
 8001186:	7b7b      	ldrb	r3, [r7, #13]
 8001188:	461a      	mov	r2, r3
 800118a:	4613      	mov	r3, r2
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	1a9b      	subs	r3, r3, r2
 8001190:	4a10      	ldr	r2, [pc, #64]	; (80011d4 <write16BitColor+0xb4>)
 8001192:	fb82 1203 	smull	r1, r2, r2, r3
 8001196:	441a      	add	r2, r3
 8001198:	1112      	asrs	r2, r2, #4
 800119a:	17db      	asrs	r3, r3, #31
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	737b      	strb	r3, [r7, #13]


	  HAL_SPI_Transmit(&hspi1, &r, 1, 1);
 80011a2:	f107 010f 	add.w	r1, r7, #15
 80011a6:	2301      	movs	r3, #1
 80011a8:	2201      	movs	r2, #1
 80011aa:	480c      	ldr	r0, [pc, #48]	; (80011dc <write16BitColor+0xbc>)
 80011ac:	f004 fcbd 	bl	8005b2a <HAL_SPI_Transmit>
	  HAL_SPI_Transmit(&hspi1, &g, 1, 1);
 80011b0:	f107 010e 	add.w	r1, r7, #14
 80011b4:	2301      	movs	r3, #1
 80011b6:	2201      	movs	r2, #1
 80011b8:	4808      	ldr	r0, [pc, #32]	; (80011dc <write16BitColor+0xbc>)
 80011ba:	f004 fcb6 	bl	8005b2a <HAL_SPI_Transmit>
	  HAL_SPI_Transmit(&hspi1, &b, 1, 1);
 80011be:	f107 010d 	add.w	r1, r7, #13
 80011c2:	2301      	movs	r3, #1
 80011c4:	2201      	movs	r2, #1
 80011c6:	4805      	ldr	r0, [pc, #20]	; (80011dc <write16BitColor+0xbc>)
 80011c8:	f004 fcaf 	bl	8005b2a <HAL_SPI_Transmit>


}
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	84210843 	.word	0x84210843
 80011d8:	82082083 	.word	0x82082083
 80011dc:	200001c8 	.word	0x200001c8

080011e0 <writedata>:
void writedata(uint8_t d)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]


	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 80011ea:	2201      	movs	r2, #1
 80011ec:	2110      	movs	r1, #16
 80011ee:	480c      	ldr	r0, [pc, #48]	; (8001220 <writedata+0x40>)
 80011f0:	f003 f91a 	bl	8004428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 80011f4:	2200      	movs	r2, #0
 80011f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011fa:	4809      	ldr	r0, [pc, #36]	; (8001220 <writedata+0x40>)
 80011fc:	f003 f914 	bl	8004428 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &d, 1, 1);
 8001200:	1df9      	adds	r1, r7, #7
 8001202:	2301      	movs	r3, #1
 8001204:	2201      	movs	r2, #1
 8001206:	4807      	ldr	r0, [pc, #28]	; (8001224 <writedata+0x44>)
 8001208:	f004 fc8f 	bl	8005b2a <HAL_SPI_Transmit>
	//HAL_SPI_Transmit(_spi.getHandler(), &tmp,1,100);
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001212:	4803      	ldr	r0, [pc, #12]	; (8001220 <writedata+0x40>)
 8001214:	f003 f908 	bl	8004428 <HAL_GPIO_WritePin>

}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	48000800 	.word	0x48000800
 8001224:	200001c8 	.word	0x200001c8

08001228 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001228:	b5b0      	push	{r4, r5, r7, lr}
 800122a:	b08c      	sub	sp, #48	; 0x30
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	6039      	str	r1, [r7, #0]
 8001232:	80fb      	strh	r3, [r7, #6]
 8001234:	466b      	mov	r3, sp
 8001236:	461d      	mov	r5, r3
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	627b      	str	r3, [r7, #36]	; 0x24
	if ((Size * 2) < BURST_MAX_SIZE)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	f240 22ed 	movw	r2, #749	; 0x2ed
 8001244:	4293      	cmp	r3, r2
 8001246:	d802      	bhi.n	800124e <ILI9341_Draw_Colour_Burst+0x26>
	{
		Buffer_Size = Size;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	627b      	str	r3, [r7, #36]	; 0x24
 800124c:	e002      	b.n	8001254 <ILI9341_Draw_Colour_Burst+0x2c>
	}
	else
	{
		Buffer_Size = BURST_MAX_SIZE;
 800124e:	f240 23ee 	movw	r3, #750	; 0x2ee
 8001252:	627b      	str	r3, [r7, #36]	; 0x24
	}

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);
 8001254:	2201      	movs	r2, #1
 8001256:	2110      	movs	r1, #16
 8001258:	4867      	ldr	r0, [pc, #412]	; (80013f8 <ILI9341_Draw_Colour_Burst+0x1d0>)
 800125a:	f003 f8e5 	bl	8004428 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001264:	4864      	ldr	r0, [pc, #400]	; (80013f8 <ILI9341_Draw_Colour_Burst+0x1d0>)
 8001266:	f003 f8df 	bl	8004428 <HAL_GPIO_WritePin>

//	unsigned char MSB_color = Colour >> 8;

	  uint8_t r = (Colour & 0xF800) >> 11;
 800126a:	88fb      	ldrh	r3, [r7, #6]
 800126c:	0adb      	lsrs	r3, r3, #11
 800126e:	b29b      	uxth	r3, r3
 8001270:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  uint8_t g = (Colour & 0x07E0) >> 5;
 8001274:	88fb      	ldrh	r3, [r7, #6]
 8001276:	115b      	asrs	r3, r3, #5
 8001278:	b2db      	uxtb	r3, r3
 800127a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800127e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  uint8_t b = Colour & 0x001F;
 8001282:	88fb      	ldrh	r3, [r7, #6]
 8001284:	b2db      	uxtb	r3, r3
 8001286:	f003 031f 	and.w	r3, r3, #31
 800128a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	  r = (r * 255) / 31;
 800128e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001292:	4613      	mov	r3, r2
 8001294:	021b      	lsls	r3, r3, #8
 8001296:	1a9b      	subs	r3, r3, r2
 8001298:	4a58      	ldr	r2, [pc, #352]	; (80013fc <ILI9341_Draw_Colour_Burst+0x1d4>)
 800129a:	fb82 1203 	smull	r1, r2, r2, r3
 800129e:	441a      	add	r2, r3
 80012a0:	1112      	asrs	r2, r2, #4
 80012a2:	17db      	asrs	r3, r3, #31
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  g = (g * 255) / 63;
 80012aa:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80012ae:	4613      	mov	r3, r2
 80012b0:	021b      	lsls	r3, r3, #8
 80012b2:	1a9b      	subs	r3, r3, r2
 80012b4:	4a52      	ldr	r2, [pc, #328]	; (8001400 <ILI9341_Draw_Colour_Burst+0x1d8>)
 80012b6:	fb82 1203 	smull	r1, r2, r2, r3
 80012ba:	441a      	add	r2, r3
 80012bc:	1152      	asrs	r2, r2, #5
 80012be:	17db      	asrs	r3, r3, #31
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  b = (b * 255) / 31;
 80012c6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80012ca:	4613      	mov	r3, r2
 80012cc:	021b      	lsls	r3, r3, #8
 80012ce:	1a9b      	subs	r3, r3, r2
 80012d0:	4a4a      	ldr	r2, [pc, #296]	; (80013fc <ILI9341_Draw_Colour_Burst+0x1d4>)
 80012d2:	fb82 1203 	smull	r1, r2, r2, r3
 80012d6:	441a      	add	r2, r3
 80012d8:	1112      	asrs	r2, r2, #4
 80012da:	17db      	asrs	r3, r3, #31
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	unsigned char burst_buffer[Buffer_Size];
 80012e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80012e4:	4603      	mov	r3, r0
 80012e6:	3b01      	subs	r3, #1
 80012e8:	61fb      	str	r3, [r7, #28]
 80012ea:	4601      	mov	r1, r0
 80012ec:	f04f 0200 	mov.w	r2, #0
 80012f0:	f04f 0300 	mov.w	r3, #0
 80012f4:	f04f 0400 	mov.w	r4, #0
 80012f8:	00d4      	lsls	r4, r2, #3
 80012fa:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80012fe:	00cb      	lsls	r3, r1, #3
 8001300:	4601      	mov	r1, r0
 8001302:	f04f 0200 	mov.w	r2, #0
 8001306:	f04f 0300 	mov.w	r3, #0
 800130a:	f04f 0400 	mov.w	r4, #0
 800130e:	00d4      	lsls	r4, r2, #3
 8001310:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001314:	00cb      	lsls	r3, r1, #3
 8001316:	1dc3      	adds	r3, r0, #7
 8001318:	08db      	lsrs	r3, r3, #3
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	ebad 0d03 	sub.w	sp, sp, r3
 8001320:	466b      	mov	r3, sp
 8001322:	3300      	adds	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
	for (uint32_t j = 0; j < Buffer_Size; j += 3)
 8001326:	2300      	movs	r3, #0
 8001328:	62bb      	str	r3, [r7, #40]	; 0x28
 800132a:	e014      	b.n	8001356 <ILI9341_Draw_Colour_Burst+0x12e>
	{
		burst_buffer[j] = r;
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001330:	4413      	add	r3, r2
 8001332:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001336:	701a      	strb	r2, [r3, #0]
		burst_buffer[j + 1] = g;
 8001338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800133a:	3301      	adds	r3, #1
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8001342:	54d1      	strb	r1, [r2, r3]
		burst_buffer[j + 2] = b;
 8001344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001346:	3302      	adds	r3, #2
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 800134e:	54d1      	strb	r1, [r2, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 3)
 8001350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001352:	3303      	adds	r3, #3
 8001354:	62bb      	str	r3, [r7, #40]	; 0x28
 8001356:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135a:	429a      	cmp	r2, r3
 800135c:	d3e6      	bcc.n	800132c <ILI9341_Draw_Colour_Burst+0x104>
	}

	uint32_t Sending_Size = Size * 3;
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	4613      	mov	r3, r2
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4413      	add	r3, r2
 8001366:	617b      	str	r3, [r7, #20]
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
 8001368:	697a      	ldr	r2, [r7, #20]
 800136a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001370:	613b      	str	r3, [r7, #16]
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001376:	fbb3 f2f2 	udiv	r2, r3, r2
 800137a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800137c:	fb01 f202 	mul.w	r2, r1, r2
 8001380:	1a9b      	subs	r3, r3, r2
 8001382:	60fb      	str	r3, [r7, #12]

	if (Sending_in_Block != 0)
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d018      	beq.n	80013bc <ILI9341_Draw_Colour_Burst+0x194>
	{
		for (uint32_t j = 0; j < (Sending_in_Block); j++)
 800138a:	2300      	movs	r3, #0
 800138c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800138e:	e011      	b.n	80013b4 <ILI9341_Draw_Colour_Burst+0x18c>
		{
			SPI1_TX_completed_flag = 0;
 8001390:	4b1c      	ldr	r3, [pc, #112]	; (8001404 <ILI9341_Draw_Colour_Burst+0x1dc>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&hspi1, (unsigned char*) burst_buffer, Buffer_Size);
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800139a:	b292      	uxth	r2, r2
 800139c:	4619      	mov	r1, r3
 800139e:	481a      	ldr	r0, [pc, #104]	; (8001408 <ILI9341_Draw_Colour_Burst+0x1e0>)
 80013a0:	f004 fd32 	bl	8005e08 <HAL_SPI_Transmit_DMA>
			while (SPI1_TX_completed_flag == 0);
 80013a4:	bf00      	nop
 80013a6:	4b17      	ldr	r3, [pc, #92]	; (8001404 <ILI9341_Draw_Colour_Burst+0x1dc>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0fb      	beq.n	80013a6 <ILI9341_Draw_Colour_Burst+0x17e>
		for (uint32_t j = 0; j < (Sending_in_Block); j++)
 80013ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013b0:	3301      	adds	r3, #1
 80013b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d3e9      	bcc.n	8001390 <ILI9341_Draw_Colour_Burst+0x168>
		}
	}

//REMAINDER!

	if (Remainder_from_block > 0)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d00e      	beq.n	80013e0 <ILI9341_Draw_Colour_Burst+0x1b8>
	{
		SPI1_TX_completed_flag = 0;
 80013c2:	4b10      	ldr	r3, [pc, #64]	; (8001404 <ILI9341_Draw_Colour_Burst+0x1dc>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, (unsigned char*) burst_buffer, Remainder_from_block);
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	68fa      	ldr	r2, [r7, #12]
 80013cc:	b292      	uxth	r2, r2
 80013ce:	4619      	mov	r1, r3
 80013d0:	480d      	ldr	r0, [pc, #52]	; (8001408 <ILI9341_Draw_Colour_Burst+0x1e0>)
 80013d2:	f004 fd19 	bl	8005e08 <HAL_SPI_Transmit_DMA>
		while (SPI1_TX_completed_flag == 0);
 80013d6:	bf00      	nop
 80013d8:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <ILI9341_Draw_Colour_Burst+0x1dc>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0fb      	beq.n	80013d8 <ILI9341_Draw_Colour_Burst+0x1b0>
	}
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
 80013e0:	2201      	movs	r2, #1
 80013e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e6:	4804      	ldr	r0, [pc, #16]	; (80013f8 <ILI9341_Draw_Colour_Burst+0x1d0>)
 80013e8:	f003 f81e 	bl	8004428 <HAL_GPIO_WritePin>
 80013ec:	46ad      	mov	sp, r5
}
 80013ee:	bf00      	nop
 80013f0:	3730      	adds	r7, #48	; 0x30
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bdb0      	pop	{r4, r5, r7, pc}
 80013f6:	bf00      	nop
 80013f8:	48000800 	.word	0x48000800
 80013fc:	84210843 	.word	0x84210843
 8001400:	82082083 	.word	0x82082083
 8001404:	20000000 	.word	0x20000000
 8001408:	200001c8 	.word	0x200001c8

0800140c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	80fb      	strh	r3, [r7, #6]
//	LCD_Address_Set(xsta,ysta+OFFSET_Y,xend-1,yend-1+OFFSET_Y);/
	setAddrWindow(0, 0, ILI9488_TFTHEIGHT-1, ILI9488_TFTWIDTH-1);
 8001416:	f240 133f 	movw	r3, #319	; 0x13f
 800141a:	f240 12df 	movw	r2, #479	; 0x1df
 800141e:	2100      	movs	r1, #0
 8001420:	2000      	movs	r0, #0
 8001422:	f7ff fcc3 	bl	8000dac <setAddrWindow>
	ILI9341_Draw_Colour_Burst(Colour, ILI9488_TFTWIDTH * ILI9488_TFTHEIGHT);
 8001426:	88fb      	ldrh	r3, [r7, #6]
 8001428:	f44f 3116 	mov.w	r1, #153600	; 0x25800
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fefb 	bl	8001228 <ILI9341_Draw_Colour_Burst>
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <LCD_Char>:
//



void LCD_Char(int16_t x, int16_t y, const GFXglyph *glyph, const GFXfont *font, uint8_t size, uint32_t color24)
{
 800143a:	b590      	push	{r4, r7, lr}
 800143c:	b08b      	sub	sp, #44	; 0x2c
 800143e:	af02      	add	r7, sp, #8
 8001440:	60ba      	str	r2, [r7, #8]
 8001442:	607b      	str	r3, [r7, #4]
 8001444:	4603      	mov	r3, r0
 8001446:	81fb      	strh	r3, [r7, #14]
 8001448:	460b      	mov	r3, r1
 800144a:	81bb      	strh	r3, [r7, #12]
	uint8_t  *bitmap = font -> bitmap;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	617b      	str	r3, [r7, #20]
	uint16_t bo = glyph -> bitmapOffset;
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	83fb      	strh	r3, [r7, #30]
	uint8_t bits = 0, bit = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	777b      	strb	r3, [r7, #29]
 800145c:	2300      	movs	r3, #0
 800145e:	773b      	strb	r3, [r7, #28]
	uint16_t set_pixels = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	837b      	strh	r3, [r7, #26]
	uint8_t  cur_x, cur_y;
	for (cur_y = 0; cur_y < glyph -> height; cur_y++)
 8001464:	2300      	movs	r3, #0
 8001466:	763b      	strb	r3, [r7, #24]
 8001468:	e09b      	b.n	80015a2 <LCD_Char+0x168>
	{
		for (cur_x = 0; cur_x < glyph -> width; cur_x++)
 800146a:	2300      	movs	r3, #0
 800146c:	767b      	strb	r3, [r7, #25]
 800146e:	e056      	b.n	800151e <LCD_Char+0xe4>
		{
			if (bit == 0)
 8001470:	7f3b      	ldrb	r3, [r7, #28]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d109      	bne.n	800148a <LCD_Char+0x50>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 8001476:	8bfb      	ldrh	r3, [r7, #30]
 8001478:	1c5a      	adds	r2, r3, #1
 800147a:	83fa      	strh	r2, [r7, #30]
 800147c:	461a      	mov	r2, r3
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	4413      	add	r3, r2
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	777b      	strb	r3, [r7, #29]
				bit  = 0x80;
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	773b      	strb	r3, [r7, #28]
			}
			if (bits & bit) set_pixels++;
 800148a:	7f7a      	ldrb	r2, [r7, #29]
 800148c:	7f3b      	ldrb	r3, [r7, #28]
 800148e:	4013      	ands	r3, r2
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <LCD_Char+0x64>
 8001496:	8b7b      	ldrh	r3, [r7, #26]
 8001498:	3301      	adds	r3, #1
 800149a:	837b      	strh	r3, [r7, #26]
 800149c:	e039      	b.n	8001512 <LCD_Char+0xd8>
			else if (set_pixels > 0)
 800149e:	8b7b      	ldrh	r3, [r7, #26]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d036      	beq.n	8001512 <LCD_Char+0xd8>
			{
				fillRect(x + (glyph -> xOffset + cur_x - set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80014aa:	461a      	mov	r2, r3
 80014ac:	7e7b      	ldrb	r3, [r7, #25]
 80014ae:	441a      	add	r2, r3
 80014b0:	8b7b      	ldrh	r3, [r7, #26]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	fb12 f303 	smulbb	r3, r2, r3
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	89fb      	ldrh	r3, [r7, #14]
 80014c4:	4413      	add	r3, r2
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	b218      	sxth	r0, r3
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80014d0:	461a      	mov	r2, r3
 80014d2:	7e3b      	ldrb	r3, [r7, #24]
 80014d4:	4413      	add	r3, r2
 80014d6:	b29a      	uxth	r2, r3
 80014d8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80014dc:	b29b      	uxth	r3, r3
 80014de:	fb12 f303 	smulbb	r3, r2, r3
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	89bb      	ldrh	r3, [r7, #12]
 80014e6:	4413      	add	r3, r2
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	b219      	sxth	r1, r3
 80014ec:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	8b7a      	ldrh	r2, [r7, #26]
 80014f4:	fb12 f303 	smulbb	r3, r2, r3
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001500:	b21c      	sxth	r4, r3
 8001502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001504:	b29b      	uxth	r3, r3
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	4623      	mov	r3, r4
 800150a:	f7ff fcf3 	bl	8000ef4 <fillRect>
				set_pixels = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	837b      	strh	r3, [r7, #26]
			}
			bit >>= 1;
 8001512:	7f3b      	ldrb	r3, [r7, #28]
 8001514:	085b      	lsrs	r3, r3, #1
 8001516:	773b      	strb	r3, [r7, #28]
		for (cur_x = 0; cur_x < glyph -> width; cur_x++)
 8001518:	7e7b      	ldrb	r3, [r7, #25]
 800151a:	3301      	adds	r3, #1
 800151c:	767b      	strb	r3, [r7, #25]
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	789b      	ldrb	r3, [r3, #2]
 8001522:	7e7a      	ldrb	r2, [r7, #25]
 8001524:	429a      	cmp	r2, r3
 8001526:	d3a3      	bcc.n	8001470 <LCD_Char+0x36>
		}
		if (set_pixels > 0)
 8001528:	8b7b      	ldrh	r3, [r7, #26]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d036      	beq.n	800159c <LCD_Char+0x162>
		{
			fillRect(x + (glyph -> xOffset + cur_x-set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001534:	461a      	mov	r2, r3
 8001536:	7e7b      	ldrb	r3, [r7, #25]
 8001538:	441a      	add	r2, r3
 800153a:	8b7b      	ldrh	r3, [r7, #26]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	b29a      	uxth	r2, r3
 8001540:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001544:	b29b      	uxth	r3, r3
 8001546:	fb12 f303 	smulbb	r3, r2, r3
 800154a:	b29a      	uxth	r2, r3
 800154c:	89fb      	ldrh	r3, [r7, #14]
 800154e:	4413      	add	r3, r2
 8001550:	b29b      	uxth	r3, r3
 8001552:	b218      	sxth	r0, r3
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800155a:	461a      	mov	r2, r3
 800155c:	7e3b      	ldrb	r3, [r7, #24]
 800155e:	4413      	add	r3, r2
 8001560:	b29a      	uxth	r2, r3
 8001562:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001566:	b29b      	uxth	r3, r3
 8001568:	fb12 f303 	smulbb	r3, r2, r3
 800156c:	b29a      	uxth	r2, r3
 800156e:	89bb      	ldrh	r3, [r7, #12]
 8001570:	4413      	add	r3, r2
 8001572:	b29b      	uxth	r3, r3
 8001574:	b219      	sxth	r1, r3
 8001576:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800157a:	b29b      	uxth	r3, r3
 800157c:	8b7a      	ldrh	r2, [r7, #26]
 800157e:	fb12 f303 	smulbb	r3, r2, r3
 8001582:	b29b      	uxth	r3, r3
 8001584:	b21a      	sxth	r2, r3
 8001586:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800158a:	b21c      	sxth	r4, r3
 800158c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800158e:	b29b      	uxth	r3, r3
 8001590:	9300      	str	r3, [sp, #0]
 8001592:	4623      	mov	r3, r4
 8001594:	f7ff fcae 	bl	8000ef4 <fillRect>
			set_pixels = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	837b      	strh	r3, [r7, #26]
	for (cur_y = 0; cur_y < glyph -> height; cur_y++)
 800159c:	7e3b      	ldrb	r3, [r7, #24]
 800159e:	3301      	adds	r3, #1
 80015a0:	763b      	strb	r3, [r7, #24]
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	78db      	ldrb	r3, [r3, #3]
 80015a6:	7e3a      	ldrb	r2, [r7, #24]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	f4ff af5e 	bcc.w	800146a <LCD_Char+0x30>
		}
	}
}
 80015ae:	bf00      	nop
 80015b0:	3724      	adds	r7, #36	; 0x24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd90      	pop	{r4, r7, pc}

080015b6 <LCD_Font>:

void LCD_Font(uint16_t x, uint16_t y, const char *text, const GFXfont *p_font, uint8_t size, uint32_t color24)
{
 80015b6:	b590      	push	{r4, r7, lr}
 80015b8:	b08f      	sub	sp, #60	; 0x3c
 80015ba:	af02      	add	r7, sp, #8
 80015bc:	60ba      	str	r2, [r7, #8]
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	4603      	mov	r3, r0
 80015c2:	81fb      	strh	r3, [r7, #14]
 80015c4:	460b      	mov	r3, r1
 80015c6:	81bb      	strh	r3, [r7, #12]
	int16_t cursor_x = x;
 80015c8:	89fb      	ldrh	r3, [r7, #14]
 80015ca:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int16_t cursor_y = y;
 80015cc:	89bb      	ldrh	r3, [r7, #12]
 80015ce:	85bb      	strh	r3, [r7, #44]	; 0x2c
	GFXfont font;
	memcpy(&font, p_font, sizeof(GFXfont));
 80015d0:	f107 031c 	add.w	r3, r7, #28
 80015d4:	220c      	movs	r2, #12
 80015d6:	6879      	ldr	r1, [r7, #4]
 80015d8:	4618      	mov	r0, r3
 80015da:	f005 fec5 	bl	8007368 <memcpy>
	for (uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 80015de:	2300      	movs	r3, #0
 80015e0:	857b      	strh	r3, [r7, #42]	; 0x2a
 80015e2:	e056      	b.n	8001692 <LCD_Font+0xdc>
	{
		char c = text[text_pos];
 80015e4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80015e6:	68ba      	ldr	r2, [r7, #8]
 80015e8:	4413      	add	r3, r2
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		if (c == '\n')
 80015f0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80015f4:	2b0a      	cmp	r3, #10
 80015f6:	d10f      	bne.n	8001618 <LCD_Font+0x62>
		{
			cursor_x = x;
 80015f8:	89fb      	ldrh	r3, [r7, #14]
 80015fa:	85fb      	strh	r3, [r7, #46]	; 0x2e
			cursor_y += font.yAdvance * size;
 80015fc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001600:	b29a      	uxth	r2, r3
 8001602:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001606:	b29b      	uxth	r3, r3
 8001608:	fb12 f303 	smulbb	r3, r2, r3
 800160c:	b29a      	uxth	r2, r3
 800160e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001610:	4413      	add	r3, r2
 8001612:	b29b      	uxth	r3, r3
 8001614:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001616:	e039      	b.n	800168c <LCD_Font+0xd6>
		}
		else if (c >= font.first && c <= font.last && c != '\r')
 8001618:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800161c:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8001620:	429a      	cmp	r2, r3
 8001622:	d333      	bcc.n	800168c <LCD_Font+0xd6>
 8001624:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001628:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 800162c:	429a      	cmp	r2, r3
 800162e:	d82d      	bhi.n	800168c <LCD_Font+0xd6>
 8001630:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001634:	2b0d      	cmp	r3, #13
 8001636:	d029      	beq.n	800168c <LCD_Font+0xd6>
		{
			GFXglyph glyph;
			memcpy(&glyph, &font.glyph[c - font.first], sizeof(GFXglyph));
 8001638:	6a3a      	ldr	r2, [r7, #32]
 800163a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800163e:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8001642:	1a5b      	subs	r3, r3, r1
 8001644:	00db      	lsls	r3, r3, #3
 8001646:	18d1      	adds	r1, r2, r3
 8001648:	f107 0314 	add.w	r3, r7, #20
 800164c:	2208      	movs	r2, #8
 800164e:	4618      	mov	r0, r3
 8001650:	f005 fe8a 	bl	8007368 <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 8001654:	f107 041c 	add.w	r4, r7, #28
 8001658:	f107 0214 	add.w	r2, r7, #20
 800165c:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8001660:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8001664:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	4623      	mov	r3, r4
 8001670:	f7ff fee3 	bl	800143a <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 8001674:	7e3b      	ldrb	r3, [r7, #24]
 8001676:	b29a      	uxth	r2, r3
 8001678:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800167c:	b29b      	uxth	r3, r3
 800167e:	fb12 f303 	smulbb	r3, r2, r3
 8001682:	b29a      	uxth	r2, r3
 8001684:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001686:	4413      	add	r3, r2
 8001688:	b29b      	uxth	r3, r3
 800168a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for (uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 800168c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800168e:	3301      	adds	r3, #1
 8001690:	857b      	strh	r3, [r7, #42]	; 0x2a
 8001692:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8001694:	68b8      	ldr	r0, [r7, #8]
 8001696:	f7fe fd9b 	bl	80001d0 <strlen>
 800169a:	4603      	mov	r3, r0
 800169c:	429c      	cmp	r4, r3
 800169e:	d3a1      	bcc.n	80015e4 <LCD_Font+0x2e>
		}
	}
}
 80016a0:	bf00      	nop
 80016a2:	3734      	adds	r7, #52	; 0x34
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd90      	pop	{r4, r7, pc}

080016a8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08a      	sub	sp, #40	; 0x28
 80016ac:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80016ae:	f107 031c 	add.w	r3, r7, #28
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	60da      	str	r2, [r3, #12]
 80016c6:	611a      	str	r2, [r3, #16]
 80016c8:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016ca:	4b2f      	ldr	r3, [pc, #188]	; (8001788 <MX_ADC1_Init+0xe0>)
 80016cc:	4a2f      	ldr	r2, [pc, #188]	; (800178c <MX_ADC1_Init+0xe4>)
 80016ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80016d0:	4b2d      	ldr	r3, [pc, #180]	; (8001788 <MX_ADC1_Init+0xe0>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016d6:	4b2c      	ldr	r3, [pc, #176]	; (8001788 <MX_ADC1_Init+0xe0>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016dc:	4b2a      	ldr	r3, [pc, #168]	; (8001788 <MX_ADC1_Init+0xe0>)
 80016de:	2200      	movs	r2, #0
 80016e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016e2:	4b29      	ldr	r3, [pc, #164]	; (8001788 <MX_ADC1_Init+0xe0>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016e8:	4b27      	ldr	r3, [pc, #156]	; (8001788 <MX_ADC1_Init+0xe0>)
 80016ea:	2204      	movs	r2, #4
 80016ec:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80016ee:	4b26      	ldr	r3, [pc, #152]	; (8001788 <MX_ADC1_Init+0xe0>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80016f4:	4b24      	ldr	r3, [pc, #144]	; (8001788 <MX_ADC1_Init+0xe0>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80016fa:	4b23      	ldr	r3, [pc, #140]	; (8001788 <MX_ADC1_Init+0xe0>)
 80016fc:	2201      	movs	r2, #1
 80016fe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001700:	4b21      	ldr	r3, [pc, #132]	; (8001788 <MX_ADC1_Init+0xe0>)
 8001702:	2200      	movs	r2, #0
 8001704:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001708:	4b1f      	ldr	r3, [pc, #124]	; (8001788 <MX_ADC1_Init+0xe0>)
 800170a:	2200      	movs	r2, #0
 800170c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800170e:	4b1e      	ldr	r3, [pc, #120]	; (8001788 <MX_ADC1_Init+0xe0>)
 8001710:	2200      	movs	r2, #0
 8001712:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001714:	4b1c      	ldr	r3, [pc, #112]	; (8001788 <MX_ADC1_Init+0xe0>)
 8001716:	2201      	movs	r2, #1
 8001718:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800171c:	4b1a      	ldr	r3, [pc, #104]	; (8001788 <MX_ADC1_Init+0xe0>)
 800171e:	2200      	movs	r2, #0
 8001720:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001722:	4b19      	ldr	r3, [pc, #100]	; (8001788 <MX_ADC1_Init+0xe0>)
 8001724:	2200      	movs	r2, #0
 8001726:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800172a:	4817      	ldr	r0, [pc, #92]	; (8001788 <MX_ADC1_Init+0xe0>)
 800172c:	f001 fb76 	bl	8002e1c <HAL_ADC_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001736:	f000 fdfd 	bl	8002334 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800173e:	f107 031c 	add.w	r3, r7, #28
 8001742:	4619      	mov	r1, r3
 8001744:	4810      	ldr	r0, [pc, #64]	; (8001788 <MX_ADC1_Init+0xe0>)
 8001746:	f002 f8d1 	bl	80038ec <HAL_ADCEx_MultiModeConfigChannel>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001750:	f000 fdf0 	bl	8002334 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001754:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <MX_ADC1_Init+0xe8>)
 8001756:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001758:	2306      	movs	r3, #6
 800175a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001760:	237f      	movs	r3, #127	; 0x7f
 8001762:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001764:	2304      	movs	r3, #4
 8001766:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	4619      	mov	r1, r3
 8001770:	4805      	ldr	r0, [pc, #20]	; (8001788 <MX_ADC1_Init+0xe0>)
 8001772:	f001 fca7 	bl	80030c4 <HAL_ADC_ConfigChannel>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800177c:	f000 fdda 	bl	8002334 <Error_Handler>
  }

}
 8001780:	bf00      	nop
 8001782:	3728      	adds	r7, #40	; 0x28
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	200000b8 	.word	0x200000b8
 800178c:	50040000 	.word	0x50040000
 8001790:	08600004 	.word	0x08600004

08001794 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08a      	sub	sp, #40	; 0x28
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a2a      	ldr	r2, [pc, #168]	; (800185c <HAL_ADC_MspInit+0xc8>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d14e      	bne.n	8001854 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80017b6:	4b2a      	ldr	r3, [pc, #168]	; (8001860 <HAL_ADC_MspInit+0xcc>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ba:	4a29      	ldr	r2, [pc, #164]	; (8001860 <HAL_ADC_MspInit+0xcc>)
 80017bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017c2:	4b27      	ldr	r3, [pc, #156]	; (8001860 <HAL_ADC_MspInit+0xcc>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ce:	4b24      	ldr	r3, [pc, #144]	; (8001860 <HAL_ADC_MspInit+0xcc>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d2:	4a23      	ldr	r2, [pc, #140]	; (8001860 <HAL_ADC_MspInit+0xcc>)
 80017d4:	f043 0304 	orr.w	r3, r3, #4
 80017d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017da:	4b21      	ldr	r3, [pc, #132]	; (8001860 <HAL_ADC_MspInit+0xcc>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017de:	f003 0304 	and.w	r3, r3, #4
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = CH1_Pin;
 80017e6:	2302      	movs	r3, #2
 80017e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80017ea:	230b      	movs	r3, #11
 80017ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 80017f2:	f107 0314 	add.w	r3, r7, #20
 80017f6:	4619      	mov	r1, r3
 80017f8:	481a      	ldr	r0, [pc, #104]	; (8001864 <HAL_ADC_MspInit+0xd0>)
 80017fa:	f002 fc6d 	bl	80040d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Channel3;
 80017fe:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 8001800:	4a1a      	ldr	r2, [pc, #104]	; (800186c <HAL_ADC_MspInit+0xd8>)
 8001802:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001804:	4b18      	ldr	r3, [pc, #96]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 8001806:	2200      	movs	r2, #0
 8001808:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800180a:	4b17      	ldr	r3, [pc, #92]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 800180c:	2200      	movs	r2, #0
 800180e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001810:	4b15      	ldr	r3, [pc, #84]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 8001812:	2200      	movs	r2, #0
 8001814:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001816:	4b14      	ldr	r3, [pc, #80]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 8001818:	2280      	movs	r2, #128	; 0x80
 800181a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800181c:	4b12      	ldr	r3, [pc, #72]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 800181e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001822:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001824:	4b10      	ldr	r3, [pc, #64]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 8001826:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800182a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800182c:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 800182e:	2220      	movs	r2, #32
 8001830:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001832:	4b0d      	ldr	r3, [pc, #52]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 8001834:	2200      	movs	r2, #0
 8001836:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001838:	480b      	ldr	r0, [pc, #44]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 800183a:	f002 fa15 	bl	8003c68 <HAL_DMA_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 8001844:	f000 fd76 	bl	8002334 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a07      	ldr	r2, [pc, #28]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 800184c:	64da      	str	r2, [r3, #76]	; 0x4c
 800184e:	4a06      	ldr	r2, [pc, #24]	; (8001868 <HAL_ADC_MspInit+0xd4>)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001854:	bf00      	nop
 8001856:	3728      	adds	r7, #40	; 0x28
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	50040000 	.word	0x50040000
 8001860:	40021000 	.word	0x40021000
 8001864:	48000800 	.word	0x48000800
 8001868:	2000011c 	.word	0x2000011c
 800186c:	40020430 	.word	0x40020430

08001870 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001876:	4b16      	ldr	r3, [pc, #88]	; (80018d0 <MX_DMA_Init+0x60>)
 8001878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800187a:	4a15      	ldr	r2, [pc, #84]	; (80018d0 <MX_DMA_Init+0x60>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6493      	str	r3, [r2, #72]	; 0x48
 8001882:	4b13      	ldr	r3, [pc, #76]	; (80018d0 <MX_DMA_Init+0x60>)
 8001884:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800188e:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <MX_DMA_Init+0x60>)
 8001890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001892:	4a0f      	ldr	r2, [pc, #60]	; (80018d0 <MX_DMA_Init+0x60>)
 8001894:	f043 0302 	orr.w	r3, r3, #2
 8001898:	6493      	str	r3, [r2, #72]	; 0x48
 800189a:	4b0d      	ldr	r3, [pc, #52]	; (80018d0 <MX_DMA_Init+0x60>)
 800189c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	603b      	str	r3, [r7, #0]
 80018a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2100      	movs	r1, #0
 80018aa:	200d      	movs	r0, #13
 80018ac:	f002 f9a5 	bl	8003bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80018b0:	200d      	movs	r0, #13
 80018b2:	f002 f9be 	bl	8003c32 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2100      	movs	r1, #0
 80018ba:	203a      	movs	r0, #58	; 0x3a
 80018bc:	f002 f99d 	bl	8003bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80018c0:	203a      	movs	r0, #58	; 0x3a
 80018c2:	f002 f9b6 	bl	8003c32 <HAL_NVIC_EnableIRQ>

}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40021000 	.word	0x40021000

080018d4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b088      	sub	sp, #32
 80018d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	609a      	str	r2, [r3, #8]
 80018e6:	60da      	str	r2, [r3, #12]
 80018e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ea:	4b42      	ldr	r3, [pc, #264]	; (80019f4 <MX_GPIO_Init+0x120>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	4a41      	ldr	r2, [pc, #260]	; (80019f4 <MX_GPIO_Init+0x120>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f6:	4b3f      	ldr	r3, [pc, #252]	; (80019f4 <MX_GPIO_Init+0x120>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fa:	f003 0304 	and.w	r3, r3, #4
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001902:	4b3c      	ldr	r3, [pc, #240]	; (80019f4 <MX_GPIO_Init+0x120>)
 8001904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001906:	4a3b      	ldr	r2, [pc, #236]	; (80019f4 <MX_GPIO_Init+0x120>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800190e:	4b39      	ldr	r3, [pc, #228]	; (80019f4 <MX_GPIO_Init+0x120>)
 8001910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800191a:	4b36      	ldr	r3, [pc, #216]	; (80019f4 <MX_GPIO_Init+0x120>)
 800191c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800191e:	4a35      	ldr	r2, [pc, #212]	; (80019f4 <MX_GPIO_Init+0x120>)
 8001920:	f043 0302 	orr.w	r3, r3, #2
 8001924:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001926:	4b33      	ldr	r3, [pc, #204]	; (80019f4 <MX_GPIO_Init+0x120>)
 8001928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TFT_RST_Pin, GPIO_PIN_RESET);
 8001932:	2200      	movs	r2, #0
 8001934:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8001938:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800193c:	f002 fd74 	bl	8004428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TFT_DC_Pin|TFT_CS_Pin, GPIO_PIN_RESET);
 8001940:	2200      	movs	r2, #0
 8001942:	f44f 7188 	mov.w	r1, #272	; 0x110
 8001946:	482c      	ldr	r0, [pc, #176]	; (80019f8 <MX_GPIO_Init+0x124>)
 8001948:	f002 fd6e 	bl	8004428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);
 800194c:	2200      	movs	r2, #0
 800194e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001952:	482a      	ldr	r0, [pc, #168]	; (80019fc <MX_GPIO_Init+0x128>)
 8001954:	f002 fd68 	bl	8004428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001958:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800195c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800195e:	4b28      	ldr	r3, [pc, #160]	; (8001a00 <MX_GPIO_Init+0x12c>)
 8001960:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001966:	f107 030c 	add.w	r3, r7, #12
 800196a:	4619      	mov	r1, r3
 800196c:	4822      	ldr	r0, [pc, #136]	; (80019f8 <MX_GPIO_Init+0x124>)
 800196e:	f002 fbb3 	bl	80040d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001972:	2320      	movs	r3, #32
 8001974:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001976:	2301      	movs	r3, #1
 8001978:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197e:	2300      	movs	r3, #0
 8001980:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001982:	f107 030c 	add.w	r3, r7, #12
 8001986:	4619      	mov	r1, r3
 8001988:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800198c:	f002 fba4 	bl	80040d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = TFT_DC_Pin|TFT_CS_Pin;
 8001990:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001994:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001996:	2301      	movs	r3, #1
 8001998:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199e:	2303      	movs	r3, #3
 80019a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	4619      	mov	r1, r3
 80019a8:	4813      	ldr	r0, [pc, #76]	; (80019f8 <MX_GPIO_Init+0x124>)
 80019aa:	f002 fb95 	bl	80040d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 80019ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b4:	2301      	movs	r3, #1
 80019b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	4619      	mov	r1, r3
 80019c6:	480d      	ldr	r0, [pc, #52]	; (80019fc <MX_GPIO_Init+0x128>)
 80019c8:	f002 fb86 	bl	80040d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TFT_RST_Pin;
 80019cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d2:	2301      	movs	r3, #1
 80019d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019da:	2303      	movs	r3, #3
 80019dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TFT_RST_GPIO_Port, &GPIO_InitStruct);
 80019de:	f107 030c 	add.w	r3, r7, #12
 80019e2:	4619      	mov	r1, r3
 80019e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019e8:	f002 fb76 	bl	80040d8 <HAL_GPIO_Init>

}
 80019ec:	bf00      	nop
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40021000 	.word	0x40021000
 80019f8:	48000800 	.word	0x48000800
 80019fc:	48000400 	.word	0x48000400
 8001a00:	10210000 	.word	0x10210000

08001a04 <HAL_SPI_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
	SPI1_TX_completed_flag = 1;
 8001a0c:	4b04      	ldr	r3, [pc, #16]	; (8001a20 <HAL_SPI_TxCpltCallback+0x1c>)
 8001a0e:	2201      	movs	r2, #1
 8001a10:	701a      	strb	r2, [r3, #0]
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	20000000 	.word	0x20000000

08001a24 <oscilloscope_channel_init>:

oscilloscope_channel_init(oscilloscope_channel* ch){
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
	ch->x_offset = 0;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f8a3 23c0 	strh.w	r2, [r3, #960]	; 0x3c0
	ch->y_offset = 0;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2200      	movs	r2, #0
 8001a38:	f8a3 23c2 	strh.w	r2, [r3, #962]	; 0x3c2
	ch->y_scale = 0;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f8a3 23c4 	strh.w	r2, [r3, #964]	; 0x3c4
}
 8001a44:	bf00      	nop
 8001a46:	4618      	mov	r0, r3
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <drawGrid>:

void drawGrid(){
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b086      	sub	sp, #24
 8001a56:	af00      	add	r7, sp, #0
	// vertical lines
	for(int i = 0; i < 480; i+=60){
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	e015      	b.n	8001a8a <drawGrid+0x38>
		for(int j = 20; j < 320; j+=2)
 8001a5e:	2314      	movs	r3, #20
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	e00b      	b.n	8001a7c <drawGrid+0x2a>
			drawPixel(i, j, ILI9488_DARKGREY);
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	b21b      	sxth	r3, r3
 8001a68:	693a      	ldr	r2, [r7, #16]
 8001a6a:	b211      	sxth	r1, r2
 8001a6c:	f647 32ef 	movw	r2, #31727	; 0x7bef
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff f9f5 	bl	8000e60 <drawPixel>
		for(int j = 20; j < 320; j+=2)
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	3302      	adds	r3, #2
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001a82:	dbef      	blt.n	8001a64 <drawGrid+0x12>
	for(int i = 0; i < 480; i+=60){
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	333c      	adds	r3, #60	; 0x3c
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001a90:	dbe5      	blt.n	8001a5e <drawGrid+0xc>
	}
	for(int j = 20; j < 320; j+=2)
 8001a92:	2314      	movs	r3, #20
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	e00b      	b.n	8001ab0 <drawGrid+0x5e>
				drawPixel(479, j, ILI9488_DARKGREY);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	b21b      	sxth	r3, r3
 8001a9c:	f647 32ef 	movw	r2, #31727	; 0x7bef
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	f240 10df 	movw	r0, #479	; 0x1df
 8001aa6:	f7ff f9db 	bl	8000e60 <drawPixel>
	for(int j = 20; j < 320; j+=2)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	3302      	adds	r3, #2
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001ab6:	dbef      	blt.n	8001a98 <drawGrid+0x46>

	// horizontal lines
	for(int i = 20; i < 320; i+=60){
 8001ab8:	2314      	movs	r3, #20
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	e015      	b.n	8001aea <drawGrid+0x98>
		for(int j = 0; j < 480; j+=2)
 8001abe:	2300      	movs	r3, #0
 8001ac0:	607b      	str	r3, [r7, #4]
 8001ac2:	e00b      	b.n	8001adc <drawGrid+0x8a>
			drawPixel(j, i, ILI9488_DARKGREY);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	b21b      	sxth	r3, r3
 8001ac8:	68ba      	ldr	r2, [r7, #8]
 8001aca:	b211      	sxth	r1, r2
 8001acc:	f647 32ef 	movw	r2, #31727	; 0x7bef
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff f9c5 	bl	8000e60 <drawPixel>
		for(int j = 0; j < 480; j+=2)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3302      	adds	r3, #2
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001ae2:	dbef      	blt.n	8001ac4 <drawGrid+0x72>
	for(int i = 20; i < 320; i+=60){
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	333c      	adds	r3, #60	; 0x3c
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001af0:	dbe5      	blt.n	8001abe <drawGrid+0x6c>
	}
	for(int j = 0; j < 480; j+=2)
 8001af2:	2300      	movs	r3, #0
 8001af4:	603b      	str	r3, [r7, #0]
 8001af6:	e00b      	b.n	8001b10 <drawGrid+0xbe>
				drawPixel(j, 319, ILI9488_DARKGREY);
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	b21b      	sxth	r3, r3
 8001afc:	f647 32ef 	movw	r2, #31727	; 0x7bef
 8001b00:	f240 113f 	movw	r1, #319	; 0x13f
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff f9ab 	bl	8000e60 <drawPixel>
	for(int j = 0; j < 480; j+=2)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	3302      	adds	r3, #2
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001b16:	dbef      	blt.n	8001af8 <drawGrid+0xa6>
}
 8001b18:	bf00      	nop
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <erase_waveform>:

void erase_waveform(uint16_t waveform[MEMORY_DEPTH], uint x){
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < 480; ++i){
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	e0db      	b.n	8001ce8 <erase_waveform+0x1c8>
			drawPixel(i, CANVA_MIDDLE_V - x - waveform[i]/40, BLACK);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	b218      	sxth	r0, r3
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	425b      	negs	r3, r3
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	6879      	ldr	r1, [r7, #4]
 8001b42:	440b      	add	r3, r1
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	496d      	ldr	r1, [pc, #436]	; (8001cfc <erase_waveform+0x1dc>)
 8001b48:	fba1 1303 	umull	r1, r3, r1, r3
 8001b4c:	095b      	lsrs	r3, r3, #5
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	33aa      	adds	r3, #170	; 0xaa
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	f7ff f97f 	bl	8000e60 <drawPixel>
		if((i%2==0) || (i ==479)){
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d004      	beq.n	8001b76 <erase_waveform+0x56>
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f240 12df 	movw	r2, #479	; 0x1df
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d176      	bne.n	8001c64 <erase_waveform+0x144>
			if(((CANVA_MIDDLE_V - x - waveform[i]/40) == 20) ||
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	425b      	negs	r3, r3
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	0052      	lsls	r2, r2, #1
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	440a      	add	r2, r1
 8001b82:	8812      	ldrh	r2, [r2, #0]
 8001b84:	495d      	ldr	r1, [pc, #372]	; (8001cfc <erase_waveform+0x1dc>)
 8001b86:	fba1 1202 	umull	r1, r2, r1, r2
 8001b8a:	0952      	lsrs	r2, r2, #5
 8001b8c:	b292      	uxth	r2, r2
 8001b8e:	1a9b      	subs	r3, r3, r2
 8001b90:	f113 0f96 	cmn.w	r3, #150	; 0x96
 8001b94:	d04c      	beq.n	8001c30 <erase_waveform+0x110>
			   ((CANVA_MIDDLE_V - x - waveform[i]/40) == 80) ||
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	425b      	negs	r3, r3
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	0052      	lsls	r2, r2, #1
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	440a      	add	r2, r1
 8001ba2:	8812      	ldrh	r2, [r2, #0]
 8001ba4:	4955      	ldr	r1, [pc, #340]	; (8001cfc <erase_waveform+0x1dc>)
 8001ba6:	fba1 1202 	umull	r1, r2, r1, r2
 8001baa:	0952      	lsrs	r2, r2, #5
 8001bac:	b292      	uxth	r2, r2
 8001bae:	1a9b      	subs	r3, r3, r2
			if(((CANVA_MIDDLE_V - x - waveform[i]/40) == 20) ||
 8001bb0:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 8001bb4:	d03c      	beq.n	8001c30 <erase_waveform+0x110>
			   ((CANVA_MIDDLE_V - x - waveform[i]/40) == 140) ||
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	425b      	negs	r3, r3
 8001bba:	68fa      	ldr	r2, [r7, #12]
 8001bbc:	0052      	lsls	r2, r2, #1
 8001bbe:	6879      	ldr	r1, [r7, #4]
 8001bc0:	440a      	add	r2, r1
 8001bc2:	8812      	ldrh	r2, [r2, #0]
 8001bc4:	494d      	ldr	r1, [pc, #308]	; (8001cfc <erase_waveform+0x1dc>)
 8001bc6:	fba1 1202 	umull	r1, r2, r1, r2
 8001bca:	0952      	lsrs	r2, r2, #5
 8001bcc:	b292      	uxth	r2, r2
 8001bce:	1a9b      	subs	r3, r3, r2
			   ((CANVA_MIDDLE_V - x - waveform[i]/40) == 80) ||
 8001bd0:	f113 0f1e 	cmn.w	r3, #30
 8001bd4:	d02c      	beq.n	8001c30 <erase_waveform+0x110>
			   ((CANVA_MIDDLE_V - x - waveform[i]/40) == 200) ||
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	425b      	negs	r3, r3
 8001bda:	68fa      	ldr	r2, [r7, #12]
 8001bdc:	0052      	lsls	r2, r2, #1
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	440a      	add	r2, r1
 8001be2:	8812      	ldrh	r2, [r2, #0]
 8001be4:	4945      	ldr	r1, [pc, #276]	; (8001cfc <erase_waveform+0x1dc>)
 8001be6:	fba1 1202 	umull	r1, r2, r1, r2
 8001bea:	0952      	lsrs	r2, r2, #5
 8001bec:	b292      	uxth	r2, r2
 8001bee:	1a9b      	subs	r3, r3, r2
			   ((CANVA_MIDDLE_V - x - waveform[i]/40) == 140) ||
 8001bf0:	2b1e      	cmp	r3, #30
 8001bf2:	d01d      	beq.n	8001c30 <erase_waveform+0x110>
			   ((CANVA_MIDDLE_V - x - waveform[i]/40) == 260) ||
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	425b      	negs	r3, r3
 8001bf8:	68fa      	ldr	r2, [r7, #12]
 8001bfa:	0052      	lsls	r2, r2, #1
 8001bfc:	6879      	ldr	r1, [r7, #4]
 8001bfe:	440a      	add	r2, r1
 8001c00:	8812      	ldrh	r2, [r2, #0]
 8001c02:	493e      	ldr	r1, [pc, #248]	; (8001cfc <erase_waveform+0x1dc>)
 8001c04:	fba1 1202 	umull	r1, r2, r1, r2
 8001c08:	0952      	lsrs	r2, r2, #5
 8001c0a:	b292      	uxth	r2, r2
 8001c0c:	1a9b      	subs	r3, r3, r2
			   ((CANVA_MIDDLE_V - x - waveform[i]/40) == 200) ||
 8001c0e:	2b5a      	cmp	r3, #90	; 0x5a
 8001c10:	d00e      	beq.n	8001c30 <erase_waveform+0x110>
			   ((CANVA_MIDDLE_V - x - waveform[i]/40) == 319)){
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	425b      	negs	r3, r3
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	0052      	lsls	r2, r2, #1
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	440a      	add	r2, r1
 8001c1e:	8812      	ldrh	r2, [r2, #0]
 8001c20:	4936      	ldr	r1, [pc, #216]	; (8001cfc <erase_waveform+0x1dc>)
 8001c22:	fba1 1202 	umull	r1, r2, r1, r2
 8001c26:	0952      	lsrs	r2, r2, #5
 8001c28:	b292      	uxth	r2, r2
 8001c2a:	1a9b      	subs	r3, r3, r2
			   ((CANVA_MIDDLE_V - x - waveform[i]/40) == 260) ||
 8001c2c:	2b95      	cmp	r3, #149	; 0x95
 8001c2e:	d119      	bne.n	8001c64 <erase_waveform+0x144>
				drawPixel(i, CANVA_MIDDLE_V - x - waveform[i]/40, ILI9488_DARKGREY);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	b218      	sxth	r0, r3
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	425b      	negs	r3, r3
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	6879      	ldr	r1, [r7, #4]
 8001c42:	440b      	add	r3, r1
 8001c44:	881b      	ldrh	r3, [r3, #0]
 8001c46:	492d      	ldr	r1, [pc, #180]	; (8001cfc <erase_waveform+0x1dc>)
 8001c48:	fba1 1303 	umull	r1, r3, r1, r3
 8001c4c:	095b      	lsrs	r3, r3, #5
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	33aa      	adds	r3, #170	; 0xaa
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	b21b      	sxth	r3, r3
 8001c5a:	f647 32ef 	movw	r2, #31727	; 0x7bef
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f7ff f8fe 	bl	8000e60 <drawPixel>
			}
		}
		if((i%60==0) || (i ==479)){
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4b26      	ldr	r3, [pc, #152]	; (8001d00 <erase_waveform+0x1e0>)
 8001c68:	fb83 1302 	smull	r1, r3, r3, r2
 8001c6c:	4413      	add	r3, r2
 8001c6e:	1159      	asrs	r1, r3, #5
 8001c70:	17d3      	asrs	r3, r2, #31
 8001c72:	1ac9      	subs	r1, r1, r3
 8001c74:	460b      	mov	r3, r1
 8001c76:	011b      	lsls	r3, r3, #4
 8001c78:	1a5b      	subs	r3, r3, r1
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	1ad1      	subs	r1, r2, r3
 8001c7e:	2900      	cmp	r1, #0
 8001c80:	d004      	beq.n	8001c8c <erase_waveform+0x16c>
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f240 12df 	movw	r2, #479	; 0x1df
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d12a      	bne.n	8001ce2 <erase_waveform+0x1c2>
			if(((LCD_HEIGHT/2 - x - waveform[i]/40) % 2) == 0){
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	425b      	negs	r3, r3
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	0052      	lsls	r2, r2, #1
 8001c94:	6879      	ldr	r1, [r7, #4]
 8001c96:	440a      	add	r2, r1
 8001c98:	8812      	ldrh	r2, [r2, #0]
 8001c9a:	4918      	ldr	r1, [pc, #96]	; (8001cfc <erase_waveform+0x1dc>)
 8001c9c:	fba1 1202 	umull	r1, r2, r1, r2
 8001ca0:	0952      	lsrs	r2, r2, #5
 8001ca2:	b292      	uxth	r2, r2
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d119      	bne.n	8001ce2 <erase_waveform+0x1c2>
				drawPixel(i, CANVA_MIDDLE_V - x - waveform[i]/40, ILI9488_DARKGREY);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	b218      	sxth	r0, r3
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	425b      	negs	r3, r3
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	440b      	add	r3, r1
 8001cc2:	881b      	ldrh	r3, [r3, #0]
 8001cc4:	490d      	ldr	r1, [pc, #52]	; (8001cfc <erase_waveform+0x1dc>)
 8001cc6:	fba1 1303 	umull	r1, r3, r1, r3
 8001cca:	095b      	lsrs	r3, r3, #5
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	33aa      	adds	r3, #170	; 0xaa
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	b21b      	sxth	r3, r3
 8001cd8:	f647 32ef 	movw	r2, #31727	; 0x7bef
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f7ff f8bf 	bl	8000e60 <drawPixel>
	for(int i = 0; i < 480; ++i){
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001cee:	f6ff af1f 	blt.w	8001b30 <erase_waveform+0x10>
			}
		}
	  }
}
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	cccccccd 	.word	0xcccccccd
 8001d00:	88888889 	.word	0x88888889

08001d04 <draw_waveform>:

void draw_waveform(oscilloscope_channel* ch){
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b088      	sub	sp, #32
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
	erase_waveform(ch->waveform_display_previous, ch->x_offset);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f203 7286 	addw	r2, r3, #1926	; 0x786
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	f7ff ff00 	bl	8001b20 <erase_waveform>

	for(int i = 0; i < 480; ++i){
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
 8001d24:	e03b      	b.n	8001d9e <draw_waveform+0x9a>
		ch->waveform_display[i] = ch->waveform[i];
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	69fa      	ldr	r2, [r7, #28]
 8001d2a:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	4413      	add	r3, r2
 8001d3a:	460a      	mov	r2, r1
 8001d3c:	80da      	strh	r2, [r3, #6]
		drawPixel(i, CANVA_MIDDLE_V - ch->x_offset - ch->waveform_display[i]/40, GREEN);
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	b218      	sxth	r0, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	425b      	negs	r3, r3
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	6879      	ldr	r1, [r7, #4]
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	440b      	add	r3, r1
 8001d5a:	88db      	ldrh	r3, [r3, #6]
 8001d5c:	4950      	ldr	r1, [pc, #320]	; (8001ea0 <draw_waveform+0x19c>)
 8001d5e:	fba1 1303 	umull	r1, r3, r1, r3
 8001d62:	095b      	lsrs	r3, r3, #5
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	33aa      	adds	r3, #170	; 0xaa
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001d74:	4619      	mov	r1, r3
 8001d76:	f7ff f873 	bl	8000e60 <drawPixel>
		ch->waveform_display_previous[i] = ch->waveform_display[i];
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8001d82:	005b      	lsls	r3, r3, #1
 8001d84:	4413      	add	r3, r2
 8001d86:	88d9      	ldrh	r1, [r3, #6]
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	4413      	add	r3, r2
 8001d94:	460a      	mov	r2, r1
 8001d96:	80da      	strh	r2, [r3, #6]
	for(int i = 0; i < 480; ++i){
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	61fb      	str	r3, [r7, #28]
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001da4:	dbbf      	blt.n	8001d26 <draw_waveform+0x22>
	}

	// draw marker 0
	for(int j = 0; j < 5; ++j){
 8001da6:	2300      	movs	r3, #0
 8001da8:	61bb      	str	r3, [r7, #24]
 8001daa:	e011      	b.n	8001dd0 <draw_waveform+0xcc>
		drawPixel(j, CANVA_MIDDLE_V - ch->x_offset - 2, GREEN);
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	b218      	sxth	r0, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	f1c3 03a8 	rsb	r3, r3, #168	; 0xa8
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	b21b      	sxth	r3, r3
 8001dc0:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	f7ff f84b 	bl	8000e60 <drawPixel>
	for(int j = 0; j < 5; ++j){
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	61bb      	str	r3, [r7, #24]
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	ddea      	ble.n	8001dac <draw_waveform+0xa8>
	}
	for(int j = 0; j < 6; ++j){
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	e011      	b.n	8001e00 <draw_waveform+0xfc>
		drawPixel(j, CANVA_MIDDLE_V - ch->x_offset - 1, GREEN);
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	b218      	sxth	r0, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	f1c3 03a9 	rsb	r3, r3, #169	; 0xa9
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	b21b      	sxth	r3, r3
 8001df0:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001df4:	4619      	mov	r1, r3
 8001df6:	f7ff f833 	bl	8000e60 <drawPixel>
	for(int j = 0; j < 6; ++j){
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	617b      	str	r3, [r7, #20]
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	2b05      	cmp	r3, #5
 8001e04:	ddea      	ble.n	8001ddc <draw_waveform+0xd8>
	}
	for(int j = 0; j < 7; ++j){
 8001e06:	2300      	movs	r3, #0
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	e011      	b.n	8001e30 <draw_waveform+0x12c>
		drawPixel(j, CANVA_MIDDLE_V - ch->x_offset, GREEN);
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	b218      	sxth	r0, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	f1c3 03aa 	rsb	r3, r3, #170	; 0xaa
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	b21b      	sxth	r3, r3
 8001e20:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001e24:	4619      	mov	r1, r3
 8001e26:	f7ff f81b 	bl	8000e60 <drawPixel>
	for(int j = 0; j < 7; ++j){
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	2b06      	cmp	r3, #6
 8001e34:	ddea      	ble.n	8001e0c <draw_waveform+0x108>
	}
	for(int j = 0; j < 6; ++j){
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	e011      	b.n	8001e60 <draw_waveform+0x15c>
		drawPixel(j, CANVA_MIDDLE_V - ch->x_offset + 1, GREEN);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	b218      	sxth	r0, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	f1c3 03ab 	rsb	r3, r3, #171	; 0xab
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	b21b      	sxth	r3, r3
 8001e50:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001e54:	4619      	mov	r1, r3
 8001e56:	f7ff f803 	bl	8000e60 <drawPixel>
	for(int j = 0; j < 6; ++j){
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2b05      	cmp	r3, #5
 8001e64:	ddea      	ble.n	8001e3c <draw_waveform+0x138>
	}
	for(int j = 0; j < 5; ++j){
 8001e66:	2300      	movs	r3, #0
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	e011      	b.n	8001e90 <draw_waveform+0x18c>
			drawPixel(j, CANVA_MIDDLE_V - ch->x_offset + 2, GREEN);
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	b218      	sxth	r0, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f9b3 33c0 	ldrsh.w	r3, [r3, #960]	; 0x3c0
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	f1c3 03ac 	rsb	r3, r3, #172	; 0xac
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	b21b      	sxth	r3, r3
 8001e80:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001e84:	4619      	mov	r1, r3
 8001e86:	f7fe ffeb 	bl	8000e60 <drawPixel>
	for(int j = 0; j < 5; ++j){
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	60bb      	str	r3, [r7, #8]
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	2b04      	cmp	r3, #4
 8001e94:	ddea      	ble.n	8001e6c <draw_waveform+0x168>
	}
}
 8001e96:	bf00      	nop
 8001e98:	3720      	adds	r7, #32
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	cccccccd 	.word	0xcccccccd

08001ea4 <calculate_peak_to_peak>:


int calculate_peak_to_peak(int16_t waveform[MEMORY_DEPTH]){
 8001ea4:	b480      	push	{r7}
 8001ea6:	b087      	sub	sp, #28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
	uint32_t max=0, min=4096;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
 8001eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eb4:	613b      	str	r3, [r7, #16]
	for(int i = 0; i < MEMORY_DEPTH; ++i){
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	e024      	b.n	8001f06 <calculate_peak_to_peak+0x62>
		if(waveform[i]<min)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d906      	bls.n	8001ede <calculate_peak_to_peak+0x3a>
			min=waveform[i];
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001edc:	613b      	str	r3, [r7, #16]
		if(waveform[i]>max)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eea:	461a      	mov	r2, r3
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d206      	bcs.n	8001f00 <calculate_peak_to_peak+0x5c>
			max=waveform[i];
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001efe:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < MEMORY_DEPTH; ++i){
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	3301      	adds	r3, #1
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001f0c:	dbd6      	blt.n	8001ebc <calculate_peak_to_peak+0x18>
	}
	return max-min;
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	1ad3      	subs	r3, r2, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	371c      	adds	r7, #28
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <calculate_RMS>:

int calculate_RMS(int16_t waveform[MEMORY_DEPTH]) {
 8001f20:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8001f24:	b08a      	sub	sp, #40	; 0x28
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
    int64_t sum_of_squares = 0;
 8001f2a:	f04f 0300 	mov.w	r3, #0
 8001f2e:	f04f 0400 	mov.w	r4, #0
 8001f32:	e9c7 3408 	strd	r3, r4, [r7, #32]
    for (int i = 0; i < MEMORY_DEPTH; ++i) {
 8001f36:	2300      	movs	r3, #0
 8001f38:	61fb      	str	r3, [r7, #28]
 8001f3a:	e01c      	b.n	8001f76 <calculate_RMS+0x56>
        sum_of_squares += (int32_t)waveform[i] * waveform[i];
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	4413      	add	r3, r2
 8001f44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f48:	4619      	mov	r1, r3
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	4413      	add	r3, r2
 8001f52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f56:	fb03 f301 	mul.w	r3, r3, r1
 8001f5a:	469b      	mov	fp, r3
 8001f5c:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8001f60:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8001f64:	eb1b 0301 	adds.w	r3, fp, r1
 8001f68:	eb4c 0402 	adc.w	r4, ip, r2
 8001f6c:	e9c7 3408 	strd	r3, r4, [r7, #32]
    for (int i = 0; i < MEMORY_DEPTH; ++i) {
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	3301      	adds	r3, #1
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001f7c:	dbde      	blt.n	8001f3c <calculate_RMS+0x1c>
    }
    double mean_of_squares = (double)sum_of_squares / MEMORY_DEPTH;
 8001f7e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f82:	f7fe fb0b 	bl	800059c <__aeabi_l2d>
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <calculate_RMS+0x98>)
 8001f8c:	f7fe fc5e 	bl	800084c <__aeabi_ddiv>
 8001f90:	4603      	mov	r3, r0
 8001f92:	460c      	mov	r4, r1
 8001f94:	e9c7 3404 	strd	r3, r4, [r7, #16]
    double rms = sqrt(mean_of_squares);
 8001f98:	ed97 0b04 	vldr	d0, [r7, #16]
 8001f9c:	f005 fe3c 	bl	8007c18 <sqrt>
 8001fa0:	ed87 0b02 	vstr	d0, [r7, #8]
    return (int)rms;
 8001fa4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fa8:	f7fe fdd6 	bl	8000b58 <__aeabi_d2iz>
 8001fac:	4603      	mov	r3, r0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3728      	adds	r7, #40	; 0x28
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8001fb8:	407e0000 	.word	0x407e0000
 8001fbc:	00000000 	.word	0x00000000

08001fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fc0:	b5b0      	push	{r4, r5, r7, lr}
 8001fc2:	f5ad 6d37 	sub.w	sp, sp, #2928	; 0xb70
 8001fc6:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  oscilloscope_channel CH1;
  oscilloscope_channel_init(&CH1);
 8001fc8:	f107 0318 	add.w	r3, r7, #24
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff fd29 	bl	8001a24 <oscilloscope_channel_init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fd2:	f000 fcf9 	bl	80029c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fd6:	f000 f927 	bl	8002228 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fda:	f7ff fc7b 	bl	80018d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001fde:	f7ff fc47 	bl	8001870 <MX_DMA_Init>
  MX_SPI1_Init();
 8001fe2:	f000 f9af 	bl	8002344 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001fe6:	f000 f9eb 	bl	80023c0 <MX_SPI2_Init>
  MX_TIM3_Init();
 8001fea:	f000 fbe7 	bl	80027bc <MX_TIM3_Init>
  MX_ADC1_Init();
 8001fee:	f7ff fb5b 	bl	80016a8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //HAL_ADC_Start_DMA(&hadc1, (uint32_t*) CH1.waveform , MEMORY_DEPTH);
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001ff2:	210c      	movs	r1, #12
 8001ff4:	4884      	ldr	r0, [pc, #528]	; (8002208 <main+0x248>)
 8001ff6:	f004 fb59 	bl	80066ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001ffa:	2108      	movs	r1, #8
 8001ffc:	4882      	ldr	r0, [pc, #520]	; (8002208 <main+0x248>)
 8001ffe:	f004 fb55 	bl	80066ac <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, LCD_BRIGHTNESS); // 0-1000
 8002002:	4b81      	ldr	r3, [pc, #516]	; (8002208 <main+0x248>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f44f 7248 	mov.w	r2, #800	; 0x320
 800200a:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 200); // 0-1000
 800200c:	4b7e      	ldr	r3, [pc, #504]	; (8002208 <main+0x248>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	22c8      	movs	r2, #200	; 0xc8
 8002012:	63da      	str	r2, [r3, #60]	; 0x3c
  ILI9488_Init();
 8002014:	f7fe fde8 	bl	8000be8 <ILI9488_Init>
  setRotation(1);
 8002018:	2001      	movs	r0, #1
 800201a:	f7ff f805 	bl	8001028 <setRotation>
  ILI9341_Fill_Screen(ILI9488_BLACK);
 800201e:	2000      	movs	r0, #0
 8002020:	f7ff f9f4 	bl	800140c <ILI9341_Fill_Screen>
  drawGrid();
 8002024:	f7ff fd15 	bl	8001a52 <drawGrid>

  setAddrWindow(463, 1, 463+13-1, 1+18-1);
 8002028:	2312      	movs	r3, #18
 800202a:	f240 12db 	movw	r2, #475	; 0x1db
 800202e:	2101      	movs	r1, #1
 8002030:	f240 10cf 	movw	r0, #463	; 0x1cf
 8002034:	f7fe feba 	bl	8000dac <setAddrWindow>
  ILI9341_Draw_Colour_Burst(YELLOW, 35 * 18);
 8002038:	f240 2176 	movw	r1, #630	; 0x276
 800203c:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002040:	f7ff f8f2 	bl	8001228 <ILI9341_Draw_Colour_Burst>
  LCD_Font(466, 15, "2", _Open_Sans_Bold_12  , 1, BLACK);
 8002044:	2300      	movs	r3, #0
 8002046:	9301      	str	r3, [sp, #4]
 8002048:	2301      	movs	r3, #1
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	4b6f      	ldr	r3, [pc, #444]	; (800220c <main+0x24c>)
 800204e:	4a70      	ldr	r2, [pc, #448]	; (8002210 <main+0x250>)
 8002050:	210f      	movs	r1, #15
 8002052:	f44f 70e9 	mov.w	r0, #466	; 0x1d2
 8002056:	f7ff faae 	bl	80015b6 <LCD_Font>

  HAL_Delay(500);
 800205a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800205e:	f000 fd2f 	bl	8002ac0 <HAL_Delay>

  setAddrWindow(463, 1, 463+13-1, 1+18-1);
 8002062:	2312      	movs	r3, #18
 8002064:	f240 12db 	movw	r2, #475	; 0x1db
 8002068:	2101      	movs	r1, #1
 800206a:	f240 10cf 	movw	r0, #463	; 0x1cf
 800206e:	f7fe fe9d 	bl	8000dac <setAddrWindow>
  ILI9341_Draw_Colour_Burst(GREEN, 35 * 18);
 8002072:	f240 2176 	movw	r1, #630	; 0x276
 8002076:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800207a:	f7ff f8d5 	bl	8001228 <ILI9341_Draw_Colour_Burst>
  LCD_Font(440, 15, "Ch:", _Open_Sans_Bold_12  , 1, WHITE);
 800207e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002082:	9301      	str	r3, [sp, #4]
 8002084:	2301      	movs	r3, #1
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	4b60      	ldr	r3, [pc, #384]	; (800220c <main+0x24c>)
 800208a:	4a62      	ldr	r2, [pc, #392]	; (8002214 <main+0x254>)
 800208c:	210f      	movs	r1, #15
 800208e:	f44f 70dc 	mov.w	r0, #440	; 0x1b8
 8002092:	f7ff fa90 	bl	80015b6 <LCD_Font>
  LCD_Font(466, 15, "1", _Open_Sans_Bold_12  , 1, BLACK);
 8002096:	2300      	movs	r3, #0
 8002098:	9301      	str	r3, [sp, #4]
 800209a:	2301      	movs	r3, #1
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	4b5b      	ldr	r3, [pc, #364]	; (800220c <main+0x24c>)
 80020a0:	4a5d      	ldr	r2, [pc, #372]	; (8002218 <main+0x258>)
 80020a2:	210f      	movs	r1, #15
 80020a4:	f44f 70e9 	mov.w	r0, #466	; 0x1d2
 80020a8:	f7ff fa85 	bl	80015b6 <LCD_Font>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int faza = 0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	f8c7 3b64 	str.w	r3, [r7, #2916]	; 0xb64
	  ILI9341_Draw_Colour_Burst(RED, 300 * 150);
	  HAL_Delay(1000);
	  */


	  for(int i = 0; i < 480; ++i){
 80020b2:	2300      	movs	r3, #0
 80020b4:	f8c7 3b60 	str.w	r3, [r7, #2912]	; 0xb60
 80020b8:	e048      	b.n	800214c <main+0x18c>
	  	CH1.waveform[i] = 2000*sin(0.05*i + faza*0.1) + 2000;
 80020ba:	f8d7 0b60 	ldr.w	r0, [r7, #2912]	; 0xb60
 80020be:	f7fe fa31 	bl	8000524 <__aeabi_i2d>
 80020c2:	a34d      	add	r3, pc, #308	; (adr r3, 80021f8 <main+0x238>)
 80020c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c8:	f7fe fa96 	bl	80005f8 <__aeabi_dmul>
 80020cc:	4603      	mov	r3, r0
 80020ce:	460c      	mov	r4, r1
 80020d0:	4625      	mov	r5, r4
 80020d2:	461c      	mov	r4, r3
 80020d4:	f8d7 0b64 	ldr.w	r0, [r7, #2916]	; 0xb64
 80020d8:	f7fe fa24 	bl	8000524 <__aeabi_i2d>
 80020dc:	a348      	add	r3, pc, #288	; (adr r3, 8002200 <main+0x240>)
 80020de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e2:	f7fe fa89 	bl	80005f8 <__aeabi_dmul>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	4620      	mov	r0, r4
 80020ec:	4629      	mov	r1, r5
 80020ee:	f7fe f8cd 	bl	800028c <__adddf3>
 80020f2:	4603      	mov	r3, r0
 80020f4:	460c      	mov	r4, r1
 80020f6:	ec44 3b17 	vmov	d7, r3, r4
 80020fa:	eeb0 0a47 	vmov.f32	s0, s14
 80020fe:	eef0 0a67 	vmov.f32	s1, s15
 8002102:	f005 fd41 	bl	8007b88 <sin>
 8002106:	ec51 0b10 	vmov	r0, r1, d0
 800210a:	f04f 0200 	mov.w	r2, #0
 800210e:	4b43      	ldr	r3, [pc, #268]	; (800221c <main+0x25c>)
 8002110:	f7fe fa72 	bl	80005f8 <__aeabi_dmul>
 8002114:	4603      	mov	r3, r0
 8002116:	460c      	mov	r4, r1
 8002118:	4618      	mov	r0, r3
 800211a:	4621      	mov	r1, r4
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	4b3e      	ldr	r3, [pc, #248]	; (800221c <main+0x25c>)
 8002122:	f7fe f8b3 	bl	800028c <__adddf3>
 8002126:	4603      	mov	r3, r0
 8002128:	460c      	mov	r4, r1
 800212a:	4618      	mov	r0, r3
 800212c:	4621      	mov	r1, r4
 800212e:	f7fe fd3b 	bl	8000ba8 <__aeabi_d2uiz>
 8002132:	4603      	mov	r3, r0
 8002134:	b299      	uxth	r1, r3
 8002136:	f107 0318 	add.w	r3, r7, #24
 800213a:	f8d7 2b60 	ldr.w	r2, [r7, #2912]	; 0xb60
 800213e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  for(int i = 0; i < 480; ++i){
 8002142:	f8d7 3b60 	ldr.w	r3, [r7, #2912]	; 0xb60
 8002146:	3301      	adds	r3, #1
 8002148:	f8c7 3b60 	str.w	r3, [r7, #2912]	; 0xb60
 800214c:	f8d7 3b60 	ldr.w	r3, [r7, #2912]	; 0xb60
 8002150:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8002154:	dbb1      	blt.n	80020ba <main+0xfa>
	    }
	  faza++;
 8002156:	f8d7 3b64 	ldr.w	r3, [r7, #2916]	; 0xb64
 800215a:	3301      	adds	r3, #1
 800215c:	f8c7 3b64 	str.w	r3, [r7, #2916]	; 0xb64
	  draw_waveform(& CH1);
 8002160:	f107 0318 	add.w	r3, r7, #24
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff fdcd 	bl	8001d04 <draw_waveform>

	  sprintf(buf,"Vpp=%d", calculate_peak_to_peak(CH1.waveform));
 800216a:	f107 0318 	add.w	r3, r7, #24
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fe98 	bl	8001ea4 <calculate_peak_to_peak>
 8002174:	4602      	mov	r2, r0
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	4929      	ldr	r1, [pc, #164]	; (8002220 <main+0x260>)
 800217a:	4618      	mov	r0, r3
 800217c:	f005 f908 	bl	8007390 <siprintf>
	  setAddrWindow(39, 1, 39+35-1, 1+18-1);
 8002180:	2312      	movs	r3, #18
 8002182:	2249      	movs	r2, #73	; 0x49
 8002184:	2101      	movs	r1, #1
 8002186:	2027      	movs	r0, #39	; 0x27
 8002188:	f7fe fe10 	bl	8000dac <setAddrWindow>
	  ILI9341_Draw_Colour_Burst(RED, 35 * 18);
 800218c:	f240 2176 	movw	r1, #630	; 0x276
 8002190:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8002194:	f7ff f848 	bl	8001228 <ILI9341_Draw_Colour_Burst>
	  LCD_Font(5, 15, buf, _Open_Sans_Bold_12  , 1, WHITE);
 8002198:	1d3a      	adds	r2, r7, #4
 800219a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800219e:	9301      	str	r3, [sp, #4]
 80021a0:	2301      	movs	r3, #1
 80021a2:	9300      	str	r3, [sp, #0]
 80021a4:	4b19      	ldr	r3, [pc, #100]	; (800220c <main+0x24c>)
 80021a6:	210f      	movs	r1, #15
 80021a8:	2005      	movs	r0, #5
 80021aa:	f7ff fa04 	bl	80015b6 <LCD_Font>

	  sprintf(buf,"Vrms=%d", calculate_RMS(CH1.waveform));
 80021ae:	f107 0318 	add.w	r3, r7, #24
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff feb4 	bl	8001f20 <calculate_RMS>
 80021b8:	4602      	mov	r2, r0
 80021ba:	1d3b      	adds	r3, r7, #4
 80021bc:	4919      	ldr	r1, [pc, #100]	; (8002224 <main+0x264>)
 80021be:	4618      	mov	r0, r3
 80021c0:	f005 f8e6 	bl	8007390 <siprintf>
	  setAddrWindow(122, 1, 122+35-1, 1+18-1);
 80021c4:	2312      	movs	r3, #18
 80021c6:	229c      	movs	r2, #156	; 0x9c
 80021c8:	2101      	movs	r1, #1
 80021ca:	207a      	movs	r0, #122	; 0x7a
 80021cc:	f7fe fdee 	bl	8000dac <setAddrWindow>
	  ILI9341_Draw_Colour_Burst(RED, 35 * 18);
 80021d0:	f240 2176 	movw	r1, #630	; 0x276
 80021d4:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80021d8:	f7ff f826 	bl	8001228 <ILI9341_Draw_Colour_Burst>
	  LCD_Font(80, 15, buf, _Open_Sans_Bold_12  , 1, WHITE);
 80021dc:	1d3a      	adds	r2, r7, #4
 80021de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021e2:	9301      	str	r3, [sp, #4]
 80021e4:	2301      	movs	r3, #1
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	4b08      	ldr	r3, [pc, #32]	; (800220c <main+0x24c>)
 80021ea:	210f      	movs	r1, #15
 80021ec:	2050      	movs	r0, #80	; 0x50
 80021ee:	f7ff f9e2 	bl	80015b6 <LCD_Font>
	  for(int i = 0; i < 480; ++i){
 80021f2:	e75e      	b.n	80020b2 <main+0xf2>
 80021f4:	f3af 8000 	nop.w
 80021f8:	9999999a 	.word	0x9999999a
 80021fc:	3fa99999 	.word	0x3fa99999
 8002200:	9999999a 	.word	0x9999999a
 8002204:	3fb99999 	.word	0x3fb99999
 8002208:	20000274 	.word	0x20000274
 800220c:	0800939c 	.word	0x0800939c
 8002210:	08008de8 	.word	0x08008de8
 8002214:	08008dec 	.word	0x08008dec
 8002218:	08008df0 	.word	0x08008df0
 800221c:	409f4000 	.word	0x409f4000
 8002220:	08008df4 	.word	0x08008df4
 8002224:	08008dfc 	.word	0x08008dfc

08002228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b0b8      	sub	sp, #224	; 0xe0
 800222c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800222e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002232:	2244      	movs	r2, #68	; 0x44
 8002234:	2100      	movs	r1, #0
 8002236:	4618      	mov	r0, r3
 8002238:	f005 f8a1 	bl	800737e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800223c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	60da      	str	r2, [r3, #12]
 800224a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800224c:	463b      	mov	r3, r7
 800224e:	2288      	movs	r2, #136	; 0x88
 8002250:	2100      	movs	r1, #0
 8002252:	4618      	mov	r0, r3
 8002254:	f005 f893 	bl	800737e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002258:	2302      	movs	r3, #2
 800225a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800225e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002262:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002266:	2310      	movs	r3, #16
 8002268:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800226c:	2302      	movs	r3, #2
 800226e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002272:	2302      	movs	r3, #2
 8002274:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002278:	2301      	movs	r3, #1
 800227a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800227e:	230a      	movs	r3, #10
 8002280:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002284:	2307      	movs	r3, #7
 8002286:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800228a:	2302      	movs	r3, #2
 800228c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002290:	2302      	movs	r3, #2
 8002292:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002296:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800229a:	4618      	mov	r0, r3
 800229c:	f002 f940 	bl	8004520 <HAL_RCC_OscConfig>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80022a6:	f000 f845 	bl	8002334 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022aa:	230f      	movs	r3, #15
 80022ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022b0:	2303      	movs	r3, #3
 80022b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022b6:	2300      	movs	r3, #0
 80022b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022bc:	2300      	movs	r3, #0
 80022be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022c2:	2300      	movs	r3, #0
 80022c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80022c8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80022cc:	2104      	movs	r1, #4
 80022ce:	4618      	mov	r0, r3
 80022d0:	f002 fd0c 	bl	8004cec <HAL_RCC_ClockConfig>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80022da:	f000 f82b 	bl	8002334 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80022de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80022e2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80022e4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80022e8:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80022ea:	2302      	movs	r3, #2
 80022ec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80022ee:	2301      	movs	r3, #1
 80022f0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80022f2:	2308      	movs	r3, #8
 80022f4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80022f6:	2307      	movs	r3, #7
 80022f8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80022fa:	2302      	movs	r3, #2
 80022fc:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80022fe:	2302      	movs	r3, #2
 8002300:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002302:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002306:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002308:	463b      	mov	r3, r7
 800230a:	4618      	mov	r0, r3
 800230c:	f002 feba 	bl	8005084 <HAL_RCCEx_PeriphCLKConfig>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8002316:	f000 f80d 	bl	8002334 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800231a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800231e:	f002 f8a9 	bl	8004474 <HAL_PWREx_ControlVoltageScaling>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <SystemClock_Config+0x104>
  {
    Error_Handler();
 8002328:	f000 f804 	bl	8002334 <Error_Handler>
  }
}
 800232c:	bf00      	nop
 800232e:	37e0      	adds	r7, #224	; 0xe0
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
	...

08002344 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002348:	4b1b      	ldr	r3, [pc, #108]	; (80023b8 <MX_SPI1_Init+0x74>)
 800234a:	4a1c      	ldr	r2, [pc, #112]	; (80023bc <MX_SPI1_Init+0x78>)
 800234c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800234e:	4b1a      	ldr	r3, [pc, #104]	; (80023b8 <MX_SPI1_Init+0x74>)
 8002350:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002354:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002356:	4b18      	ldr	r3, [pc, #96]	; (80023b8 <MX_SPI1_Init+0x74>)
 8002358:	2200      	movs	r2, #0
 800235a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800235c:	4b16      	ldr	r3, [pc, #88]	; (80023b8 <MX_SPI1_Init+0x74>)
 800235e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002362:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002364:	4b14      	ldr	r3, [pc, #80]	; (80023b8 <MX_SPI1_Init+0x74>)
 8002366:	2200      	movs	r2, #0
 8002368:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800236a:	4b13      	ldr	r3, [pc, #76]	; (80023b8 <MX_SPI1_Init+0x74>)
 800236c:	2200      	movs	r2, #0
 800236e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002370:	4b11      	ldr	r3, [pc, #68]	; (80023b8 <MX_SPI1_Init+0x74>)
 8002372:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002376:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002378:	4b0f      	ldr	r3, [pc, #60]	; (80023b8 <MX_SPI1_Init+0x74>)
 800237a:	2200      	movs	r2, #0
 800237c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800237e:	4b0e      	ldr	r3, [pc, #56]	; (80023b8 <MX_SPI1_Init+0x74>)
 8002380:	2200      	movs	r2, #0
 8002382:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <MX_SPI1_Init+0x74>)
 8002386:	2200      	movs	r2, #0
 8002388:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800238a:	4b0b      	ldr	r3, [pc, #44]	; (80023b8 <MX_SPI1_Init+0x74>)
 800238c:	2200      	movs	r2, #0
 800238e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002390:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <MX_SPI1_Init+0x74>)
 8002392:	2207      	movs	r2, #7
 8002394:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002396:	4b08      	ldr	r3, [pc, #32]	; (80023b8 <MX_SPI1_Init+0x74>)
 8002398:	2200      	movs	r2, #0
 800239a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800239c:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <MX_SPI1_Init+0x74>)
 800239e:	2208      	movs	r2, #8
 80023a0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023a2:	4805      	ldr	r0, [pc, #20]	; (80023b8 <MX_SPI1_Init+0x74>)
 80023a4:	f003 fb1e 	bl	80059e4 <HAL_SPI_Init>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80023ae:	f7ff ffc1 	bl	8002334 <Error_Handler>
  }

}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	200001c8 	.word	0x200001c8
 80023bc:	40013000 	.word	0x40013000

080023c0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80023c4:	4b1b      	ldr	r3, [pc, #108]	; (8002434 <MX_SPI2_Init+0x74>)
 80023c6:	4a1c      	ldr	r2, [pc, #112]	; (8002438 <MX_SPI2_Init+0x78>)
 80023c8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80023ca:	4b1a      	ldr	r3, [pc, #104]	; (8002434 <MX_SPI2_Init+0x74>)
 80023cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023d0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80023d2:	4b18      	ldr	r3, [pc, #96]	; (8002434 <MX_SPI2_Init+0x74>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80023d8:	4b16      	ldr	r3, [pc, #88]	; (8002434 <MX_SPI2_Init+0x74>)
 80023da:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80023de:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023e0:	4b14      	ldr	r3, [pc, #80]	; (8002434 <MX_SPI2_Init+0x74>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023e6:	4b13      	ldr	r3, [pc, #76]	; (8002434 <MX_SPI2_Init+0x74>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80023ec:	4b11      	ldr	r3, [pc, #68]	; (8002434 <MX_SPI2_Init+0x74>)
 80023ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023f2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80023f4:	4b0f      	ldr	r3, [pc, #60]	; (8002434 <MX_SPI2_Init+0x74>)
 80023f6:	2218      	movs	r2, #24
 80023f8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023fa:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <MX_SPI2_Init+0x74>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002400:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <MX_SPI2_Init+0x74>)
 8002402:	2200      	movs	r2, #0
 8002404:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002406:	4b0b      	ldr	r3, [pc, #44]	; (8002434 <MX_SPI2_Init+0x74>)
 8002408:	2200      	movs	r2, #0
 800240a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800240c:	4b09      	ldr	r3, [pc, #36]	; (8002434 <MX_SPI2_Init+0x74>)
 800240e:	2207      	movs	r2, #7
 8002410:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002412:	4b08      	ldr	r3, [pc, #32]	; (8002434 <MX_SPI2_Init+0x74>)
 8002414:	2200      	movs	r2, #0
 8002416:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002418:	4b06      	ldr	r3, [pc, #24]	; (8002434 <MX_SPI2_Init+0x74>)
 800241a:	2208      	movs	r2, #8
 800241c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800241e:	4805      	ldr	r0, [pc, #20]	; (8002434 <MX_SPI2_Init+0x74>)
 8002420:	f003 fae0 	bl	80059e4 <HAL_SPI_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800242a:	f7ff ff83 	bl	8002334 <Error_Handler>
  }

}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000164 	.word	0x20000164
 8002438:	40003800 	.word	0x40003800

0800243c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b08e      	sub	sp, #56	; 0x38
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002444:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	60da      	str	r2, [r3, #12]
 8002452:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a63      	ldr	r2, [pc, #396]	; (80025e8 <HAL_SPI_MspInit+0x1ac>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d176      	bne.n	800254c <HAL_SPI_MspInit+0x110>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800245e:	4b63      	ldr	r3, [pc, #396]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002462:	4a62      	ldr	r2, [pc, #392]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002464:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002468:	6613      	str	r3, [r2, #96]	; 0x60
 800246a:	4b60      	ldr	r3, [pc, #384]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 800246c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800246e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002472:	623b      	str	r3, [r7, #32]
 8002474:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002476:	4b5d      	ldr	r3, [pc, #372]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800247a:	4a5c      	ldr	r2, [pc, #368]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 800247c:	f043 0301 	orr.w	r3, r3, #1
 8002480:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002482:	4b5a      	ldr	r3, [pc, #360]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	61fb      	str	r3, [r7, #28]
 800248c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800248e:	4b57      	ldr	r3, [pc, #348]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002492:	4a56      	ldr	r2, [pc, #344]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002494:	f043 0302 	orr.w	r3, r3, #2
 8002498:	64d3      	str	r3, [r2, #76]	; 0x4c
 800249a:	4b54      	ldr	r3, [pc, #336]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 800249c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	61bb      	str	r3, [r7, #24]
 80024a4:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024a6:	23c0      	movs	r3, #192	; 0xc0
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024aa:	2302      	movs	r3, #2
 80024ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b2:	2303      	movs	r3, #3
 80024b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024b6:	2305      	movs	r3, #5
 80024b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024be:	4619      	mov	r1, r3
 80024c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024c4:	f001 fe08 	bl	80040d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024c8:	2308      	movs	r3, #8
 80024ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024cc:	2302      	movs	r3, #2
 80024ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d4:	2303      	movs	r3, #3
 80024d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024d8:	2305      	movs	r3, #5
 80024da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024e0:	4619      	mov	r1, r3
 80024e2:	4843      	ldr	r0, [pc, #268]	; (80025f0 <HAL_SPI_MspInit+0x1b4>)
 80024e4:	f001 fdf8 	bl	80040d8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80024e8:	4b42      	ldr	r3, [pc, #264]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 80024ea:	4a43      	ldr	r2, [pc, #268]	; (80025f8 <HAL_SPI_MspInit+0x1bc>)
 80024ec:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80024ee:	4b41      	ldr	r3, [pc, #260]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024f4:	4b3f      	ldr	r3, [pc, #252]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 80024f6:	2210      	movs	r2, #16
 80024f8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024fa:	4b3e      	ldr	r3, [pc, #248]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002500:	4b3c      	ldr	r3, [pc, #240]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 8002502:	2280      	movs	r2, #128	; 0x80
 8002504:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002506:	4b3b      	ldr	r3, [pc, #236]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 8002508:	2200      	movs	r2, #0
 800250a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800250c:	4b39      	ldr	r3, [pc, #228]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 800250e:	2200      	movs	r2, #0
 8002510:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002512:	4b38      	ldr	r3, [pc, #224]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 8002514:	2200      	movs	r2, #0
 8002516:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002518:	4b36      	ldr	r3, [pc, #216]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 800251a:	2200      	movs	r2, #0
 800251c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800251e:	4835      	ldr	r0, [pc, #212]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 8002520:	f001 fba2 	bl	8003c68 <HAL_DMA_Init>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 800252a:	f7ff ff03 	bl	8002334 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a30      	ldr	r2, [pc, #192]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 8002532:	655a      	str	r2, [r3, #84]	; 0x54
 8002534:	4a2f      	ldr	r2, [pc, #188]	; (80025f4 <HAL_SPI_MspInit+0x1b8>)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800253a:	2200      	movs	r2, #0
 800253c:	2100      	movs	r1, #0
 800253e:	2023      	movs	r0, #35	; 0x23
 8002540:	f001 fb5b 	bl	8003bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002544:	2023      	movs	r0, #35	; 0x23
 8002546:	f001 fb74 	bl	8003c32 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800254a:	e049      	b.n	80025e0 <HAL_SPI_MspInit+0x1a4>
  else if(spiHandle->Instance==SPI2)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a2a      	ldr	r2, [pc, #168]	; (80025fc <HAL_SPI_MspInit+0x1c0>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d144      	bne.n	80025e0 <HAL_SPI_MspInit+0x1a4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002556:	4b25      	ldr	r3, [pc, #148]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800255a:	4a24      	ldr	r2, [pc, #144]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 800255c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002560:	6593      	str	r3, [r2, #88]	; 0x58
 8002562:	4b22      	ldr	r3, [pc, #136]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002566:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800256e:	4b1f      	ldr	r3, [pc, #124]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002572:	4a1e      	ldr	r2, [pc, #120]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002574:	f043 0304 	orr.w	r3, r3, #4
 8002578:	64d3      	str	r3, [r2, #76]	; 0x4c
 800257a:	4b1c      	ldr	r3, [pc, #112]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 800257c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800257e:	f003 0304 	and.w	r3, r3, #4
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002586:	4b19      	ldr	r3, [pc, #100]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800258a:	4a18      	ldr	r2, [pc, #96]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 800258c:	f043 0302 	orr.w	r3, r3, #2
 8002590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002592:	4b16      	ldr	r3, [pc, #88]	; (80025ec <HAL_SPI_MspInit+0x1b0>)
 8002594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800259e:	230c      	movs	r3, #12
 80025a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a2:	2302      	movs	r3, #2
 80025a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a6:	2300      	movs	r3, #0
 80025a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025aa:	2303      	movs	r3, #3
 80025ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80025ae:	2305      	movs	r3, #5
 80025b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025b6:	4619      	mov	r1, r3
 80025b8:	4811      	ldr	r0, [pc, #68]	; (8002600 <HAL_SPI_MspInit+0x1c4>)
 80025ba:	f001 fd8d 	bl	80040d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80025be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c4:	2302      	movs	r3, #2
 80025c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025cc:	2303      	movs	r3, #3
 80025ce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80025d0:	2305      	movs	r3, #5
 80025d2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025d8:	4619      	mov	r1, r3
 80025da:	4805      	ldr	r0, [pc, #20]	; (80025f0 <HAL_SPI_MspInit+0x1b4>)
 80025dc:	f001 fd7c 	bl	80040d8 <HAL_GPIO_Init>
}
 80025e0:	bf00      	nop
 80025e2:	3738      	adds	r7, #56	; 0x38
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40013000 	.word	0x40013000
 80025ec:	40021000 	.word	0x40021000
 80025f0:	48000400 	.word	0x48000400
 80025f4:	2000022c 	.word	0x2000022c
 80025f8:	40020030 	.word	0x40020030
 80025fc:	40003800 	.word	0x40003800
 8002600:	48000800 	.word	0x48000800

08002604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800260a:	4b0f      	ldr	r3, [pc, #60]	; (8002648 <HAL_MspInit+0x44>)
 800260c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800260e:	4a0e      	ldr	r2, [pc, #56]	; (8002648 <HAL_MspInit+0x44>)
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	6613      	str	r3, [r2, #96]	; 0x60
 8002616:	4b0c      	ldr	r3, [pc, #48]	; (8002648 <HAL_MspInit+0x44>)
 8002618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	607b      	str	r3, [r7, #4]
 8002620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002622:	4b09      	ldr	r3, [pc, #36]	; (8002648 <HAL_MspInit+0x44>)
 8002624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002626:	4a08      	ldr	r2, [pc, #32]	; (8002648 <HAL_MspInit+0x44>)
 8002628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800262c:	6593      	str	r3, [r2, #88]	; 0x58
 800262e:	4b06      	ldr	r3, [pc, #24]	; (8002648 <HAL_MspInit+0x44>)
 8002630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002636:	603b      	str	r3, [r7, #0]
 8002638:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40021000 	.word	0x40021000

0800264c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002650:	bf00      	nop
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr

0800265a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800265a:	b480      	push	{r7}
 800265c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800265e:	e7fe      	b.n	800265e <HardFault_Handler+0x4>

08002660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002664:	e7fe      	b.n	8002664 <MemManage_Handler+0x4>

08002666 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002666:	b480      	push	{r7}
 8002668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800266a:	e7fe      	b.n	800266a <BusFault_Handler+0x4>

0800266c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002670:	e7fe      	b.n	8002670 <UsageFault_Handler+0x4>

08002672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002672:	b480      	push	{r7}
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800268e:	b480      	push	{r7}
 8002690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026a0:	f000 f9ee 	bl	8002a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026a4:	bf00      	nop
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80026ac:	4802      	ldr	r0, [pc, #8]	; (80026b8 <DMA1_Channel3_IRQHandler+0x10>)
 80026ae:	f001 fc34 	bl	8003f1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80026b2:	bf00      	nop
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	2000022c 	.word	0x2000022c

080026bc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80026c0:	4802      	ldr	r0, [pc, #8]	; (80026cc <SPI1_IRQHandler+0x10>)
 80026c2:	f003 fc95 	bl	8005ff0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80026c6:	bf00      	nop
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	200001c8 	.word	0x200001c8

080026d0 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026d4:	4802      	ldr	r0, [pc, #8]	; (80026e0 <DMA2_Channel3_IRQHandler+0x10>)
 80026d6:	f001 fc20 	bl	8003f1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	2000011c 	.word	0x2000011c

080026e4 <_sbrk>:
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	4a14      	ldr	r2, [pc, #80]	; (8002740 <_sbrk+0x5c>)
 80026ee:	4b15      	ldr	r3, [pc, #84]	; (8002744 <_sbrk+0x60>)
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	613b      	str	r3, [r7, #16]
 80026f8:	4b13      	ldr	r3, [pc, #76]	; (8002748 <_sbrk+0x64>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d102      	bne.n	8002706 <_sbrk+0x22>
 8002700:	4b11      	ldr	r3, [pc, #68]	; (8002748 <_sbrk+0x64>)
 8002702:	4a12      	ldr	r2, [pc, #72]	; (800274c <_sbrk+0x68>)
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	4b10      	ldr	r3, [pc, #64]	; (8002748 <_sbrk+0x64>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4413      	add	r3, r2
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	429a      	cmp	r2, r3
 8002712:	d207      	bcs.n	8002724 <_sbrk+0x40>
 8002714:	f004 fdfe 	bl	8007314 <__errno>
 8002718:	4602      	mov	r2, r0
 800271a:	230c      	movs	r3, #12
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	f04f 33ff 	mov.w	r3, #4294967295
 8002722:	e009      	b.n	8002738 <_sbrk+0x54>
 8002724:	4b08      	ldr	r3, [pc, #32]	; (8002748 <_sbrk+0x64>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	4b07      	ldr	r3, [pc, #28]	; (8002748 <_sbrk+0x64>)
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4413      	add	r3, r2
 8002732:	4a05      	ldr	r2, [pc, #20]	; (8002748 <_sbrk+0x64>)
 8002734:	6013      	str	r3, [r2, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4618      	mov	r0, r3
 800273a:	3718      	adds	r7, #24
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	20018000 	.word	0x20018000
 8002744:	00000400 	.word	0x00000400
 8002748:	20000094 	.word	0x20000094
 800274c:	200002c8 	.word	0x200002c8

08002750 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002754:	4b17      	ldr	r3, [pc, #92]	; (80027b4 <SystemInit+0x64>)
 8002756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800275a:	4a16      	ldr	r2, [pc, #88]	; (80027b4 <SystemInit+0x64>)
 800275c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002760:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002764:	4b14      	ldr	r3, [pc, #80]	; (80027b8 <SystemInit+0x68>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a13      	ldr	r2, [pc, #76]	; (80027b8 <SystemInit+0x68>)
 800276a:	f043 0301 	orr.w	r3, r3, #1
 800276e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002770:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <SystemInit+0x68>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002776:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <SystemInit+0x68>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a0f      	ldr	r2, [pc, #60]	; (80027b8 <SystemInit+0x68>)
 800277c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002780:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002784:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002786:	4b0c      	ldr	r3, [pc, #48]	; (80027b8 <SystemInit+0x68>)
 8002788:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800278c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800278e:	4b0a      	ldr	r3, [pc, #40]	; (80027b8 <SystemInit+0x68>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a09      	ldr	r2, [pc, #36]	; (80027b8 <SystemInit+0x68>)
 8002794:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002798:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800279a:	4b07      	ldr	r3, [pc, #28]	; (80027b8 <SystemInit+0x68>)
 800279c:	2200      	movs	r2, #0
 800279e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80027a0:	4b04      	ldr	r3, [pc, #16]	; (80027b4 <SystemInit+0x64>)
 80027a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027a6:	609a      	str	r2, [r3, #8]
#endif
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	e000ed00 	.word	0xe000ed00
 80027b8:	40021000 	.word	0x40021000

080027bc <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08a      	sub	sp, #40	; 0x28
 80027c0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027c2:	f107 031c 	add.w	r3, r7, #28
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	605a      	str	r2, [r3, #4]
 80027cc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027ce:	463b      	mov	r3, r7
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	60da      	str	r2, [r3, #12]
 80027da:	611a      	str	r2, [r3, #16]
 80027dc:	615a      	str	r2, [r3, #20]
 80027de:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80027e0:	4b27      	ldr	r3, [pc, #156]	; (8002880 <MX_TIM3_Init+0xc4>)
 80027e2:	4a28      	ldr	r2, [pc, #160]	; (8002884 <MX_TIM3_Init+0xc8>)
 80027e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 80027e6:	4b26      	ldr	r3, [pc, #152]	; (8002880 <MX_TIM3_Init+0xc4>)
 80027e8:	224f      	movs	r2, #79	; 0x4f
 80027ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ec:	4b24      	ldr	r3, [pc, #144]	; (8002880 <MX_TIM3_Init+0xc4>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80027f2:	4b23      	ldr	r3, [pc, #140]	; (8002880 <MX_TIM3_Init+0xc4>)
 80027f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80027f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027fa:	4b21      	ldr	r3, [pc, #132]	; (8002880 <MX_TIM3_Init+0xc4>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002800:	4b1f      	ldr	r3, [pc, #124]	; (8002880 <MX_TIM3_Init+0xc4>)
 8002802:	2280      	movs	r2, #128	; 0x80
 8002804:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002806:	481e      	ldr	r0, [pc, #120]	; (8002880 <MX_TIM3_Init+0xc4>)
 8002808:	f003 fef8 	bl	80065fc <HAL_TIM_PWM_Init>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002812:	f7ff fd8f 	bl	8002334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002816:	2300      	movs	r3, #0
 8002818:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800281a:	2300      	movs	r3, #0
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800281e:	f107 031c 	add.w	r3, r7, #28
 8002822:	4619      	mov	r1, r3
 8002824:	4816      	ldr	r0, [pc, #88]	; (8002880 <MX_TIM3_Init+0xc4>)
 8002826:	f004 fced 	bl	8007204 <HAL_TIMEx_MasterConfigSynchronization>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002830:	f7ff fd80 	bl	8002334 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002834:	2360      	movs	r3, #96	; 0x60
 8002836:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002838:	2300      	movs	r3, #0
 800283a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800283c:	2300      	movs	r3, #0
 800283e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002840:	2300      	movs	r3, #0
 8002842:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002844:	463b      	mov	r3, r7
 8002846:	2208      	movs	r2, #8
 8002848:	4619      	mov	r1, r3
 800284a:	480d      	ldr	r0, [pc, #52]	; (8002880 <MX_TIM3_Init+0xc4>)
 800284c:	f004 f834 	bl	80068b8 <HAL_TIM_PWM_ConfigChannel>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002856:	f7ff fd6d 	bl	8002334 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800285a:	463b      	mov	r3, r7
 800285c:	220c      	movs	r2, #12
 800285e:	4619      	mov	r1, r3
 8002860:	4807      	ldr	r0, [pc, #28]	; (8002880 <MX_TIM3_Init+0xc4>)
 8002862:	f004 f829 	bl	80068b8 <HAL_TIM_PWM_ConfigChannel>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 800286c:	f7ff fd62 	bl	8002334 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8002870:	4803      	ldr	r0, [pc, #12]	; (8002880 <MX_TIM3_Init+0xc4>)
 8002872:	f000 f829 	bl	80028c8 <HAL_TIM_MspPostInit>

}
 8002876:	bf00      	nop
 8002878:	3728      	adds	r7, #40	; 0x28
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000274 	.word	0x20000274
 8002884:	40000400 	.word	0x40000400

08002888 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a0a      	ldr	r2, [pc, #40]	; (80028c0 <HAL_TIM_PWM_MspInit+0x38>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d10b      	bne.n	80028b2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800289a:	4b0a      	ldr	r3, [pc, #40]	; (80028c4 <HAL_TIM_PWM_MspInit+0x3c>)
 800289c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800289e:	4a09      	ldr	r2, [pc, #36]	; (80028c4 <HAL_TIM_PWM_MspInit+0x3c>)
 80028a0:	f043 0302 	orr.w	r3, r3, #2
 80028a4:	6593      	str	r3, [r2, #88]	; 0x58
 80028a6:	4b07      	ldr	r3, [pc, #28]	; (80028c4 <HAL_TIM_PWM_MspInit+0x3c>)
 80028a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80028b2:	bf00      	nop
 80028b4:	3714      	adds	r7, #20
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	40000400 	.word	0x40000400
 80028c4:	40021000 	.word	0x40021000

080028c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08a      	sub	sp, #40	; 0x28
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d0:	f107 0314 	add.w	r3, r7, #20
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	60da      	str	r2, [r3, #12]
 80028de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a1f      	ldr	r2, [pc, #124]	; (8002964 <HAL_TIM_MspPostInit+0x9c>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d138      	bne.n	800295c <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ea:	4b1f      	ldr	r3, [pc, #124]	; (8002968 <HAL_TIM_MspPostInit+0xa0>)
 80028ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ee:	4a1e      	ldr	r2, [pc, #120]	; (8002968 <HAL_TIM_MspPostInit+0xa0>)
 80028f0:	f043 0302 	orr.w	r3, r3, #2
 80028f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028f6:	4b1c      	ldr	r3, [pc, #112]	; (8002968 <HAL_TIM_MspPostInit+0xa0>)
 80028f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002902:	4b19      	ldr	r3, [pc, #100]	; (8002968 <HAL_TIM_MspPostInit+0xa0>)
 8002904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002906:	4a18      	ldr	r2, [pc, #96]	; (8002968 <HAL_TIM_MspPostInit+0xa0>)
 8002908:	f043 0304 	orr.w	r3, r3, #4
 800290c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800290e:	4b16      	ldr	r3, [pc, #88]	; (8002968 <HAL_TIM_MspPostInit+0xa0>)
 8002910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GEN_OUT_Pin;
 800291a:	2301      	movs	r3, #1
 800291c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291e:	2302      	movs	r3, #2
 8002920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002922:	2300      	movs	r3, #0
 8002924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002926:	2300      	movs	r3, #0
 8002928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800292a:	2302      	movs	r3, #2
 800292c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GEN_OUT_GPIO_Port, &GPIO_InitStruct);
 800292e:	f107 0314 	add.w	r3, r7, #20
 8002932:	4619      	mov	r1, r3
 8002934:	480d      	ldr	r0, [pc, #52]	; (800296c <HAL_TIM_MspPostInit+0xa4>)
 8002936:	f001 fbcf 	bl	80040d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TFT_LED_Pin;
 800293a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800293e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002940:	2302      	movs	r3, #2
 8002942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002944:	2300      	movs	r3, #0
 8002946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002948:	2300      	movs	r3, #0
 800294a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800294c:	2302      	movs	r3, #2
 800294e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TFT_LED_GPIO_Port, &GPIO_InitStruct);
 8002950:	f107 0314 	add.w	r3, r7, #20
 8002954:	4619      	mov	r1, r3
 8002956:	4806      	ldr	r0, [pc, #24]	; (8002970 <HAL_TIM_MspPostInit+0xa8>)
 8002958:	f001 fbbe 	bl	80040d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800295c:	bf00      	nop
 800295e:	3728      	adds	r7, #40	; 0x28
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40000400 	.word	0x40000400
 8002968:	40021000 	.word	0x40021000
 800296c:	48000400 	.word	0x48000400
 8002970:	48000800 	.word	0x48000800

08002974 <Reset_Handler>:
 8002974:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029ac <LoopForever+0x2>
 8002978:	f7ff feea 	bl	8002750 <SystemInit>
 800297c:	2100      	movs	r1, #0
 800297e:	e003      	b.n	8002988 <LoopCopyDataInit>

08002980 <CopyDataInit>:
 8002980:	4b0b      	ldr	r3, [pc, #44]	; (80029b0 <LoopForever+0x6>)
 8002982:	585b      	ldr	r3, [r3, r1]
 8002984:	5043      	str	r3, [r0, r1]
 8002986:	3104      	adds	r1, #4

08002988 <LoopCopyDataInit>:
 8002988:	480a      	ldr	r0, [pc, #40]	; (80029b4 <LoopForever+0xa>)
 800298a:	4b0b      	ldr	r3, [pc, #44]	; (80029b8 <LoopForever+0xe>)
 800298c:	1842      	adds	r2, r0, r1
 800298e:	429a      	cmp	r2, r3
 8002990:	d3f6      	bcc.n	8002980 <CopyDataInit>
 8002992:	4a0a      	ldr	r2, [pc, #40]	; (80029bc <LoopForever+0x12>)
 8002994:	e002      	b.n	800299c <LoopFillZerobss>

08002996 <FillZerobss>:
 8002996:	2300      	movs	r3, #0
 8002998:	f842 3b04 	str.w	r3, [r2], #4

0800299c <LoopFillZerobss>:
 800299c:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <LoopForever+0x16>)
 800299e:	429a      	cmp	r2, r3
 80029a0:	d3f9      	bcc.n	8002996 <FillZerobss>
 80029a2:	f004 fcbd 	bl	8007320 <__libc_init_array>
 80029a6:	f7ff fb0b 	bl	8001fc0 <main>

080029aa <LoopForever>:
 80029aa:	e7fe      	b.n	80029aa <LoopForever>
 80029ac:	20018000 	.word	0x20018000
 80029b0:	08009600 	.word	0x08009600
 80029b4:	20000000 	.word	0x20000000
 80029b8:	20000078 	.word	0x20000078
 80029bc:	20000078 	.word	0x20000078
 80029c0:	200002c8 	.word	0x200002c8

080029c4 <ADC1_2_IRQHandler>:
 80029c4:	e7fe      	b.n	80029c4 <ADC1_2_IRQHandler>
	...

080029c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029ce:	2300      	movs	r3, #0
 80029d0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029d2:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <HAL_Init+0x3c>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a0b      	ldr	r2, [pc, #44]	; (8002a04 <HAL_Init+0x3c>)
 80029d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029dc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029de:	2003      	movs	r0, #3
 80029e0:	f001 f900 	bl	8003be4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029e4:	2000      	movs	r0, #0
 80029e6:	f000 f80f 	bl	8002a08 <HAL_InitTick>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d002      	beq.n	80029f6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	71fb      	strb	r3, [r7, #7]
 80029f4:	e001      	b.n	80029fa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80029f6:	f7ff fe05 	bl	8002604 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80029fa:	79fb      	ldrb	r3, [r7, #7]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40022000 	.word	0x40022000

08002a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a10:	2300      	movs	r3, #0
 8002a12:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002a14:	4b17      	ldr	r3, [pc, #92]	; (8002a74 <HAL_InitTick+0x6c>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d023      	beq.n	8002a64 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002a1c:	4b16      	ldr	r3, [pc, #88]	; (8002a78 <HAL_InitTick+0x70>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4b14      	ldr	r3, [pc, #80]	; (8002a74 <HAL_InitTick+0x6c>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	4619      	mov	r1, r3
 8002a26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a32:	4618      	mov	r0, r3
 8002a34:	f001 f90b 	bl	8003c4e <HAL_SYSTICK_Config>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10f      	bne.n	8002a5e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b0f      	cmp	r3, #15
 8002a42:	d809      	bhi.n	8002a58 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a44:	2200      	movs	r2, #0
 8002a46:	6879      	ldr	r1, [r7, #4]
 8002a48:	f04f 30ff 	mov.w	r0, #4294967295
 8002a4c:	f001 f8d5 	bl	8003bfa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a50:	4a0a      	ldr	r2, [pc, #40]	; (8002a7c <HAL_InitTick+0x74>)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	e007      	b.n	8002a68 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	73fb      	strb	r3, [r7, #15]
 8002a5c:	e004      	b.n	8002a68 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	73fb      	strb	r3, [r7, #15]
 8002a62:	e001      	b.n	8002a68 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	2000000c 	.word	0x2000000c
 8002a78:	20000004 	.word	0x20000004
 8002a7c:	20000008 	.word	0x20000008

08002a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a84:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <HAL_IncTick+0x20>)
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	461a      	mov	r2, r3
 8002a8a:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <HAL_IncTick+0x24>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4413      	add	r3, r2
 8002a90:	4a04      	ldr	r2, [pc, #16]	; (8002aa4 <HAL_IncTick+0x24>)
 8002a92:	6013      	str	r3, [r2, #0]
}
 8002a94:	bf00      	nop
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	2000000c 	.word	0x2000000c
 8002aa4:	200002c0 	.word	0x200002c0

08002aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8002aac:	4b03      	ldr	r3, [pc, #12]	; (8002abc <HAL_GetTick+0x14>)
 8002aae:	681b      	ldr	r3, [r3, #0]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	200002c0 	.word	0x200002c0

08002ac0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ac8:	f7ff ffee 	bl	8002aa8 <HAL_GetTick>
 8002acc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad8:	d005      	beq.n	8002ae6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002ada:	4b09      	ldr	r3, [pc, #36]	; (8002b00 <HAL_Delay+0x40>)
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ae6:	bf00      	nop
 8002ae8:	f7ff ffde 	bl	8002aa8 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d8f7      	bhi.n	8002ae8 <HAL_Delay+0x28>
  {
  }
}
 8002af8:	bf00      	nop
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	2000000c 	.word	0x2000000c

08002b04 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	431a      	orrs	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	609a      	str	r2, [r3, #8]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	609a      	str	r2, [r3, #8]
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b087      	sub	sp, #28
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
 8002b78:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	3360      	adds	r3, #96	; 0x60
 8002b7e:	461a      	mov	r2, r3
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	4413      	add	r3, r2
 8002b86:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	4b08      	ldr	r3, [pc, #32]	; (8002bb0 <LL_ADC_SetOffset+0x44>)
 8002b8e:	4013      	ands	r3, r2
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002b96:	683a      	ldr	r2, [r7, #0]
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002ba4:	bf00      	nop
 8002ba6:	371c      	adds	r7, #28
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	03fff000 	.word	0x03fff000

08002bb4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3360      	adds	r3, #96	; 0x60
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4413      	add	r3, r2
 8002bca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3714      	adds	r7, #20
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b087      	sub	sp, #28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	3360      	adds	r3, #96	; 0x60
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	4413      	add	r3, r2
 8002bf8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	431a      	orrs	r2, r3
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002c0a:	bf00      	nop
 8002c0c:	371c      	adds	r7, #28
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b087      	sub	sp, #28
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	3330      	adds	r3, #48	; 0x30
 8002c26:	461a      	mov	r2, r3
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	0a1b      	lsrs	r3, r3, #8
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	f003 030c 	and.w	r3, r3, #12
 8002c32:	4413      	add	r3, r2
 8002c34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	f003 031f 	and.w	r3, r3, #31
 8002c40:	211f      	movs	r1, #31
 8002c42:	fa01 f303 	lsl.w	r3, r1, r3
 8002c46:	43db      	mvns	r3, r3
 8002c48:	401a      	ands	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	0e9b      	lsrs	r3, r3, #26
 8002c4e:	f003 011f 	and.w	r1, r3, #31
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	f003 031f 	and.w	r3, r3, #31
 8002c58:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c62:	bf00      	nop
 8002c64:	371c      	adds	r7, #28
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b087      	sub	sp, #28
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	60f8      	str	r0, [r7, #12]
 8002c76:	60b9      	str	r1, [r7, #8]
 8002c78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	3314      	adds	r3, #20
 8002c7e:	461a      	mov	r2, r3
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	0e5b      	lsrs	r3, r3, #25
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	f003 0304 	and.w	r3, r3, #4
 8002c8a:	4413      	add	r3, r2
 8002c8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	0d1b      	lsrs	r3, r3, #20
 8002c96:	f003 031f 	and.w	r3, r3, #31
 8002c9a:	2107      	movs	r1, #7
 8002c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	0d1b      	lsrs	r3, r3, #20
 8002ca8:	f003 031f 	and.w	r3, r3, #31
 8002cac:	6879      	ldr	r1, [r7, #4]
 8002cae:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002cb8:	bf00      	nop
 8002cba:	371c      	adds	r7, #28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	401a      	ands	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f003 0318 	and.w	r3, r3, #24
 8002ce6:	4908      	ldr	r1, [pc, #32]	; (8002d08 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002ce8:	40d9      	lsrs	r1, r3
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	400b      	ands	r3, r1
 8002cee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cf2:	431a      	orrs	r2, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002cfa:	bf00      	nop
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	0007ffff 	.word	0x0007ffff

08002d0c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002d1c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6093      	str	r3, [r2, #8]
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d44:	d101      	bne.n	8002d4a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d46:	2301      	movs	r3, #1
 8002d48:	e000      	b.n	8002d4c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002d68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d6c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d90:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d94:	d101      	bne.n	8002d9a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002d96:	2301      	movs	r3, #1
 8002d98:	e000      	b.n	8002d9c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002d9a:	2300      	movs	r3, #0
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d101      	bne.n	8002dc0 <LL_ADC_IsEnabled+0x18>
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e000      	b.n	8002dc2 <LL_ADC_IsEnabled+0x1a>
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b083      	sub	sp, #12
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 0304 	and.w	r3, r3, #4
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	d101      	bne.n	8002de6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002de2:	2301      	movs	r3, #1
 8002de4:	e000      	b.n	8002de8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 0308 	and.w	r3, r3, #8
 8002e04:	2b08      	cmp	r3, #8
 8002e06:	d101      	bne.n	8002e0c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e000      	b.n	8002e0e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
	...

08002e1c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e1c:	b590      	push	{r4, r7, lr}
 8002e1e:	b089      	sub	sp, #36	; 0x24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e24:	2300      	movs	r3, #0
 8002e26:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e134      	b.n	80030a0 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d109      	bne.n	8002e58 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f7fe fca5 	bl	8001794 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff ff67 	bl	8002d30 <LL_ADC_IsDeepPowerDownEnabled>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d004      	beq.n	8002e72 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff ff4d 	bl	8002d0c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff ff82 	bl	8002d80 <LL_ADC_IsInternalRegulatorEnabled>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d113      	bne.n	8002eaa <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff ff66 	bl	8002d58 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002e8c:	4b86      	ldr	r3, [pc, #536]	; (80030a8 <HAL_ADC_Init+0x28c>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	099b      	lsrs	r3, r3, #6
 8002e92:	4a86      	ldr	r2, [pc, #536]	; (80030ac <HAL_ADC_Init+0x290>)
 8002e94:	fba2 2303 	umull	r2, r3, r2, r3
 8002e98:	099b      	lsrs	r3, r3, #6
 8002e9a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e9c:	e002      	b.n	8002ea4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1f9      	bne.n	8002e9e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff ff66 	bl	8002d80 <LL_ADC_IsInternalRegulatorEnabled>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10d      	bne.n	8002ed6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ebe:	f043 0210 	orr.w	r2, r3, #16
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eca:	f043 0201 	orr.w	r2, r3, #1
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff ff77 	bl	8002dce <LL_ADC_REG_IsConversionOngoing>
 8002ee0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee6:	f003 0310 	and.w	r3, r3, #16
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f040 80cf 	bne.w	800308e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f040 80cb 	bne.w	800308e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002efc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002f00:	f043 0202 	orr.w	r2, r3, #2
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff ff4b 	bl	8002da8 <LL_ADC_IsEnabled>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d115      	bne.n	8002f44 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f18:	4865      	ldr	r0, [pc, #404]	; (80030b0 <HAL_ADC_Init+0x294>)
 8002f1a:	f7ff ff45 	bl	8002da8 <LL_ADC_IsEnabled>
 8002f1e:	4604      	mov	r4, r0
 8002f20:	4864      	ldr	r0, [pc, #400]	; (80030b4 <HAL_ADC_Init+0x298>)
 8002f22:	f7ff ff41 	bl	8002da8 <LL_ADC_IsEnabled>
 8002f26:	4603      	mov	r3, r0
 8002f28:	431c      	orrs	r4, r3
 8002f2a:	4863      	ldr	r0, [pc, #396]	; (80030b8 <HAL_ADC_Init+0x29c>)
 8002f2c:	f7ff ff3c 	bl	8002da8 <LL_ADC_IsEnabled>
 8002f30:	4603      	mov	r3, r0
 8002f32:	4323      	orrs	r3, r4
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d105      	bne.n	8002f44 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	485f      	ldr	r0, [pc, #380]	; (80030bc <HAL_ADC_Init+0x2a0>)
 8002f40:	f7ff fde0 	bl	8002b04 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	7e5b      	ldrb	r3, [r3, #25]
 8002f48:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f4e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002f54:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002f5a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f62:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f64:	4313      	orrs	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d106      	bne.n	8002f80 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f76:	3b01      	subs	r3, #1
 8002f78:	045b      	lsls	r3, r3, #17
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d009      	beq.n	8002f9c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f94:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	4b47      	ldr	r3, [pc, #284]	; (80030c0 <HAL_ADC_Init+0x2a4>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	6812      	ldr	r2, [r2, #0]
 8002faa:	69b9      	ldr	r1, [r7, #24]
 8002fac:	430b      	orrs	r3, r1
 8002fae:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff ff0a 	bl	8002dce <LL_ADC_REG_IsConversionOngoing>
 8002fba:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff ff17 	bl	8002df4 <LL_ADC_INJ_IsConversionOngoing>
 8002fc6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d13d      	bne.n	800304a <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d13a      	bne.n	800304a <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fd8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fe0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ff0:	f023 0302 	bic.w	r3, r3, #2
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	6812      	ldr	r2, [r2, #0]
 8002ff8:	69b9      	ldr	r1, [r7, #24]
 8002ffa:	430b      	orrs	r3, r1
 8002ffc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003004:	2b01      	cmp	r3, #1
 8003006:	d118      	bne.n	800303a <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003012:	f023 0304 	bic.w	r3, r3, #4
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800301e:	4311      	orrs	r1, r2
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003024:	4311      	orrs	r1, r2
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800302a:	430a      	orrs	r2, r1
 800302c:	431a      	orrs	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f042 0201 	orr.w	r2, r2, #1
 8003036:	611a      	str	r2, [r3, #16]
 8003038:	e007      	b.n	800304a <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	691a      	ldr	r2, [r3, #16]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0201 	bic.w	r2, r2, #1
 8003048:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d10c      	bne.n	800306c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003058:	f023 010f 	bic.w	r1, r3, #15
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	1e5a      	subs	r2, r3, #1
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	631a      	str	r2, [r3, #48]	; 0x30
 800306a:	e007      	b.n	800307c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f022 020f 	bic.w	r2, r2, #15
 800307a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003080:	f023 0303 	bic.w	r3, r3, #3
 8003084:	f043 0201 	orr.w	r2, r3, #1
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	655a      	str	r2, [r3, #84]	; 0x54
 800308c:	e007      	b.n	800309e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003092:	f043 0210 	orr.w	r2, r3, #16
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800309e:	7ffb      	ldrb	r3, [r7, #31]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3724      	adds	r7, #36	; 0x24
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd90      	pop	{r4, r7, pc}
 80030a8:	20000004 	.word	0x20000004
 80030ac:	053e2d63 	.word	0x053e2d63
 80030b0:	50040000 	.word	0x50040000
 80030b4:	50040100 	.word	0x50040100
 80030b8:	50040200 	.word	0x50040200
 80030bc:	50040300 	.word	0x50040300
 80030c0:	fff0c007 	.word	0xfff0c007

080030c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b0b6      	sub	sp, #216	; 0xd8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030ce:	2300      	movs	r3, #0
 80030d0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80030d4:	2300      	movs	r3, #0
 80030d6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d101      	bne.n	80030e6 <HAL_ADC_ConfigChannel+0x22>
 80030e2:	2302      	movs	r3, #2
 80030e4:	e3c6      	b.n	8003874 <HAL_ADC_ConfigChannel+0x7b0>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7ff fe6b 	bl	8002dce <LL_ADC_REG_IsConversionOngoing>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f040 83a7 	bne.w	800384e <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	2b05      	cmp	r3, #5
 8003106:	d824      	bhi.n	8003152 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	3b02      	subs	r3, #2
 800310e:	2b03      	cmp	r3, #3
 8003110:	d81b      	bhi.n	800314a <HAL_ADC_ConfigChannel+0x86>
 8003112:	a201      	add	r2, pc, #4	; (adr r2, 8003118 <HAL_ADC_ConfigChannel+0x54>)
 8003114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003118:	08003129 	.word	0x08003129
 800311c:	08003131 	.word	0x08003131
 8003120:	08003139 	.word	0x08003139
 8003124:	08003141 	.word	0x08003141
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	220c      	movs	r2, #12
 800312c:	605a      	str	r2, [r3, #4]
          break;
 800312e:	e011      	b.n	8003154 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	2212      	movs	r2, #18
 8003134:	605a      	str	r2, [r3, #4]
          break;
 8003136:	e00d      	b.n	8003154 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	2218      	movs	r2, #24
 800313c:	605a      	str	r2, [r3, #4]
          break;
 800313e:	e009      	b.n	8003154 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003146:	605a      	str	r2, [r3, #4]
          break;
 8003148:	e004      	b.n	8003154 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	2206      	movs	r2, #6
 800314e:	605a      	str	r2, [r3, #4]
          break;
 8003150:	e000      	b.n	8003154 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003152:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6818      	ldr	r0, [r3, #0]
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	6859      	ldr	r1, [r3, #4]
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	f7ff fd58 	bl	8002c16 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff fe2f 	bl	8002dce <LL_ADC_REG_IsConversionOngoing>
 8003170:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff fe3b 	bl	8002df4 <LL_ADC_INJ_IsConversionOngoing>
 800317e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003182:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003186:	2b00      	cmp	r3, #0
 8003188:	f040 81a6 	bne.w	80034d8 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800318c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003190:	2b00      	cmp	r3, #0
 8003192:	f040 81a1 	bne.w	80034d8 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6818      	ldr	r0, [r3, #0]
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	6819      	ldr	r1, [r3, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	461a      	mov	r2, r3
 80031a4:	f7ff fd63 	bl	8002c6e <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	695a      	ldr	r2, [r3, #20]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	08db      	lsrs	r3, r3, #3
 80031b4:	f003 0303 	and.w	r3, r3, #3
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	fa02 f303 	lsl.w	r3, r2, r3
 80031be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d00a      	beq.n	80031e0 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6818      	ldr	r0, [r3, #0]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	6919      	ldr	r1, [r3, #16]
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80031da:	f7ff fcc7 	bl	8002b6c <LL_ADC_SetOffset>
 80031de:	e17b      	b.n	80034d8 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2100      	movs	r1, #0
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff fce4 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 80031ec:	4603      	mov	r3, r0
 80031ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10a      	bne.n	800320c <HAL_ADC_ConfigChannel+0x148>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2100      	movs	r1, #0
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff fcd9 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 8003202:	4603      	mov	r3, r0
 8003204:	0e9b      	lsrs	r3, r3, #26
 8003206:	f003 021f 	and.w	r2, r3, #31
 800320a:	e01e      	b.n	800324a <HAL_ADC_ConfigChannel+0x186>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2100      	movs	r1, #0
 8003212:	4618      	mov	r0, r3
 8003214:	f7ff fcce 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 8003218:	4603      	mov	r3, r0
 800321a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003222:	fa93 f3a3 	rbit	r3, r3
 8003226:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800322a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800322e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003232:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800323a:	2320      	movs	r3, #32
 800323c:	e004      	b.n	8003248 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800323e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003242:	fab3 f383 	clz	r3, r3
 8003246:	b2db      	uxtb	r3, r3
 8003248:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003252:	2b00      	cmp	r3, #0
 8003254:	d105      	bne.n	8003262 <HAL_ADC_ConfigChannel+0x19e>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	0e9b      	lsrs	r3, r3, #26
 800325c:	f003 031f 	and.w	r3, r3, #31
 8003260:	e018      	b.n	8003294 <HAL_ADC_ConfigChannel+0x1d0>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800326e:	fa93 f3a3 	rbit	r3, r3
 8003272:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800327a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800327e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8003286:	2320      	movs	r3, #32
 8003288:	e004      	b.n	8003294 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800328a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800328e:	fab3 f383 	clz	r3, r3
 8003292:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003294:	429a      	cmp	r2, r3
 8003296:	d106      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2200      	movs	r2, #0
 800329e:	2100      	movs	r1, #0
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7ff fc9d 	bl	8002be0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2101      	movs	r1, #1
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff fc81 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 80032b2:	4603      	mov	r3, r0
 80032b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10a      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x20e>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2101      	movs	r1, #1
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7ff fc76 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 80032c8:	4603      	mov	r3, r0
 80032ca:	0e9b      	lsrs	r3, r3, #26
 80032cc:	f003 021f 	and.w	r2, r3, #31
 80032d0:	e01e      	b.n	8003310 <HAL_ADC_ConfigChannel+0x24c>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2101      	movs	r1, #1
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff fc6b 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 80032de:	4603      	mov	r3, r0
 80032e0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80032e8:	fa93 f3a3 	rbit	r3, r3
 80032ec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80032f0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80032f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8003300:	2320      	movs	r3, #32
 8003302:	e004      	b.n	800330e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8003304:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003308:	fab3 f383 	clz	r3, r3
 800330c:	b2db      	uxtb	r3, r3
 800330e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003318:	2b00      	cmp	r3, #0
 800331a:	d105      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x264>
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	0e9b      	lsrs	r3, r3, #26
 8003322:	f003 031f 	and.w	r3, r3, #31
 8003326:	e018      	b.n	800335a <HAL_ADC_ConfigChannel+0x296>
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003330:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003334:	fa93 f3a3 	rbit	r3, r3
 8003338:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800333c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003340:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003344:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 800334c:	2320      	movs	r3, #32
 800334e:	e004      	b.n	800335a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8003350:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003354:	fab3 f383 	clz	r3, r3
 8003358:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800335a:	429a      	cmp	r2, r3
 800335c:	d106      	bne.n	800336c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2200      	movs	r2, #0
 8003364:	2101      	movs	r1, #1
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff fc3a 	bl	8002be0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2102      	movs	r1, #2
 8003372:	4618      	mov	r0, r3
 8003374:	f7ff fc1e 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 8003378:	4603      	mov	r3, r0
 800337a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800337e:	2b00      	cmp	r3, #0
 8003380:	d10a      	bne.n	8003398 <HAL_ADC_ConfigChannel+0x2d4>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2102      	movs	r1, #2
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff fc13 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 800338e:	4603      	mov	r3, r0
 8003390:	0e9b      	lsrs	r3, r3, #26
 8003392:	f003 021f 	and.w	r2, r3, #31
 8003396:	e01e      	b.n	80033d6 <HAL_ADC_ConfigChannel+0x312>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2102      	movs	r1, #2
 800339e:	4618      	mov	r0, r3
 80033a0:	f7ff fc08 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 80033a4:	4603      	mov	r3, r0
 80033a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80033ae:	fa93 f3a3 	rbit	r3, r3
 80033b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80033b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80033be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80033c6:	2320      	movs	r3, #32
 80033c8:	e004      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80033ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033ce:	fab3 f383 	clz	r3, r3
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d105      	bne.n	80033ee <HAL_ADC_ConfigChannel+0x32a>
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	0e9b      	lsrs	r3, r3, #26
 80033e8:	f003 031f 	and.w	r3, r3, #31
 80033ec:	e016      	b.n	800341c <HAL_ADC_ConfigChannel+0x358>
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80033fa:	fa93 f3a3 	rbit	r3, r3
 80033fe:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003400:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003402:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003406:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800340e:	2320      	movs	r3, #32
 8003410:	e004      	b.n	800341c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8003412:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003416:	fab3 f383 	clz	r3, r3
 800341a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800341c:	429a      	cmp	r2, r3
 800341e:	d106      	bne.n	800342e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2200      	movs	r2, #0
 8003426:	2102      	movs	r1, #2
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff fbd9 	bl	8002be0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2103      	movs	r1, #3
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff fbbd 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 800343a:	4603      	mov	r3, r0
 800343c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10a      	bne.n	800345a <HAL_ADC_ConfigChannel+0x396>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2103      	movs	r1, #3
 800344a:	4618      	mov	r0, r3
 800344c:	f7ff fbb2 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 8003450:	4603      	mov	r3, r0
 8003452:	0e9b      	lsrs	r3, r3, #26
 8003454:	f003 021f 	and.w	r2, r3, #31
 8003458:	e017      	b.n	800348a <HAL_ADC_ConfigChannel+0x3c6>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2103      	movs	r1, #3
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff fba7 	bl	8002bb4 <LL_ADC_GetOffsetChannel>
 8003466:	4603      	mov	r3, r0
 8003468:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800346c:	fa93 f3a3 	rbit	r3, r3
 8003470:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003472:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003474:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003476:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 800347c:	2320      	movs	r3, #32
 800347e:	e003      	b.n	8003488 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003480:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003482:	fab3 f383 	clz	r3, r3
 8003486:	b2db      	uxtb	r3, r3
 8003488:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003492:	2b00      	cmp	r3, #0
 8003494:	d105      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x3de>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	0e9b      	lsrs	r3, r3, #26
 800349c:	f003 031f 	and.w	r3, r3, #31
 80034a0:	e011      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x402>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80034aa:	fa93 f3a3 	rbit	r3, r3
 80034ae:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80034b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034b2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80034b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80034ba:	2320      	movs	r3, #32
 80034bc:	e003      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80034be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034c0:	fab3 f383 	clz	r3, r3
 80034c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d106      	bne.n	80034d8 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2200      	movs	r2, #0
 80034d0:	2103      	movs	r1, #3
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff fb84 	bl	8002be0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff fc63 	bl	8002da8 <LL_ADC_IsEnabled>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f040 813f 	bne.w	8003768 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6818      	ldr	r0, [r3, #0]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	6819      	ldr	r1, [r3, #0]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	461a      	mov	r2, r3
 80034f8:	f7ff fbe4 	bl	8002cc4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	4a8e      	ldr	r2, [pc, #568]	; (800373c <HAL_ADC_ConfigChannel+0x678>)
 8003502:	4293      	cmp	r3, r2
 8003504:	f040 8130 	bne.w	8003768 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003514:	2b00      	cmp	r3, #0
 8003516:	d10b      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x46c>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	0e9b      	lsrs	r3, r3, #26
 800351e:	3301      	adds	r3, #1
 8003520:	f003 031f 	and.w	r3, r3, #31
 8003524:	2b09      	cmp	r3, #9
 8003526:	bf94      	ite	ls
 8003528:	2301      	movls	r3, #1
 800352a:	2300      	movhi	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	e019      	b.n	8003564 <HAL_ADC_ConfigChannel+0x4a0>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003536:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003538:	fa93 f3a3 	rbit	r3, r3
 800353c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800353e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003540:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003542:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003548:	2320      	movs	r3, #32
 800354a:	e003      	b.n	8003554 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800354c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800354e:	fab3 f383 	clz	r3, r3
 8003552:	b2db      	uxtb	r3, r3
 8003554:	3301      	adds	r3, #1
 8003556:	f003 031f 	and.w	r3, r3, #31
 800355a:	2b09      	cmp	r3, #9
 800355c:	bf94      	ite	ls
 800355e:	2301      	movls	r3, #1
 8003560:	2300      	movhi	r3, #0
 8003562:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003564:	2b00      	cmp	r3, #0
 8003566:	d079      	beq.n	800365c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003570:	2b00      	cmp	r3, #0
 8003572:	d107      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x4c0>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	0e9b      	lsrs	r3, r3, #26
 800357a:	3301      	adds	r3, #1
 800357c:	069b      	lsls	r3, r3, #26
 800357e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003582:	e015      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x4ec>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800358c:	fa93 f3a3 	rbit	r3, r3
 8003590:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003592:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003594:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003596:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003598:	2b00      	cmp	r3, #0
 800359a:	d101      	bne.n	80035a0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 800359c:	2320      	movs	r3, #32
 800359e:	e003      	b.n	80035a8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80035a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035a2:	fab3 f383 	clz	r3, r3
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	3301      	adds	r3, #1
 80035aa:	069b      	lsls	r3, r3, #26
 80035ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d109      	bne.n	80035d0 <HAL_ADC_ConfigChannel+0x50c>
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	0e9b      	lsrs	r3, r3, #26
 80035c2:	3301      	adds	r3, #1
 80035c4:	f003 031f 	and.w	r3, r3, #31
 80035c8:	2101      	movs	r1, #1
 80035ca:	fa01 f303 	lsl.w	r3, r1, r3
 80035ce:	e017      	b.n	8003600 <HAL_ADC_ConfigChannel+0x53c>
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035d8:	fa93 f3a3 	rbit	r3, r3
 80035dc:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80035de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035e0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80035e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d101      	bne.n	80035ec <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80035e8:	2320      	movs	r3, #32
 80035ea:	e003      	b.n	80035f4 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80035ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035ee:	fab3 f383 	clz	r3, r3
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	3301      	adds	r3, #1
 80035f6:	f003 031f 	and.w	r3, r3, #31
 80035fa:	2101      	movs	r1, #1
 80035fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003600:	ea42 0103 	orr.w	r1, r2, r3
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800360c:	2b00      	cmp	r3, #0
 800360e:	d10a      	bne.n	8003626 <HAL_ADC_ConfigChannel+0x562>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	0e9b      	lsrs	r3, r3, #26
 8003616:	3301      	adds	r3, #1
 8003618:	f003 021f 	and.w	r2, r3, #31
 800361c:	4613      	mov	r3, r2
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	4413      	add	r3, r2
 8003622:	051b      	lsls	r3, r3, #20
 8003624:	e018      	b.n	8003658 <HAL_ADC_ConfigChannel+0x594>
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800362e:	fa93 f3a3 	rbit	r3, r3
 8003632:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003636:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800363e:	2320      	movs	r3, #32
 8003640:	e003      	b.n	800364a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8003642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003644:	fab3 f383 	clz	r3, r3
 8003648:	b2db      	uxtb	r3, r3
 800364a:	3301      	adds	r3, #1
 800364c:	f003 021f 	and.w	r2, r3, #31
 8003650:	4613      	mov	r3, r2
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	4413      	add	r3, r2
 8003656:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003658:	430b      	orrs	r3, r1
 800365a:	e080      	b.n	800375e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003664:	2b00      	cmp	r3, #0
 8003666:	d107      	bne.n	8003678 <HAL_ADC_ConfigChannel+0x5b4>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	0e9b      	lsrs	r3, r3, #26
 800366e:	3301      	adds	r3, #1
 8003670:	069b      	lsls	r3, r3, #26
 8003672:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003676:	e015      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x5e0>
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003680:	fa93 f3a3 	rbit	r3, r3
 8003684:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003688:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800368a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800368c:	2b00      	cmp	r3, #0
 800368e:	d101      	bne.n	8003694 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8003690:	2320      	movs	r3, #32
 8003692:	e003      	b.n	800369c <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8003694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003696:	fab3 f383 	clz	r3, r3
 800369a:	b2db      	uxtb	r3, r3
 800369c:	3301      	adds	r3, #1
 800369e:	069b      	lsls	r3, r3, #26
 80036a0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d109      	bne.n	80036c4 <HAL_ADC_ConfigChannel+0x600>
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	0e9b      	lsrs	r3, r3, #26
 80036b6:	3301      	adds	r3, #1
 80036b8:	f003 031f 	and.w	r3, r3, #31
 80036bc:	2101      	movs	r1, #1
 80036be:	fa01 f303 	lsl.w	r3, r1, r3
 80036c2:	e017      	b.n	80036f4 <HAL_ADC_ConfigChannel+0x630>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ca:	6a3b      	ldr	r3, [r7, #32]
 80036cc:	fa93 f3a3 	rbit	r3, r3
 80036d0:	61fb      	str	r3, [r7, #28]
  return result;
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80036d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d101      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80036dc:	2320      	movs	r3, #32
 80036de:	e003      	b.n	80036e8 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80036e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e2:	fab3 f383 	clz	r3, r3
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	3301      	adds	r3, #1
 80036ea:	f003 031f 	and.w	r3, r3, #31
 80036ee:	2101      	movs	r1, #1
 80036f0:	fa01 f303 	lsl.w	r3, r1, r3
 80036f4:	ea42 0103 	orr.w	r1, r2, r3
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10d      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x65c>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	0e9b      	lsrs	r3, r3, #26
 800370a:	3301      	adds	r3, #1
 800370c:	f003 021f 	and.w	r2, r3, #31
 8003710:	4613      	mov	r3, r2
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	4413      	add	r3, r2
 8003716:	3b1e      	subs	r3, #30
 8003718:	051b      	lsls	r3, r3, #20
 800371a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800371e:	e01d      	b.n	800375c <HAL_ADC_ConfigChannel+0x698>
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	fa93 f3a3 	rbit	r3, r3
 800372c:	613b      	str	r3, [r7, #16]
  return result;
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d103      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003738:	2320      	movs	r3, #32
 800373a:	e005      	b.n	8003748 <HAL_ADC_ConfigChannel+0x684>
 800373c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	fab3 f383 	clz	r3, r3
 8003746:	b2db      	uxtb	r3, r3
 8003748:	3301      	adds	r3, #1
 800374a:	f003 021f 	and.w	r2, r3, #31
 800374e:	4613      	mov	r3, r2
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	4413      	add	r3, r2
 8003754:	3b1e      	subs	r3, #30
 8003756:	051b      	lsls	r3, r3, #20
 8003758:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800375c:	430b      	orrs	r3, r1
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	6892      	ldr	r2, [r2, #8]
 8003762:	4619      	mov	r1, r3
 8003764:	f7ff fa83 	bl	8002c6e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	4b43      	ldr	r3, [pc, #268]	; (800387c <HAL_ADC_ConfigChannel+0x7b8>)
 800376e:	4013      	ands	r3, r2
 8003770:	2b00      	cmp	r3, #0
 8003772:	d079      	beq.n	8003868 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003774:	4842      	ldr	r0, [pc, #264]	; (8003880 <HAL_ADC_ConfigChannel+0x7bc>)
 8003776:	f7ff f9eb 	bl	8002b50 <LL_ADC_GetCommonPathInternalCh>
 800377a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a40      	ldr	r2, [pc, #256]	; (8003884 <HAL_ADC_ConfigChannel+0x7c0>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d12b      	bne.n	80037e0 <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003788:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800378c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d125      	bne.n	80037e0 <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a3b      	ldr	r2, [pc, #236]	; (8003888 <HAL_ADC_ConfigChannel+0x7c4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d004      	beq.n	80037a8 <HAL_ADC_ConfigChannel+0x6e4>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a3a      	ldr	r2, [pc, #232]	; (800388c <HAL_ADC_ConfigChannel+0x7c8>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d15c      	bne.n	8003862 <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80037b0:	4619      	mov	r1, r3
 80037b2:	4833      	ldr	r0, [pc, #204]	; (8003880 <HAL_ADC_ConfigChannel+0x7bc>)
 80037b4:	f7ff f9b9 	bl	8002b2a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80037b8:	4b35      	ldr	r3, [pc, #212]	; (8003890 <HAL_ADC_ConfigChannel+0x7cc>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	099b      	lsrs	r3, r3, #6
 80037be:	4a35      	ldr	r2, [pc, #212]	; (8003894 <HAL_ADC_ConfigChannel+0x7d0>)
 80037c0:	fba2 2303 	umull	r2, r3, r2, r3
 80037c4:	099a      	lsrs	r2, r3, #6
 80037c6:	4613      	mov	r3, r2
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	4413      	add	r3, r2
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037d0:	e002      	b.n	80037d8 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	3b01      	subs	r3, #1
 80037d6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1f9      	bne.n	80037d2 <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037de:	e040      	b.n	8003862 <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a2c      	ldr	r2, [pc, #176]	; (8003898 <HAL_ADC_ConfigChannel+0x7d4>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d118      	bne.n	800381c <HAL_ADC_ConfigChannel+0x758>
 80037ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d112      	bne.n	800381c <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a23      	ldr	r2, [pc, #140]	; (8003888 <HAL_ADC_ConfigChannel+0x7c4>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d004      	beq.n	800380a <HAL_ADC_ConfigChannel+0x746>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a21      	ldr	r2, [pc, #132]	; (800388c <HAL_ADC_ConfigChannel+0x7c8>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d12d      	bne.n	8003866 <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800380a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800380e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003812:	4619      	mov	r1, r3
 8003814:	481a      	ldr	r0, [pc, #104]	; (8003880 <HAL_ADC_ConfigChannel+0x7bc>)
 8003816:	f7ff f988 	bl	8002b2a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800381a:	e024      	b.n	8003866 <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a1e      	ldr	r2, [pc, #120]	; (800389c <HAL_ADC_ConfigChannel+0x7d8>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d120      	bne.n	8003868 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003826:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800382a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d11a      	bne.n	8003868 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a14      	ldr	r2, [pc, #80]	; (8003888 <HAL_ADC_ConfigChannel+0x7c4>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d115      	bne.n	8003868 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800383c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003840:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003844:	4619      	mov	r1, r3
 8003846:	480e      	ldr	r0, [pc, #56]	; (8003880 <HAL_ADC_ConfigChannel+0x7bc>)
 8003848:	f7ff f96f 	bl	8002b2a <LL_ADC_SetCommonPathInternalCh>
 800384c:	e00c      	b.n	8003868 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003852:	f043 0220 	orr.w	r2, r3, #32
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003860:	e002      	b.n	8003868 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003862:	bf00      	nop
 8003864:	e000      	b.n	8003868 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003866:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003870:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003874:	4618      	mov	r0, r3
 8003876:	37d8      	adds	r7, #216	; 0xd8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	80080000 	.word	0x80080000
 8003880:	50040300 	.word	0x50040300
 8003884:	c7520000 	.word	0xc7520000
 8003888:	50040000 	.word	0x50040000
 800388c:	50040200 	.word	0x50040200
 8003890:	20000004 	.word	0x20000004
 8003894:	053e2d63 	.word	0x053e2d63
 8003898:	cb840000 	.word	0xcb840000
 800389c:	80000001 	.word	0x80000001

080038a0 <LL_ADC_IsEnabled>:
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d101      	bne.n	80038b8 <LL_ADC_IsEnabled+0x18>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <LL_ADC_IsEnabled+0x1a>
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr

080038c6 <LL_ADC_REG_IsConversionOngoing>:
{
 80038c6:	b480      	push	{r7}
 80038c8:	b083      	sub	sp, #12
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f003 0304 	and.w	r3, r3, #4
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	d101      	bne.n	80038de <LL_ADC_REG_IsConversionOngoing+0x18>
 80038da:	2301      	movs	r3, #1
 80038dc:	e000      	b.n	80038e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80038ec:	b590      	push	{r4, r7, lr}
 80038ee:	b09f      	sub	sp, #124	; 0x7c
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038f6:	2300      	movs	r3, #0
 80038f8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003902:	2b01      	cmp	r3, #1
 8003904:	d101      	bne.n	800390a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003906:	2302      	movs	r3, #2
 8003908:	e08f      	b.n	8003a2a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a47      	ldr	r2, [pc, #284]	; (8003a34 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d102      	bne.n	8003922 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800391c:	4b46      	ldr	r3, [pc, #280]	; (8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800391e:	60bb      	str	r3, [r7, #8]
 8003920:	e001      	b.n	8003926 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8003922:	2300      	movs	r3, #0
 8003924:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d10b      	bne.n	8003944 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003930:	f043 0220 	orr.w	r2, r3, #32
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e072      	b.n	8003a2a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff ffbd 	bl	80038c6 <LL_ADC_REG_IsConversionOngoing>
 800394c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff ffb7 	bl	80038c6 <LL_ADC_REG_IsConversionOngoing>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d154      	bne.n	8003a08 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800395e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003960:	2b00      	cmp	r3, #0
 8003962:	d151      	bne.n	8003a08 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003964:	4b35      	ldr	r3, [pc, #212]	; (8003a3c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003966:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d02c      	beq.n	80039ca <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	6859      	ldr	r1, [r3, #4]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003982:	035b      	lsls	r3, r3, #13
 8003984:	430b      	orrs	r3, r1
 8003986:	431a      	orrs	r2, r3
 8003988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800398a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800398c:	4829      	ldr	r0, [pc, #164]	; (8003a34 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800398e:	f7ff ff87 	bl	80038a0 <LL_ADC_IsEnabled>
 8003992:	4604      	mov	r4, r0
 8003994:	4828      	ldr	r0, [pc, #160]	; (8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003996:	f7ff ff83 	bl	80038a0 <LL_ADC_IsEnabled>
 800399a:	4603      	mov	r3, r0
 800399c:	431c      	orrs	r4, r3
 800399e:	4828      	ldr	r0, [pc, #160]	; (8003a40 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80039a0:	f7ff ff7e 	bl	80038a0 <LL_ADC_IsEnabled>
 80039a4:	4603      	mov	r3, r0
 80039a6:	4323      	orrs	r3, r4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d137      	bne.n	8003a1c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80039ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80039b4:	f023 030f 	bic.w	r3, r3, #15
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	6811      	ldr	r1, [r2, #0]
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	6892      	ldr	r2, [r2, #8]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	431a      	orrs	r2, r3
 80039c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039c6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80039c8:	e028      	b.n	8003a1c <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80039ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039d4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039d6:	4817      	ldr	r0, [pc, #92]	; (8003a34 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80039d8:	f7ff ff62 	bl	80038a0 <LL_ADC_IsEnabled>
 80039dc:	4604      	mov	r4, r0
 80039de:	4816      	ldr	r0, [pc, #88]	; (8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80039e0:	f7ff ff5e 	bl	80038a0 <LL_ADC_IsEnabled>
 80039e4:	4603      	mov	r3, r0
 80039e6:	431c      	orrs	r4, r3
 80039e8:	4815      	ldr	r0, [pc, #84]	; (8003a40 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80039ea:	f7ff ff59 	bl	80038a0 <LL_ADC_IsEnabled>
 80039ee:	4603      	mov	r3, r0
 80039f0:	4323      	orrs	r3, r4
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d112      	bne.n	8003a1c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80039f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80039fe:	f023 030f 	bic.w	r3, r3, #15
 8003a02:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a04:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a06:	e009      	b.n	8003a1c <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0c:	f043 0220 	orr.w	r2, r3, #32
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003a1a:	e000      	b.n	8003a1e <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a1c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a26:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	377c      	adds	r7, #124	; 0x7c
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd90      	pop	{r4, r7, pc}
 8003a32:	bf00      	nop
 8003a34:	50040000 	.word	0x50040000
 8003a38:	50040100 	.word	0x50040100
 8003a3c:	50040300 	.word	0x50040300
 8003a40:	50040200 	.word	0x50040200

08003a44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f003 0307 	and.w	r3, r3, #7
 8003a52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a54:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <__NVIC_SetPriorityGrouping+0x44>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a5a:	68ba      	ldr	r2, [r7, #8]
 8003a5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a60:	4013      	ands	r3, r2
 8003a62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a76:	4a04      	ldr	r2, [pc, #16]	; (8003a88 <__NVIC_SetPriorityGrouping+0x44>)
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	60d3      	str	r3, [r2, #12]
}
 8003a7c:	bf00      	nop
 8003a7e:	3714      	adds	r7, #20
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr
 8003a88:	e000ed00 	.word	0xe000ed00

08003a8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a90:	4b04      	ldr	r3, [pc, #16]	; (8003aa4 <__NVIC_GetPriorityGrouping+0x18>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	0a1b      	lsrs	r3, r3, #8
 8003a96:	f003 0307 	and.w	r3, r3, #7
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr
 8003aa4:	e000ed00 	.word	0xe000ed00

08003aa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	4603      	mov	r3, r0
 8003ab0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	db0b      	blt.n	8003ad2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aba:	79fb      	ldrb	r3, [r7, #7]
 8003abc:	f003 021f 	and.w	r2, r3, #31
 8003ac0:	4907      	ldr	r1, [pc, #28]	; (8003ae0 <__NVIC_EnableIRQ+0x38>)
 8003ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac6:	095b      	lsrs	r3, r3, #5
 8003ac8:	2001      	movs	r0, #1
 8003aca:	fa00 f202 	lsl.w	r2, r0, r2
 8003ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	e000e100 	.word	0xe000e100

08003ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	4603      	mov	r3, r0
 8003aec:	6039      	str	r1, [r7, #0]
 8003aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	db0a      	blt.n	8003b0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	b2da      	uxtb	r2, r3
 8003afc:	490c      	ldr	r1, [pc, #48]	; (8003b30 <__NVIC_SetPriority+0x4c>)
 8003afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b02:	0112      	lsls	r2, r2, #4
 8003b04:	b2d2      	uxtb	r2, r2
 8003b06:	440b      	add	r3, r1
 8003b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b0c:	e00a      	b.n	8003b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	4908      	ldr	r1, [pc, #32]	; (8003b34 <__NVIC_SetPriority+0x50>)
 8003b14:	79fb      	ldrb	r3, [r7, #7]
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	3b04      	subs	r3, #4
 8003b1c:	0112      	lsls	r2, r2, #4
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	440b      	add	r3, r1
 8003b22:	761a      	strb	r2, [r3, #24]
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	e000e100 	.word	0xe000e100
 8003b34:	e000ed00 	.word	0xe000ed00

08003b38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b089      	sub	sp, #36	; 0x24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f003 0307 	and.w	r3, r3, #7
 8003b4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	f1c3 0307 	rsb	r3, r3, #7
 8003b52:	2b04      	cmp	r3, #4
 8003b54:	bf28      	it	cs
 8003b56:	2304      	movcs	r3, #4
 8003b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	3304      	adds	r3, #4
 8003b5e:	2b06      	cmp	r3, #6
 8003b60:	d902      	bls.n	8003b68 <NVIC_EncodePriority+0x30>
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	3b03      	subs	r3, #3
 8003b66:	e000      	b.n	8003b6a <NVIC_EncodePriority+0x32>
 8003b68:	2300      	movs	r3, #0
 8003b6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	fa02 f303 	lsl.w	r3, r2, r3
 8003b76:	43da      	mvns	r2, r3
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	401a      	ands	r2, r3
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b80:	f04f 31ff 	mov.w	r1, #4294967295
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8a:	43d9      	mvns	r1, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b90:	4313      	orrs	r3, r2
         );
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3724      	adds	r7, #36	; 0x24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
	...

08003ba0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3b01      	subs	r3, #1
 8003bac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bb0:	d301      	bcc.n	8003bb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e00f      	b.n	8003bd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bb6:	4a0a      	ldr	r2, [pc, #40]	; (8003be0 <SysTick_Config+0x40>)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bbe:	210f      	movs	r1, #15
 8003bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc4:	f7ff ff8e 	bl	8003ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bc8:	4b05      	ldr	r3, [pc, #20]	; (8003be0 <SysTick_Config+0x40>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bce:	4b04      	ldr	r3, [pc, #16]	; (8003be0 <SysTick_Config+0x40>)
 8003bd0:	2207      	movs	r2, #7
 8003bd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	e000e010 	.word	0xe000e010

08003be4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7ff ff29 	bl	8003a44 <__NVIC_SetPriorityGrouping>
}
 8003bf2:	bf00      	nop
 8003bf4:	3708      	adds	r7, #8
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b086      	sub	sp, #24
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	4603      	mov	r3, r0
 8003c02:	60b9      	str	r1, [r7, #8]
 8003c04:	607a      	str	r2, [r7, #4]
 8003c06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c0c:	f7ff ff3e 	bl	8003a8c <__NVIC_GetPriorityGrouping>
 8003c10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	68b9      	ldr	r1, [r7, #8]
 8003c16:	6978      	ldr	r0, [r7, #20]
 8003c18:	f7ff ff8e 	bl	8003b38 <NVIC_EncodePriority>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c22:	4611      	mov	r1, r2
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7ff ff5d 	bl	8003ae4 <__NVIC_SetPriority>
}
 8003c2a:	bf00      	nop
 8003c2c:	3718      	adds	r7, #24
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c32:	b580      	push	{r7, lr}
 8003c34:	b082      	sub	sp, #8
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	4603      	mov	r3, r0
 8003c3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7ff ff31 	bl	8003aa8 <__NVIC_EnableIRQ>
}
 8003c46:	bf00      	nop
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b082      	sub	sp, #8
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7ff ffa2 	bl	8003ba0 <SysTick_Config>
 8003c5c:	4603      	mov	r3, r0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
	...

08003c68 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e098      	b.n	8003dac <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	4b4d      	ldr	r3, [pc, #308]	; (8003db8 <HAL_DMA_Init+0x150>)
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d80f      	bhi.n	8003ca6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	4b4b      	ldr	r3, [pc, #300]	; (8003dbc <HAL_DMA_Init+0x154>)
 8003c8e:	4413      	add	r3, r2
 8003c90:	4a4b      	ldr	r2, [pc, #300]	; (8003dc0 <HAL_DMA_Init+0x158>)
 8003c92:	fba2 2303 	umull	r2, r3, r2, r3
 8003c96:	091b      	lsrs	r3, r3, #4
 8003c98:	009a      	lsls	r2, r3, #2
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a48      	ldr	r2, [pc, #288]	; (8003dc4 <HAL_DMA_Init+0x15c>)
 8003ca2:	641a      	str	r2, [r3, #64]	; 0x40
 8003ca4:	e00e      	b.n	8003cc4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	461a      	mov	r2, r3
 8003cac:	4b46      	ldr	r3, [pc, #280]	; (8003dc8 <HAL_DMA_Init+0x160>)
 8003cae:	4413      	add	r3, r2
 8003cb0:	4a43      	ldr	r2, [pc, #268]	; (8003dc0 <HAL_DMA_Init+0x158>)
 8003cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb6:	091b      	lsrs	r3, r3, #4
 8003cb8:	009a      	lsls	r2, r3, #2
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a42      	ldr	r2, [pc, #264]	; (8003dcc <HAL_DMA_Init+0x164>)
 8003cc2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cde:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003ce8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d1e:	d039      	beq.n	8003d94 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d24:	4a27      	ldr	r2, [pc, #156]	; (8003dc4 <HAL_DMA_Init+0x15c>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d11a      	bne.n	8003d60 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d2a:	4b29      	ldr	r3, [pc, #164]	; (8003dd0 <HAL_DMA_Init+0x168>)
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d32:	f003 031c 	and.w	r3, r3, #28
 8003d36:	210f      	movs	r1, #15
 8003d38:	fa01 f303 	lsl.w	r3, r1, r3
 8003d3c:	43db      	mvns	r3, r3
 8003d3e:	4924      	ldr	r1, [pc, #144]	; (8003dd0 <HAL_DMA_Init+0x168>)
 8003d40:	4013      	ands	r3, r2
 8003d42:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d44:	4b22      	ldr	r3, [pc, #136]	; (8003dd0 <HAL_DMA_Init+0x168>)
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6859      	ldr	r1, [r3, #4]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d50:	f003 031c 	and.w	r3, r3, #28
 8003d54:	fa01 f303 	lsl.w	r3, r1, r3
 8003d58:	491d      	ldr	r1, [pc, #116]	; (8003dd0 <HAL_DMA_Init+0x168>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	600b      	str	r3, [r1, #0]
 8003d5e:	e019      	b.n	8003d94 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d60:	4b1c      	ldr	r3, [pc, #112]	; (8003dd4 <HAL_DMA_Init+0x16c>)
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d68:	f003 031c 	and.w	r3, r3, #28
 8003d6c:	210f      	movs	r1, #15
 8003d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d72:	43db      	mvns	r3, r3
 8003d74:	4917      	ldr	r1, [pc, #92]	; (8003dd4 <HAL_DMA_Init+0x16c>)
 8003d76:	4013      	ands	r3, r2
 8003d78:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d7a:	4b16      	ldr	r3, [pc, #88]	; (8003dd4 <HAL_DMA_Init+0x16c>)
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6859      	ldr	r1, [r3, #4]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d86:	f003 031c 	and.w	r3, r3, #28
 8003d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d8e:	4911      	ldr	r1, [pc, #68]	; (8003dd4 <HAL_DMA_Init+0x16c>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3714      	adds	r7, #20
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr
 8003db8:	40020407 	.word	0x40020407
 8003dbc:	bffdfff8 	.word	0xbffdfff8
 8003dc0:	cccccccd 	.word	0xcccccccd
 8003dc4:	40020000 	.word	0x40020000
 8003dc8:	bffdfbf8 	.word	0xbffdfbf8
 8003dcc:	40020400 	.word	0x40020400
 8003dd0:	400200a8 	.word	0x400200a8
 8003dd4:	400204a8 	.word	0x400204a8

08003dd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
 8003de4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003de6:	2300      	movs	r3, #0
 8003de8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d101      	bne.n	8003df8 <HAL_DMA_Start_IT+0x20>
 8003df4:	2302      	movs	r3, #2
 8003df6:	e04b      	b.n	8003e90 <HAL_DMA_Start_IT+0xb8>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d13a      	bne.n	8003e82 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2202      	movs	r2, #2
 8003e10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0201 	bic.w	r2, r2, #1
 8003e28:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	68b9      	ldr	r1, [r7, #8]
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f000 f921 	bl	8004078 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d008      	beq.n	8003e50 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f042 020e 	orr.w	r2, r2, #14
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	e00f      	b.n	8003e70 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0204 	bic.w	r2, r2, #4
 8003e5e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f042 020a 	orr.w	r2, r2, #10
 8003e6e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f042 0201 	orr.w	r2, r2, #1
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	e005      	b.n	8003e8e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003e8a:	2302      	movs	r3, #2
 8003e8c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003e8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3718      	adds	r7, #24
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d005      	beq.n	8003ebc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2204      	movs	r2, #4
 8003eb4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	73fb      	strb	r3, [r7, #15]
 8003eba:	e029      	b.n	8003f10 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f022 020e 	bic.w	r2, r2, #14
 8003eca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 0201 	bic.w	r2, r2, #1
 8003eda:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee0:	f003 021c 	and.w	r2, r3, #28
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee8:	2101      	movs	r1, #1
 8003eea:	fa01 f202 	lsl.w	r2, r1, r2
 8003eee:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d003      	beq.n	8003f10 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	4798      	blx	r3
    }
  }
  return status;
 8003f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b084      	sub	sp, #16
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f36:	f003 031c 	and.w	r3, r3, #28
 8003f3a:	2204      	movs	r2, #4
 8003f3c:	409a      	lsls	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	4013      	ands	r3, r2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d026      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x7a>
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d021      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d107      	bne.n	8003f6e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0204 	bic.w	r2, r2, #4
 8003f6c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f72:	f003 021c 	and.w	r2, r3, #28
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7a:	2104      	movs	r1, #4
 8003f7c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f80:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d071      	beq.n	800406e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003f92:	e06c      	b.n	800406e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f98:	f003 031c 	and.w	r3, r3, #28
 8003f9c:	2202      	movs	r2, #2
 8003f9e:	409a      	lsls	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d02e      	beq.n	8004006 <HAL_DMA_IRQHandler+0xec>
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d029      	beq.n	8004006 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10b      	bne.n	8003fd8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 020a 	bic.w	r2, r2, #10
 8003fce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fdc:	f003 021c 	and.w	r2, r3, #28
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe4:	2102      	movs	r1, #2
 8003fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8003fea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d038      	beq.n	800406e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004004:	e033      	b.n	800406e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400a:	f003 031c 	and.w	r3, r3, #28
 800400e:	2208      	movs	r2, #8
 8004010:	409a      	lsls	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	4013      	ands	r3, r2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d02a      	beq.n	8004070 <HAL_DMA_IRQHandler+0x156>
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	2b00      	cmp	r3, #0
 8004022:	d025      	beq.n	8004070 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 020e 	bic.w	r2, r2, #14
 8004032:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004038:	f003 021c 	and.w	r2, r3, #28
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004040:	2101      	movs	r1, #1
 8004042:	fa01 f202 	lsl.w	r2, r1, r2
 8004046:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004062:	2b00      	cmp	r3, #0
 8004064:	d004      	beq.n	8004070 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800406e:	bf00      	nop
 8004070:	bf00      	nop
}
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
 8004084:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800408a:	f003 021c 	and.w	r2, r3, #28
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004092:	2101      	movs	r1, #1
 8004094:	fa01 f202 	lsl.w	r2, r1, r2
 8004098:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	2b10      	cmp	r3, #16
 80040a8:	d108      	bne.n	80040bc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80040ba:	e007      	b.n	80040cc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	60da      	str	r2, [r3, #12]
}
 80040cc:	bf00      	nop
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040d8:	b480      	push	{r7}
 80040da:	b087      	sub	sp, #28
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040e2:	2300      	movs	r3, #0
 80040e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040e6:	e17f      	b.n	80043e8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	2101      	movs	r1, #1
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	fa01 f303 	lsl.w	r3, r1, r3
 80040f4:	4013      	ands	r3, r2
 80040f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f000 8171 	beq.w	80043e2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d00b      	beq.n	8004120 <HAL_GPIO_Init+0x48>
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	2b02      	cmp	r3, #2
 800410e:	d007      	beq.n	8004120 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004114:	2b11      	cmp	r3, #17
 8004116:	d003      	beq.n	8004120 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	2b12      	cmp	r3, #18
 800411e:	d130      	bne.n	8004182 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	2203      	movs	r2, #3
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	43db      	mvns	r3, r3
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	4013      	ands	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	68da      	ldr	r2, [r3, #12]
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	005b      	lsls	r3, r3, #1
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004156:	2201      	movs	r2, #1
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	fa02 f303 	lsl.w	r3, r2, r3
 800415e:	43db      	mvns	r3, r3
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	4013      	ands	r3, r2
 8004164:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	091b      	lsrs	r3, r3, #4
 800416c:	f003 0201 	and.w	r2, r3, #1
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	4313      	orrs	r3, r2
 800417a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	2b03      	cmp	r3, #3
 800418c:	d118      	bne.n	80041c0 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004192:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004194:	2201      	movs	r2, #1
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	43db      	mvns	r3, r3
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	4013      	ands	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	08db      	lsrs	r3, r3, #3
 80041aa:	f003 0201 	and.w	r2, r3, #1
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	fa02 f303 	lsl.w	r3, r2, r3
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	2203      	movs	r2, #3
 80041cc:	fa02 f303 	lsl.w	r3, r2, r3
 80041d0:	43db      	mvns	r3, r3
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4013      	ands	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	689a      	ldr	r2, [r3, #8]
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	005b      	lsls	r3, r3, #1
 80041e0:	fa02 f303 	lsl.w	r3, r2, r3
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d003      	beq.n	8004200 <HAL_GPIO_Init+0x128>
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	2b12      	cmp	r3, #18
 80041fe:	d123      	bne.n	8004248 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	08da      	lsrs	r2, r3, #3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	3208      	adds	r2, #8
 8004208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800420c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f003 0307 	and.w	r3, r3, #7
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	220f      	movs	r2, #15
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	43db      	mvns	r3, r3
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	4013      	ands	r3, r2
 8004222:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	691a      	ldr	r2, [r3, #16]
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	4313      	orrs	r3, r2
 8004238:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	08da      	lsrs	r2, r3, #3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	3208      	adds	r2, #8
 8004242:	6939      	ldr	r1, [r7, #16]
 8004244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	2203      	movs	r2, #3
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	43db      	mvns	r3, r3
 800425a:	693a      	ldr	r2, [r7, #16]
 800425c:	4013      	ands	r3, r2
 800425e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f003 0203 	and.w	r2, r3, #3
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	4313      	orrs	r3, r2
 8004274:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 80ac 	beq.w	80043e2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800428a:	4b5e      	ldr	r3, [pc, #376]	; (8004404 <HAL_GPIO_Init+0x32c>)
 800428c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800428e:	4a5d      	ldr	r2, [pc, #372]	; (8004404 <HAL_GPIO_Init+0x32c>)
 8004290:	f043 0301 	orr.w	r3, r3, #1
 8004294:	6613      	str	r3, [r2, #96]	; 0x60
 8004296:	4b5b      	ldr	r3, [pc, #364]	; (8004404 <HAL_GPIO_Init+0x32c>)
 8004298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	60bb      	str	r3, [r7, #8]
 80042a0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80042a2:	4a59      	ldr	r2, [pc, #356]	; (8004408 <HAL_GPIO_Init+0x330>)
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	089b      	lsrs	r3, r3, #2
 80042a8:	3302      	adds	r3, #2
 80042aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f003 0303 	and.w	r3, r3, #3
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	220f      	movs	r2, #15
 80042ba:	fa02 f303 	lsl.w	r3, r2, r3
 80042be:	43db      	mvns	r3, r3
 80042c0:	693a      	ldr	r2, [r7, #16]
 80042c2:	4013      	ands	r3, r2
 80042c4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80042cc:	d025      	beq.n	800431a <HAL_GPIO_Init+0x242>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a4e      	ldr	r2, [pc, #312]	; (800440c <HAL_GPIO_Init+0x334>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d01f      	beq.n	8004316 <HAL_GPIO_Init+0x23e>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a4d      	ldr	r2, [pc, #308]	; (8004410 <HAL_GPIO_Init+0x338>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d019      	beq.n	8004312 <HAL_GPIO_Init+0x23a>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a4c      	ldr	r2, [pc, #304]	; (8004414 <HAL_GPIO_Init+0x33c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d013      	beq.n	800430e <HAL_GPIO_Init+0x236>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a4b      	ldr	r2, [pc, #300]	; (8004418 <HAL_GPIO_Init+0x340>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d00d      	beq.n	800430a <HAL_GPIO_Init+0x232>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a4a      	ldr	r2, [pc, #296]	; (800441c <HAL_GPIO_Init+0x344>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d007      	beq.n	8004306 <HAL_GPIO_Init+0x22e>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a49      	ldr	r2, [pc, #292]	; (8004420 <HAL_GPIO_Init+0x348>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d101      	bne.n	8004302 <HAL_GPIO_Init+0x22a>
 80042fe:	2306      	movs	r3, #6
 8004300:	e00c      	b.n	800431c <HAL_GPIO_Init+0x244>
 8004302:	2307      	movs	r3, #7
 8004304:	e00a      	b.n	800431c <HAL_GPIO_Init+0x244>
 8004306:	2305      	movs	r3, #5
 8004308:	e008      	b.n	800431c <HAL_GPIO_Init+0x244>
 800430a:	2304      	movs	r3, #4
 800430c:	e006      	b.n	800431c <HAL_GPIO_Init+0x244>
 800430e:	2303      	movs	r3, #3
 8004310:	e004      	b.n	800431c <HAL_GPIO_Init+0x244>
 8004312:	2302      	movs	r3, #2
 8004314:	e002      	b.n	800431c <HAL_GPIO_Init+0x244>
 8004316:	2301      	movs	r3, #1
 8004318:	e000      	b.n	800431c <HAL_GPIO_Init+0x244>
 800431a:	2300      	movs	r3, #0
 800431c:	697a      	ldr	r2, [r7, #20]
 800431e:	f002 0203 	and.w	r2, r2, #3
 8004322:	0092      	lsls	r2, r2, #2
 8004324:	4093      	lsls	r3, r2
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	4313      	orrs	r3, r2
 800432a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800432c:	4936      	ldr	r1, [pc, #216]	; (8004408 <HAL_GPIO_Init+0x330>)
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	089b      	lsrs	r3, r3, #2
 8004332:	3302      	adds	r3, #2
 8004334:	693a      	ldr	r2, [r7, #16]
 8004336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800433a:	4b3a      	ldr	r3, [pc, #232]	; (8004424 <HAL_GPIO_Init+0x34c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	43db      	mvns	r3, r3
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	4013      	ands	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800435e:	4a31      	ldr	r2, [pc, #196]	; (8004424 <HAL_GPIO_Init+0x34c>)
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004364:	4b2f      	ldr	r3, [pc, #188]	; (8004424 <HAL_GPIO_Init+0x34c>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	43db      	mvns	r3, r3
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	4013      	ands	r3, r2
 8004372:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d003      	beq.n	8004388 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	4313      	orrs	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004388:	4a26      	ldr	r2, [pc, #152]	; (8004424 <HAL_GPIO_Init+0x34c>)
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800438e:	4b25      	ldr	r3, [pc, #148]	; (8004424 <HAL_GPIO_Init+0x34c>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	43db      	mvns	r3, r3
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	4013      	ands	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d003      	beq.n	80043b2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80043b2:	4a1c      	ldr	r2, [pc, #112]	; (8004424 <HAL_GPIO_Init+0x34c>)
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80043b8:	4b1a      	ldr	r3, [pc, #104]	; (8004424 <HAL_GPIO_Init+0x34c>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	43db      	mvns	r3, r3
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	4013      	ands	r3, r2
 80043c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d003      	beq.n	80043dc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	4313      	orrs	r3, r2
 80043da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80043dc:	4a11      	ldr	r2, [pc, #68]	; (8004424 <HAL_GPIO_Init+0x34c>)
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	3301      	adds	r3, #1
 80043e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	fa22 f303 	lsr.w	r3, r2, r3
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f47f ae78 	bne.w	80040e8 <HAL_GPIO_Init+0x10>
  }
}
 80043f8:	bf00      	nop
 80043fa:	371c      	adds	r7, #28
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr
 8004404:	40021000 	.word	0x40021000
 8004408:	40010000 	.word	0x40010000
 800440c:	48000400 	.word	0x48000400
 8004410:	48000800 	.word	0x48000800
 8004414:	48000c00 	.word	0x48000c00
 8004418:	48001000 	.word	0x48001000
 800441c:	48001400 	.word	0x48001400
 8004420:	48001800 	.word	0x48001800
 8004424:	40010400 	.word	0x40010400

08004428 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	460b      	mov	r3, r1
 8004432:	807b      	strh	r3, [r7, #2]
 8004434:	4613      	mov	r3, r2
 8004436:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004438:	787b      	ldrb	r3, [r7, #1]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d003      	beq.n	8004446 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800443e:	887a      	ldrh	r2, [r7, #2]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004444:	e002      	b.n	800444c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004446:	887a      	ldrh	r2, [r7, #2]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800445c:	4b04      	ldr	r3, [pc, #16]	; (8004470 <HAL_PWREx_GetVoltageRange+0x18>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004464:	4618      	mov	r0, r3
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	40007000 	.word	0x40007000

08004474 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004482:	d130      	bne.n	80044e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004484:	4b23      	ldr	r3, [pc, #140]	; (8004514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800448c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004490:	d038      	beq.n	8004504 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004492:	4b20      	ldr	r3, [pc, #128]	; (8004514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800449a:	4a1e      	ldr	r2, [pc, #120]	; (8004514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800449c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80044a2:	4b1d      	ldr	r3, [pc, #116]	; (8004518 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2232      	movs	r2, #50	; 0x32
 80044a8:	fb02 f303 	mul.w	r3, r2, r3
 80044ac:	4a1b      	ldr	r2, [pc, #108]	; (800451c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80044ae:	fba2 2303 	umull	r2, r3, r2, r3
 80044b2:	0c9b      	lsrs	r3, r3, #18
 80044b4:	3301      	adds	r3, #1
 80044b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044b8:	e002      	b.n	80044c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	3b01      	subs	r3, #1
 80044be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044c0:	4b14      	ldr	r3, [pc, #80]	; (8004514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044c2:	695b      	ldr	r3, [r3, #20]
 80044c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044cc:	d102      	bne.n	80044d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1f2      	bne.n	80044ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044d4:	4b0f      	ldr	r3, [pc, #60]	; (8004514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044e0:	d110      	bne.n	8004504 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e00f      	b.n	8004506 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80044e6:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80044ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044f2:	d007      	beq.n	8004504 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80044f4:	4b07      	ldr	r3, [pc, #28]	; (8004514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80044fc:	4a05      	ldr	r2, [pc, #20]	; (8004514 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004502:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	40007000 	.word	0x40007000
 8004518:	20000004 	.word	0x20000004
 800451c:	431bde83 	.word	0x431bde83

08004520 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b088      	sub	sp, #32
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e3d4      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004532:	4ba1      	ldr	r3, [pc, #644]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f003 030c 	and.w	r3, r3, #12
 800453a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800453c:	4b9e      	ldr	r3, [pc, #632]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0310 	and.w	r3, r3, #16
 800454e:	2b00      	cmp	r3, #0
 8004550:	f000 80e4 	beq.w	800471c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d007      	beq.n	800456a <HAL_RCC_OscConfig+0x4a>
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	2b0c      	cmp	r3, #12
 800455e:	f040 808b 	bne.w	8004678 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2b01      	cmp	r3, #1
 8004566:	f040 8087 	bne.w	8004678 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800456a:	4b93      	ldr	r3, [pc, #588]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d005      	beq.n	8004582 <HAL_RCC_OscConfig+0x62>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e3ac      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1a      	ldr	r2, [r3, #32]
 8004586:	4b8c      	ldr	r3, [pc, #560]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d004      	beq.n	800459c <HAL_RCC_OscConfig+0x7c>
 8004592:	4b89      	ldr	r3, [pc, #548]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800459a:	e005      	b.n	80045a8 <HAL_RCC_OscConfig+0x88>
 800459c:	4b86      	ldr	r3, [pc, #536]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 800459e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045a2:	091b      	lsrs	r3, r3, #4
 80045a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d223      	bcs.n	80045f4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 fd07 	bl	8004fc4 <RCC_SetFlashLatencyFromMSIRange>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d001      	beq.n	80045c0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e38d      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045c0:	4b7d      	ldr	r3, [pc, #500]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a7c      	ldr	r2, [pc, #496]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80045c6:	f043 0308 	orr.w	r3, r3, #8
 80045ca:	6013      	str	r3, [r2, #0]
 80045cc:	4b7a      	ldr	r3, [pc, #488]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	4977      	ldr	r1, [pc, #476]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045de:	4b76      	ldr	r3, [pc, #472]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	021b      	lsls	r3, r3, #8
 80045ec:	4972      	ldr	r1, [pc, #456]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	604b      	str	r3, [r1, #4]
 80045f2:	e025      	b.n	8004640 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045f4:	4b70      	ldr	r3, [pc, #448]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a6f      	ldr	r2, [pc, #444]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80045fa:	f043 0308 	orr.w	r3, r3, #8
 80045fe:	6013      	str	r3, [r2, #0]
 8004600:	4b6d      	ldr	r3, [pc, #436]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a1b      	ldr	r3, [r3, #32]
 800460c:	496a      	ldr	r1, [pc, #424]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 800460e:	4313      	orrs	r3, r2
 8004610:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004612:	4b69      	ldr	r3, [pc, #420]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	021b      	lsls	r3, r3, #8
 8004620:	4965      	ldr	r1, [pc, #404]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004622:	4313      	orrs	r3, r2
 8004624:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d109      	bne.n	8004640 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	4618      	mov	r0, r3
 8004632:	f000 fcc7 	bl	8004fc4 <RCC_SetFlashLatencyFromMSIRange>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e34d      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004640:	f000 fc36 	bl	8004eb0 <HAL_RCC_GetSysClockFreq>
 8004644:	4601      	mov	r1, r0
 8004646:	4b5c      	ldr	r3, [pc, #368]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	091b      	lsrs	r3, r3, #4
 800464c:	f003 030f 	and.w	r3, r3, #15
 8004650:	4a5a      	ldr	r2, [pc, #360]	; (80047bc <HAL_RCC_OscConfig+0x29c>)
 8004652:	5cd3      	ldrb	r3, [r2, r3]
 8004654:	f003 031f 	and.w	r3, r3, #31
 8004658:	fa21 f303 	lsr.w	r3, r1, r3
 800465c:	4a58      	ldr	r2, [pc, #352]	; (80047c0 <HAL_RCC_OscConfig+0x2a0>)
 800465e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004660:	4b58      	ldr	r3, [pc, #352]	; (80047c4 <HAL_RCC_OscConfig+0x2a4>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4618      	mov	r0, r3
 8004666:	f7fe f9cf 	bl	8002a08 <HAL_InitTick>
 800466a:	4603      	mov	r3, r0
 800466c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800466e:	7bfb      	ldrb	r3, [r7, #15]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d052      	beq.n	800471a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004674:	7bfb      	ldrb	r3, [r7, #15]
 8004676:	e331      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d032      	beq.n	80046e6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004680:	4b4d      	ldr	r3, [pc, #308]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a4c      	ldr	r2, [pc, #304]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004686:	f043 0301 	orr.w	r3, r3, #1
 800468a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800468c:	f7fe fa0c 	bl	8002aa8 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004694:	f7fe fa08 	bl	8002aa8 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e31a      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80046a6:	4b44      	ldr	r3, [pc, #272]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d0f0      	beq.n	8004694 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046b2:	4b41      	ldr	r3, [pc, #260]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a40      	ldr	r2, [pc, #256]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80046b8:	f043 0308 	orr.w	r3, r3, #8
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	4b3e      	ldr	r3, [pc, #248]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
 80046ca:	493b      	ldr	r1, [pc, #236]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046d0:	4b39      	ldr	r3, [pc, #228]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	69db      	ldr	r3, [r3, #28]
 80046dc:	021b      	lsls	r3, r3, #8
 80046de:	4936      	ldr	r1, [pc, #216]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	604b      	str	r3, [r1, #4]
 80046e4:	e01a      	b.n	800471c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80046e6:	4b34      	ldr	r3, [pc, #208]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a33      	ldr	r2, [pc, #204]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80046ec:	f023 0301 	bic.w	r3, r3, #1
 80046f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046f2:	f7fe f9d9 	bl	8002aa8 <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046f8:	e008      	b.n	800470c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046fa:	f7fe f9d5 	bl	8002aa8 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e2e7      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800470c:	4b2a      	ldr	r3, [pc, #168]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1f0      	bne.n	80046fa <HAL_RCC_OscConfig+0x1da>
 8004718:	e000      	b.n	800471c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800471a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	2b00      	cmp	r3, #0
 8004726:	d074      	beq.n	8004812 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	2b08      	cmp	r3, #8
 800472c:	d005      	beq.n	800473a <HAL_RCC_OscConfig+0x21a>
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	2b0c      	cmp	r3, #12
 8004732:	d10e      	bne.n	8004752 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	2b03      	cmp	r3, #3
 8004738:	d10b      	bne.n	8004752 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800473a:	4b1f      	ldr	r3, [pc, #124]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d064      	beq.n	8004810 <HAL_RCC_OscConfig+0x2f0>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d160      	bne.n	8004810 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e2c4      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800475a:	d106      	bne.n	800476a <HAL_RCC_OscConfig+0x24a>
 800475c:	4b16      	ldr	r3, [pc, #88]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a15      	ldr	r2, [pc, #84]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004762:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004766:	6013      	str	r3, [r2, #0]
 8004768:	e01d      	b.n	80047a6 <HAL_RCC_OscConfig+0x286>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004772:	d10c      	bne.n	800478e <HAL_RCC_OscConfig+0x26e>
 8004774:	4b10      	ldr	r3, [pc, #64]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a0f      	ldr	r2, [pc, #60]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 800477a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800477e:	6013      	str	r3, [r2, #0]
 8004780:	4b0d      	ldr	r3, [pc, #52]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a0c      	ldr	r2, [pc, #48]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004786:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800478a:	6013      	str	r3, [r2, #0]
 800478c:	e00b      	b.n	80047a6 <HAL_RCC_OscConfig+0x286>
 800478e:	4b0a      	ldr	r3, [pc, #40]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a09      	ldr	r2, [pc, #36]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 8004794:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004798:	6013      	str	r3, [r2, #0]
 800479a:	4b07      	ldr	r3, [pc, #28]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a06      	ldr	r2, [pc, #24]	; (80047b8 <HAL_RCC_OscConfig+0x298>)
 80047a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047a4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d01c      	beq.n	80047e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ae:	f7fe f97b 	bl	8002aa8 <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047b4:	e011      	b.n	80047da <HAL_RCC_OscConfig+0x2ba>
 80047b6:	bf00      	nop
 80047b8:	40021000 	.word	0x40021000
 80047bc:	080093a8 	.word	0x080093a8
 80047c0:	20000004 	.word	0x20000004
 80047c4:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047c8:	f7fe f96e 	bl	8002aa8 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b64      	cmp	r3, #100	; 0x64
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e280      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047da:	4baf      	ldr	r3, [pc, #700]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0f0      	beq.n	80047c8 <HAL_RCC_OscConfig+0x2a8>
 80047e6:	e014      	b.n	8004812 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e8:	f7fe f95e 	bl	8002aa8 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047f0:	f7fe f95a 	bl	8002aa8 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b64      	cmp	r3, #100	; 0x64
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e26c      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004802:	4ba5      	ldr	r3, [pc, #660]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1f0      	bne.n	80047f0 <HAL_RCC_OscConfig+0x2d0>
 800480e:	e000      	b.n	8004812 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d060      	beq.n	80048e0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	2b04      	cmp	r3, #4
 8004822:	d005      	beq.n	8004830 <HAL_RCC_OscConfig+0x310>
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	2b0c      	cmp	r3, #12
 8004828:	d119      	bne.n	800485e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	2b02      	cmp	r3, #2
 800482e:	d116      	bne.n	800485e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004830:	4b99      	ldr	r3, [pc, #612]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004838:	2b00      	cmp	r3, #0
 800483a:	d005      	beq.n	8004848 <HAL_RCC_OscConfig+0x328>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d101      	bne.n	8004848 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e249      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004848:	4b93      	ldr	r3, [pc, #588]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	061b      	lsls	r3, r3, #24
 8004856:	4990      	ldr	r1, [pc, #576]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004858:	4313      	orrs	r3, r2
 800485a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800485c:	e040      	b.n	80048e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d023      	beq.n	80048ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004866:	4b8c      	ldr	r3, [pc, #560]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a8b      	ldr	r2, [pc, #556]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 800486c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004870:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004872:	f7fe f919 	bl	8002aa8 <HAL_GetTick>
 8004876:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004878:	e008      	b.n	800488c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800487a:	f7fe f915 	bl	8002aa8 <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d901      	bls.n	800488c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e227      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800488c:	4b82      	ldr	r3, [pc, #520]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004894:	2b00      	cmp	r3, #0
 8004896:	d0f0      	beq.n	800487a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004898:	4b7f      	ldr	r3, [pc, #508]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	061b      	lsls	r3, r3, #24
 80048a6:	497c      	ldr	r1, [pc, #496]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 80048a8:	4313      	orrs	r3, r2
 80048aa:	604b      	str	r3, [r1, #4]
 80048ac:	e018      	b.n	80048e0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048ae:	4b7a      	ldr	r3, [pc, #488]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a79      	ldr	r2, [pc, #484]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 80048b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ba:	f7fe f8f5 	bl	8002aa8 <HAL_GetTick>
 80048be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048c0:	e008      	b.n	80048d4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048c2:	f7fe f8f1 	bl	8002aa8 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d901      	bls.n	80048d4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e203      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048d4:	4b70      	ldr	r3, [pc, #448]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1f0      	bne.n	80048c2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0308 	and.w	r3, r3, #8
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d03c      	beq.n	8004966 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	695b      	ldr	r3, [r3, #20]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d01c      	beq.n	800492e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048f4:	4b68      	ldr	r3, [pc, #416]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 80048f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048fa:	4a67      	ldr	r2, [pc, #412]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 80048fc:	f043 0301 	orr.w	r3, r3, #1
 8004900:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004904:	f7fe f8d0 	bl	8002aa8 <HAL_GetTick>
 8004908:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800490c:	f7fe f8cc 	bl	8002aa8 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b02      	cmp	r3, #2
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e1de      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800491e:	4b5e      	ldr	r3, [pc, #376]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004920:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d0ef      	beq.n	800490c <HAL_RCC_OscConfig+0x3ec>
 800492c:	e01b      	b.n	8004966 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800492e:	4b5a      	ldr	r3, [pc, #360]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004930:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004934:	4a58      	ldr	r2, [pc, #352]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004936:	f023 0301 	bic.w	r3, r3, #1
 800493a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800493e:	f7fe f8b3 	bl	8002aa8 <HAL_GetTick>
 8004942:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004944:	e008      	b.n	8004958 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004946:	f7fe f8af 	bl	8002aa8 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b02      	cmp	r3, #2
 8004952:	d901      	bls.n	8004958 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e1c1      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004958:	4b4f      	ldr	r3, [pc, #316]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 800495a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1ef      	bne.n	8004946 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0304 	and.w	r3, r3, #4
 800496e:	2b00      	cmp	r3, #0
 8004970:	f000 80a6 	beq.w	8004ac0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004974:	2300      	movs	r3, #0
 8004976:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004978:	4b47      	ldr	r3, [pc, #284]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 800497a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800497c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10d      	bne.n	80049a0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004984:	4b44      	ldr	r3, [pc, #272]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004988:	4a43      	ldr	r2, [pc, #268]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 800498a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800498e:	6593      	str	r3, [r2, #88]	; 0x58
 8004990:	4b41      	ldr	r3, [pc, #260]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004998:	60bb      	str	r3, [r7, #8]
 800499a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800499c:	2301      	movs	r3, #1
 800499e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049a0:	4b3e      	ldr	r3, [pc, #248]	; (8004a9c <HAL_RCC_OscConfig+0x57c>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d118      	bne.n	80049de <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049ac:	4b3b      	ldr	r3, [pc, #236]	; (8004a9c <HAL_RCC_OscConfig+0x57c>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a3a      	ldr	r2, [pc, #232]	; (8004a9c <HAL_RCC_OscConfig+0x57c>)
 80049b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049b8:	f7fe f876 	bl	8002aa8 <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049c0:	f7fe f872 	bl	8002aa8 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e184      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049d2:	4b32      	ldr	r3, [pc, #200]	; (8004a9c <HAL_RCC_OscConfig+0x57c>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0f0      	beq.n	80049c0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d108      	bne.n	80049f8 <HAL_RCC_OscConfig+0x4d8>
 80049e6:	4b2c      	ldr	r3, [pc, #176]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 80049e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ec:	4a2a      	ldr	r2, [pc, #168]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 80049ee:	f043 0301 	orr.w	r3, r3, #1
 80049f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80049f6:	e024      	b.n	8004a42 <HAL_RCC_OscConfig+0x522>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	2b05      	cmp	r3, #5
 80049fe:	d110      	bne.n	8004a22 <HAL_RCC_OscConfig+0x502>
 8004a00:	4b25      	ldr	r3, [pc, #148]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a06:	4a24      	ldr	r2, [pc, #144]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004a08:	f043 0304 	orr.w	r3, r3, #4
 8004a0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a10:	4b21      	ldr	r3, [pc, #132]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a16:	4a20      	ldr	r2, [pc, #128]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004a18:	f043 0301 	orr.w	r3, r3, #1
 8004a1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a20:	e00f      	b.n	8004a42 <HAL_RCC_OscConfig+0x522>
 8004a22:	4b1d      	ldr	r3, [pc, #116]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a28:	4a1b      	ldr	r2, [pc, #108]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004a2a:	f023 0301 	bic.w	r3, r3, #1
 8004a2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a32:	4b19      	ldr	r3, [pc, #100]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a38:	4a17      	ldr	r2, [pc, #92]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004a3a:	f023 0304 	bic.w	r3, r3, #4
 8004a3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d016      	beq.n	8004a78 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a4a:	f7fe f82d 	bl	8002aa8 <HAL_GetTick>
 8004a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a50:	e00a      	b.n	8004a68 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a52:	f7fe f829 	bl	8002aa8 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e139      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a68:	4b0b      	ldr	r3, [pc, #44]	; (8004a98 <HAL_RCC_OscConfig+0x578>)
 8004a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d0ed      	beq.n	8004a52 <HAL_RCC_OscConfig+0x532>
 8004a76:	e01a      	b.n	8004aae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a78:	f7fe f816 	bl	8002aa8 <HAL_GetTick>
 8004a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a7e:	e00f      	b.n	8004aa0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a80:	f7fe f812 	bl	8002aa8 <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d906      	bls.n	8004aa0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e122      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
 8004a96:	bf00      	nop
 8004a98:	40021000 	.word	0x40021000
 8004a9c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004aa0:	4b90      	ldr	r3, [pc, #576]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1e8      	bne.n	8004a80 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004aae:	7ffb      	ldrb	r3, [r7, #31]
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d105      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ab4:	4b8b      	ldr	r3, [pc, #556]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab8:	4a8a      	ldr	r2, [pc, #552]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004aba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004abe:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 8108 	beq.w	8004cda <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	f040 80d0 	bne.w	8004c74 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ad4:	4b83      	ldr	r3, [pc, #524]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f003 0203 	and.w	r2, r3, #3
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d130      	bne.n	8004b4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af2:	3b01      	subs	r3, #1
 8004af4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d127      	bne.n	8004b4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b04:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d11f      	bne.n	8004b4a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b14:	2a07      	cmp	r2, #7
 8004b16:	bf14      	ite	ne
 8004b18:	2201      	movne	r2, #1
 8004b1a:	2200      	moveq	r2, #0
 8004b1c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d113      	bne.n	8004b4a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b2c:	085b      	lsrs	r3, r3, #1
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d109      	bne.n	8004b4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b40:	085b      	lsrs	r3, r3, #1
 8004b42:	3b01      	subs	r3, #1
 8004b44:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d06e      	beq.n	8004c28 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	2b0c      	cmp	r3, #12
 8004b4e:	d069      	beq.n	8004c24 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b50:	4b64      	ldr	r3, [pc, #400]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d105      	bne.n	8004b68 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b5c:	4b61      	ldr	r3, [pc, #388]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e0b7      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b6c:	4b5d      	ldr	r3, [pc, #372]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a5c      	ldr	r2, [pc, #368]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004b72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b76:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b78:	f7fd ff96 	bl	8002aa8 <HAL_GetTick>
 8004b7c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b7e:	e008      	b.n	8004b92 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b80:	f7fd ff92 	bl	8002aa8 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e0a4      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b92:	4b54      	ldr	r3, [pc, #336]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1f0      	bne.n	8004b80 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b9e:	4b51      	ldr	r3, [pc, #324]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004ba0:	68da      	ldr	r2, [r3, #12]
 8004ba2:	4b51      	ldr	r3, [pc, #324]	; (8004ce8 <HAL_RCC_OscConfig+0x7c8>)
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004bae:	3a01      	subs	r2, #1
 8004bb0:	0112      	lsls	r2, r2, #4
 8004bb2:	4311      	orrs	r1, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004bb8:	0212      	lsls	r2, r2, #8
 8004bba:	4311      	orrs	r1, r2
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004bc0:	0852      	lsrs	r2, r2, #1
 8004bc2:	3a01      	subs	r2, #1
 8004bc4:	0552      	lsls	r2, r2, #21
 8004bc6:	4311      	orrs	r1, r2
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004bcc:	0852      	lsrs	r2, r2, #1
 8004bce:	3a01      	subs	r2, #1
 8004bd0:	0652      	lsls	r2, r2, #25
 8004bd2:	4311      	orrs	r1, r2
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004bd8:	0912      	lsrs	r2, r2, #4
 8004bda:	0452      	lsls	r2, r2, #17
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	4941      	ldr	r1, [pc, #260]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004be4:	4b3f      	ldr	r3, [pc, #252]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a3e      	ldr	r2, [pc, #248]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004bea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bf0:	4b3c      	ldr	r3, [pc, #240]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	4a3b      	ldr	r2, [pc, #236]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004bf6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bfa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bfc:	f7fd ff54 	bl	8002aa8 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c04:	f7fd ff50 	bl	8002aa8 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e062      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c16:	4b33      	ldr	r3, [pc, #204]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c22:	e05a      	b.n	8004cda <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e059      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c28:	4b2e      	ldr	r3, [pc, #184]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d152      	bne.n	8004cda <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c34:	4b2b      	ldr	r3, [pc, #172]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a2a      	ldr	r2, [pc, #168]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c3e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c40:	4b28      	ldr	r3, [pc, #160]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	4a27      	ldr	r2, [pc, #156]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c4a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c4c:	f7fd ff2c 	bl	8002aa8 <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c54:	f7fd ff28 	bl	8002aa8 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e03a      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c66:	4b1f      	ldr	r3, [pc, #124]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d0f0      	beq.n	8004c54 <HAL_RCC_OscConfig+0x734>
 8004c72:	e032      	b.n	8004cda <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	2b0c      	cmp	r3, #12
 8004c78:	d02d      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c7a:	4b1a      	ldr	r3, [pc, #104]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a19      	ldr	r2, [pc, #100]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c80:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c84:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004c86:	4b17      	ldr	r3, [pc, #92]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d105      	bne.n	8004c9e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004c92:	4b14      	ldr	r3, [pc, #80]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	4a13      	ldr	r2, [pc, #76]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004c98:	f023 0303 	bic.w	r3, r3, #3
 8004c9c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c9e:	4b11      	ldr	r3, [pc, #68]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	4a10      	ldr	r2, [pc, #64]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004ca4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004ca8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cac:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cae:	f7fd fefb 	bl	8002aa8 <HAL_GetTick>
 8004cb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cb4:	e008      	b.n	8004cc8 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cb6:	f7fd fef7 	bl	8002aa8 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e009      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cc8:	4b06      	ldr	r3, [pc, #24]	; (8004ce4 <HAL_RCC_OscConfig+0x7c4>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1f0      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x796>
 8004cd4:	e001      	b.n	8004cda <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e000      	b.n	8004cdc <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3720      	adds	r7, #32
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40021000 	.word	0x40021000
 8004ce8:	f99d808c 	.word	0xf99d808c

08004cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e0c8      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d00:	4b66      	ldr	r3, [pc, #408]	; (8004e9c <HAL_RCC_ClockConfig+0x1b0>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0307 	and.w	r3, r3, #7
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d910      	bls.n	8004d30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d0e:	4b63      	ldr	r3, [pc, #396]	; (8004e9c <HAL_RCC_ClockConfig+0x1b0>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f023 0207 	bic.w	r2, r3, #7
 8004d16:	4961      	ldr	r1, [pc, #388]	; (8004e9c <HAL_RCC_ClockConfig+0x1b0>)
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d1e:	4b5f      	ldr	r3, [pc, #380]	; (8004e9c <HAL_RCC_ClockConfig+0x1b0>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0307 	and.w	r3, r3, #7
 8004d26:	683a      	ldr	r2, [r7, #0]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d001      	beq.n	8004d30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e0b0      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0301 	and.w	r3, r3, #1
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d04c      	beq.n	8004dd6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	2b03      	cmp	r3, #3
 8004d42:	d107      	bne.n	8004d54 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d44:	4b56      	ldr	r3, [pc, #344]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d121      	bne.n	8004d94 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e09e      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d107      	bne.n	8004d6c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d5c:	4b50      	ldr	r3, [pc, #320]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d115      	bne.n	8004d94 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e092      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d107      	bne.n	8004d84 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d74:	4b4a      	ldr	r3, [pc, #296]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d109      	bne.n	8004d94 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e086      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d84:	4b46      	ldr	r3, [pc, #280]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d101      	bne.n	8004d94 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e07e      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d94:	4b42      	ldr	r3, [pc, #264]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f023 0203 	bic.w	r2, r3, #3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	493f      	ldr	r1, [pc, #252]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da6:	f7fd fe7f 	bl	8002aa8 <HAL_GetTick>
 8004daa:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dac:	e00a      	b.n	8004dc4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dae:	f7fd fe7b 	bl	8002aa8 <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e066      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dc4:	4b36      	ldr	r3, [pc, #216]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f003 020c 	and.w	r2, r3, #12
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d1eb      	bne.n	8004dae <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0302 	and.w	r3, r3, #2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d008      	beq.n	8004df4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004de2:	4b2f      	ldr	r3, [pc, #188]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	492c      	ldr	r1, [pc, #176]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004df4:	4b29      	ldr	r3, [pc, #164]	; (8004e9c <HAL_RCC_ClockConfig+0x1b0>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0307 	and.w	r3, r3, #7
 8004dfc:	683a      	ldr	r2, [r7, #0]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d210      	bcs.n	8004e24 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e02:	4b26      	ldr	r3, [pc, #152]	; (8004e9c <HAL_RCC_ClockConfig+0x1b0>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f023 0207 	bic.w	r2, r3, #7
 8004e0a:	4924      	ldr	r1, [pc, #144]	; (8004e9c <HAL_RCC_ClockConfig+0x1b0>)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e12:	4b22      	ldr	r3, [pc, #136]	; (8004e9c <HAL_RCC_ClockConfig+0x1b0>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0307 	and.w	r3, r3, #7
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d001      	beq.n	8004e24 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e036      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0304 	and.w	r3, r3, #4
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d008      	beq.n	8004e42 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e30:	4b1b      	ldr	r3, [pc, #108]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	4918      	ldr	r1, [pc, #96]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0308 	and.w	r3, r3, #8
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d009      	beq.n	8004e62 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e4e:	4b14      	ldr	r3, [pc, #80]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	4910      	ldr	r1, [pc, #64]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e62:	f000 f825 	bl	8004eb0 <HAL_RCC_GetSysClockFreq>
 8004e66:	4601      	mov	r1, r0
 8004e68:	4b0d      	ldr	r3, [pc, #52]	; (8004ea0 <HAL_RCC_ClockConfig+0x1b4>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	091b      	lsrs	r3, r3, #4
 8004e6e:	f003 030f 	and.w	r3, r3, #15
 8004e72:	4a0c      	ldr	r2, [pc, #48]	; (8004ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e74:	5cd3      	ldrb	r3, [r2, r3]
 8004e76:	f003 031f 	and.w	r3, r3, #31
 8004e7a:	fa21 f303 	lsr.w	r3, r1, r3
 8004e7e:	4a0a      	ldr	r2, [pc, #40]	; (8004ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e82:	4b0a      	ldr	r3, [pc, #40]	; (8004eac <HAL_RCC_ClockConfig+0x1c0>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7fd fdbe 	bl	8002a08 <HAL_InitTick>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e90:	7afb      	ldrb	r3, [r7, #11]
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	40022000 	.word	0x40022000
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	080093a8 	.word	0x080093a8
 8004ea8:	20000004 	.word	0x20000004
 8004eac:	20000008 	.word	0x20000008

08004eb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b089      	sub	sp, #36	; 0x24
 8004eb4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	61fb      	str	r3, [r7, #28]
 8004eba:	2300      	movs	r3, #0
 8004ebc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ebe:	4b3d      	ldr	r3, [pc, #244]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 030c 	and.w	r3, r3, #12
 8004ec6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ec8:	4b3a      	ldr	r3, [pc, #232]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f003 0303 	and.w	r3, r3, #3
 8004ed0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d005      	beq.n	8004ee4 <HAL_RCC_GetSysClockFreq+0x34>
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	2b0c      	cmp	r3, #12
 8004edc:	d121      	bne.n	8004f22 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d11e      	bne.n	8004f22 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ee4:	4b33      	ldr	r3, [pc, #204]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0308 	and.w	r3, r3, #8
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d107      	bne.n	8004f00 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ef0:	4b30      	ldr	r3, [pc, #192]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ef6:	0a1b      	lsrs	r3, r3, #8
 8004ef8:	f003 030f 	and.w	r3, r3, #15
 8004efc:	61fb      	str	r3, [r7, #28]
 8004efe:	e005      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f00:	4b2c      	ldr	r3, [pc, #176]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	091b      	lsrs	r3, r3, #4
 8004f06:	f003 030f 	and.w	r3, r3, #15
 8004f0a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f0c:	4a2a      	ldr	r2, [pc, #168]	; (8004fb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f14:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d10d      	bne.n	8004f38 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f20:	e00a      	b.n	8004f38 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	2b04      	cmp	r3, #4
 8004f26:	d102      	bne.n	8004f2e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f28:	4b24      	ldr	r3, [pc, #144]	; (8004fbc <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f2a:	61bb      	str	r3, [r7, #24]
 8004f2c:	e004      	b.n	8004f38 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	2b08      	cmp	r3, #8
 8004f32:	d101      	bne.n	8004f38 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f34:	4b22      	ldr	r3, [pc, #136]	; (8004fc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f36:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	2b0c      	cmp	r3, #12
 8004f3c:	d133      	bne.n	8004fa6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f3e:	4b1d      	ldr	r3, [pc, #116]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	f003 0303 	and.w	r3, r3, #3
 8004f46:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	2b02      	cmp	r3, #2
 8004f4c:	d002      	beq.n	8004f54 <HAL_RCC_GetSysClockFreq+0xa4>
 8004f4e:	2b03      	cmp	r3, #3
 8004f50:	d003      	beq.n	8004f5a <HAL_RCC_GetSysClockFreq+0xaa>
 8004f52:	e005      	b.n	8004f60 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f54:	4b19      	ldr	r3, [pc, #100]	; (8004fbc <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f56:	617b      	str	r3, [r7, #20]
      break;
 8004f58:	e005      	b.n	8004f66 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f5a:	4b19      	ldr	r3, [pc, #100]	; (8004fc0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f5c:	617b      	str	r3, [r7, #20]
      break;
 8004f5e:	e002      	b.n	8004f66 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	617b      	str	r3, [r7, #20]
      break;
 8004f64:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f66:	4b13      	ldr	r3, [pc, #76]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	091b      	lsrs	r3, r3, #4
 8004f6c:	f003 0307 	and.w	r3, r3, #7
 8004f70:	3301      	adds	r3, #1
 8004f72:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f74:	4b0f      	ldr	r3, [pc, #60]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	0a1b      	lsrs	r3, r3, #8
 8004f7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	fb02 f203 	mul.w	r2, r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f8c:	4b09      	ldr	r3, [pc, #36]	; (8004fb4 <HAL_RCC_GetSysClockFreq+0x104>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	0e5b      	lsrs	r3, r3, #25
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	3301      	adds	r3, #1
 8004f98:	005b      	lsls	r3, r3, #1
 8004f9a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fa6:	69bb      	ldr	r3, [r7, #24]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3724      	adds	r7, #36	; 0x24
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr
 8004fb4:	40021000 	.word	0x40021000
 8004fb8:	080093b8 	.word	0x080093b8
 8004fbc:	00f42400 	.word	0x00f42400
 8004fc0:	007a1200 	.word	0x007a1200

08004fc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004fcc:	2300      	movs	r3, #0
 8004fce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004fd0:	4b2a      	ldr	r3, [pc, #168]	; (800507c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d003      	beq.n	8004fe4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004fdc:	f7ff fa3c 	bl	8004458 <HAL_PWREx_GetVoltageRange>
 8004fe0:	6178      	str	r0, [r7, #20]
 8004fe2:	e014      	b.n	800500e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fe4:	4b25      	ldr	r3, [pc, #148]	; (800507c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe8:	4a24      	ldr	r2, [pc, #144]	; (800507c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fee:	6593      	str	r3, [r2, #88]	; 0x58
 8004ff0:	4b22      	ldr	r3, [pc, #136]	; (800507c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ff8:	60fb      	str	r3, [r7, #12]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ffc:	f7ff fa2c 	bl	8004458 <HAL_PWREx_GetVoltageRange>
 8005000:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005002:	4b1e      	ldr	r3, [pc, #120]	; (800507c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005006:	4a1d      	ldr	r2, [pc, #116]	; (800507c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005008:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800500c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005014:	d10b      	bne.n	800502e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b80      	cmp	r3, #128	; 0x80
 800501a:	d919      	bls.n	8005050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2ba0      	cmp	r3, #160	; 0xa0
 8005020:	d902      	bls.n	8005028 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005022:	2302      	movs	r3, #2
 8005024:	613b      	str	r3, [r7, #16]
 8005026:	e013      	b.n	8005050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005028:	2301      	movs	r3, #1
 800502a:	613b      	str	r3, [r7, #16]
 800502c:	e010      	b.n	8005050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2b80      	cmp	r3, #128	; 0x80
 8005032:	d902      	bls.n	800503a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005034:	2303      	movs	r3, #3
 8005036:	613b      	str	r3, [r7, #16]
 8005038:	e00a      	b.n	8005050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2b80      	cmp	r3, #128	; 0x80
 800503e:	d102      	bne.n	8005046 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005040:	2302      	movs	r3, #2
 8005042:	613b      	str	r3, [r7, #16]
 8005044:	e004      	b.n	8005050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2b70      	cmp	r3, #112	; 0x70
 800504a:	d101      	bne.n	8005050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800504c:	2301      	movs	r3, #1
 800504e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005050:	4b0b      	ldr	r3, [pc, #44]	; (8005080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f023 0207 	bic.w	r2, r3, #7
 8005058:	4909      	ldr	r1, [pc, #36]	; (8005080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	4313      	orrs	r3, r2
 800505e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005060:	4b07      	ldr	r3, [pc, #28]	; (8005080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0307 	and.w	r3, r3, #7
 8005068:	693a      	ldr	r2, [r7, #16]
 800506a:	429a      	cmp	r2, r3
 800506c:	d001      	beq.n	8005072 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e000      	b.n	8005074 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3718      	adds	r7, #24
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	40021000 	.word	0x40021000
 8005080:	40022000 	.word	0x40022000

08005084 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800508c:	2300      	movs	r3, #0
 800508e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005090:	2300      	movs	r3, #0
 8005092:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800509c:	2b00      	cmp	r3, #0
 800509e:	d03f      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050a8:	d01c      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80050aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050ae:	d802      	bhi.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00e      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80050b4:	e01f      	b.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80050b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80050ba:	d003      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80050bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80050c0:	d01c      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80050c2:	e018      	b.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80050c4:	4b85      	ldr	r3, [pc, #532]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	4a84      	ldr	r2, [pc, #528]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80050ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050d0:	e015      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	3304      	adds	r3, #4
 80050d6:	2100      	movs	r1, #0
 80050d8:	4618      	mov	r0, r3
 80050da:	f000 fab9 	bl	8005650 <RCCEx_PLLSAI1_Config>
 80050de:	4603      	mov	r3, r0
 80050e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050e2:	e00c      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	3320      	adds	r3, #32
 80050e8:	2100      	movs	r1, #0
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 fba0 	bl	8005830 <RCCEx_PLLSAI2_Config>
 80050f0:	4603      	mov	r3, r0
 80050f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050f4:	e003      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	74fb      	strb	r3, [r7, #19]
      break;
 80050fa:	e000      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80050fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050fe:	7cfb      	ldrb	r3, [r7, #19]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10b      	bne.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005104:	4b75      	ldr	r3, [pc, #468]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800510a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005112:	4972      	ldr	r1, [pc, #456]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005114:	4313      	orrs	r3, r2
 8005116:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800511a:	e001      	b.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800511c:	7cfb      	ldrb	r3, [r7, #19]
 800511e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d03f      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005134:	d01c      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005136:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800513a:	d802      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00e      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005140:	e01f      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005142:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005146:	d003      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8005148:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800514c:	d01c      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800514e:	e018      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005150:	4b62      	ldr	r3, [pc, #392]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	4a61      	ldr	r2, [pc, #388]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005156:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800515a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800515c:	e015      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	3304      	adds	r3, #4
 8005162:	2100      	movs	r1, #0
 8005164:	4618      	mov	r0, r3
 8005166:	f000 fa73 	bl	8005650 <RCCEx_PLLSAI1_Config>
 800516a:	4603      	mov	r3, r0
 800516c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800516e:	e00c      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	3320      	adds	r3, #32
 8005174:	2100      	movs	r1, #0
 8005176:	4618      	mov	r0, r3
 8005178:	f000 fb5a 	bl	8005830 <RCCEx_PLLSAI2_Config>
 800517c:	4603      	mov	r3, r0
 800517e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005180:	e003      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	74fb      	strb	r3, [r7, #19]
      break;
 8005186:	e000      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005188:	bf00      	nop
    }

    if(ret == HAL_OK)
 800518a:	7cfb      	ldrb	r3, [r7, #19]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10b      	bne.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005190:	4b52      	ldr	r3, [pc, #328]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005192:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005196:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800519e:	494f      	ldr	r1, [pc, #316]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80051a6:	e001      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a8:	7cfb      	ldrb	r3, [r7, #19]
 80051aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80a0 	beq.w	80052fa <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051ba:	2300      	movs	r3, #0
 80051bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80051be:	4b47      	ldr	r3, [pc, #284]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80051ca:	2301      	movs	r3, #1
 80051cc:	e000      	b.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80051ce:	2300      	movs	r3, #0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00d      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051d4:	4b41      	ldr	r3, [pc, #260]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051d8:	4a40      	ldr	r2, [pc, #256]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051de:	6593      	str	r3, [r2, #88]	; 0x58
 80051e0:	4b3e      	ldr	r3, [pc, #248]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80051e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e8:	60bb      	str	r3, [r7, #8]
 80051ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ec:	2301      	movs	r3, #1
 80051ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051f0:	4b3b      	ldr	r3, [pc, #236]	; (80052e0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a3a      	ldr	r2, [pc, #232]	; (80052e0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80051f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051fc:	f7fd fc54 	bl	8002aa8 <HAL_GetTick>
 8005200:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005202:	e009      	b.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005204:	f7fd fc50 	bl	8002aa8 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b02      	cmp	r3, #2
 8005210:	d902      	bls.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	74fb      	strb	r3, [r7, #19]
        break;
 8005216:	e005      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005218:	4b31      	ldr	r3, [pc, #196]	; (80052e0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0ef      	beq.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8005224:	7cfb      	ldrb	r3, [r7, #19]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d15c      	bne.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800522a:	4b2c      	ldr	r3, [pc, #176]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800522c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005230:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005234:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d01f      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	429a      	cmp	r2, r3
 8005246:	d019      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005248:	4b24      	ldr	r3, [pc, #144]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800524a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800524e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005252:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005254:	4b21      	ldr	r3, [pc, #132]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005256:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800525a:	4a20      	ldr	r2, [pc, #128]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800525c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005260:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005264:	4b1d      	ldr	r3, [pc, #116]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800526a:	4a1c      	ldr	r2, [pc, #112]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800526c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005270:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005274:	4a19      	ldr	r2, [pc, #100]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b00      	cmp	r3, #0
 8005284:	d016      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005286:	f7fd fc0f 	bl	8002aa8 <HAL_GetTick>
 800528a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800528c:	e00b      	b.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800528e:	f7fd fc0b 	bl	8002aa8 <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	f241 3288 	movw	r2, #5000	; 0x1388
 800529c:	4293      	cmp	r3, r2
 800529e:	d902      	bls.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	74fb      	strb	r3, [r7, #19]
            break;
 80052a4:	e006      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052a6:	4b0d      	ldr	r3, [pc, #52]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80052a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0ec      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80052b4:	7cfb      	ldrb	r3, [r7, #19]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10c      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052ba:	4b08      	ldr	r3, [pc, #32]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80052bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052ca:	4904      	ldr	r1, [pc, #16]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80052d2:	e009      	b.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052d4:	7cfb      	ldrb	r3, [r7, #19]
 80052d6:	74bb      	strb	r3, [r7, #18]
 80052d8:	e006      	b.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80052da:	bf00      	nop
 80052dc:	40021000 	.word	0x40021000
 80052e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e4:	7cfb      	ldrb	r3, [r7, #19]
 80052e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052e8:	7c7b      	ldrb	r3, [r7, #17]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d105      	bne.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052ee:	4b9e      	ldr	r3, [pc, #632]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80052f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052f2:	4a9d      	ldr	r2, [pc, #628]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80052f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052f8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005306:	4b98      	ldr	r3, [pc, #608]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800530c:	f023 0203 	bic.w	r2, r3, #3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005314:	4994      	ldr	r1, [pc, #592]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0302 	and.w	r3, r3, #2
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00a      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005328:	4b8f      	ldr	r3, [pc, #572]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800532a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800532e:	f023 020c 	bic.w	r2, r3, #12
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005336:	498c      	ldr	r1, [pc, #560]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005338:	4313      	orrs	r3, r2
 800533a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0304 	and.w	r3, r3, #4
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00a      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800534a:	4b87      	ldr	r3, [pc, #540]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800534c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005350:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005358:	4983      	ldr	r1, [pc, #524]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800535a:	4313      	orrs	r3, r2
 800535c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0308 	and.w	r3, r3, #8
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00a      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800536c:	4b7e      	ldr	r3, [pc, #504]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800536e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005372:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800537a:	497b      	ldr	r1, [pc, #492]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800537c:	4313      	orrs	r3, r2
 800537e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0310 	and.w	r3, r3, #16
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00a      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800538e:	4b76      	ldr	r3, [pc, #472]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005394:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800539c:	4972      	ldr	r1, [pc, #456]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0320 	and.w	r3, r3, #32
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00a      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053b0:	4b6d      	ldr	r3, [pc, #436]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80053b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053be:	496a      	ldr	r1, [pc, #424]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00a      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053d2:	4b65      	ldr	r3, [pc, #404]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80053d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053e0:	4961      	ldr	r1, [pc, #388]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00a      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80053f4:	4b5c      	ldr	r3, [pc, #368]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80053f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005402:	4959      	ldr	r1, [pc, #356]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005404:	4313      	orrs	r3, r2
 8005406:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00a      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005416:	4b54      	ldr	r3, [pc, #336]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800541c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005424:	4950      	ldr	r1, [pc, #320]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005426:	4313      	orrs	r3, r2
 8005428:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005434:	2b00      	cmp	r3, #0
 8005436:	d00a      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005438:	4b4b      	ldr	r3, [pc, #300]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800543a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800543e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005446:	4948      	ldr	r1, [pc, #288]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00a      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800545a:	4b43      	ldr	r3, [pc, #268]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800545c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005460:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005468:	493f      	ldr	r1, [pc, #252]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800546a:	4313      	orrs	r3, r2
 800546c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d028      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800547c:	4b3a      	ldr	r3, [pc, #232]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800547e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005482:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800548a:	4937      	ldr	r1, [pc, #220]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800548c:	4313      	orrs	r3, r2
 800548e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005496:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800549a:	d106      	bne.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800549c:	4b32      	ldr	r3, [pc, #200]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	4a31      	ldr	r2, [pc, #196]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054a6:	60d3      	str	r3, [r2, #12]
 80054a8:	e011      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80054b2:	d10c      	bne.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	3304      	adds	r3, #4
 80054b8:	2101      	movs	r1, #1
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 f8c8 	bl	8005650 <RCCEx_PLLSAI1_Config>
 80054c0:	4603      	mov	r3, r0
 80054c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80054c4:	7cfb      	ldrb	r3, [r7, #19]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80054ca:	7cfb      	ldrb	r3, [r7, #19]
 80054cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d028      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80054da:	4b23      	ldr	r3, [pc, #140]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e8:	491f      	ldr	r1, [pc, #124]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054f8:	d106      	bne.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054fa:	4b1b      	ldr	r3, [pc, #108]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	4a1a      	ldr	r2, [pc, #104]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005504:	60d3      	str	r3, [r2, #12]
 8005506:	e011      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005510:	d10c      	bne.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	3304      	adds	r3, #4
 8005516:	2101      	movs	r1, #1
 8005518:	4618      	mov	r0, r3
 800551a:	f000 f899 	bl	8005650 <RCCEx_PLLSAI1_Config>
 800551e:	4603      	mov	r3, r0
 8005520:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005522:	7cfb      	ldrb	r3, [r7, #19]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d001      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8005528:	7cfb      	ldrb	r3, [r7, #19]
 800552a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d02b      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005538:	4b0b      	ldr	r3, [pc, #44]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800553a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800553e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005546:	4908      	ldr	r1, [pc, #32]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005552:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005556:	d109      	bne.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005558:	4b03      	ldr	r3, [pc, #12]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	4a02      	ldr	r2, [pc, #8]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800555e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005562:	60d3      	str	r3, [r2, #12]
 8005564:	e014      	b.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8005566:	bf00      	nop
 8005568:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005570:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005574:	d10c      	bne.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	3304      	adds	r3, #4
 800557a:	2101      	movs	r1, #1
 800557c:	4618      	mov	r0, r3
 800557e:	f000 f867 	bl	8005650 <RCCEx_PLLSAI1_Config>
 8005582:	4603      	mov	r3, r0
 8005584:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005586:	7cfb      	ldrb	r3, [r7, #19]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d001      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800558c:	7cfb      	ldrb	r3, [r7, #19]
 800558e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d02f      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800559c:	4b2b      	ldr	r3, [pc, #172]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800559e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055a2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055aa:	4928      	ldr	r1, [pc, #160]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80055ba:	d10d      	bne.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	3304      	adds	r3, #4
 80055c0:	2102      	movs	r1, #2
 80055c2:	4618      	mov	r0, r3
 80055c4:	f000 f844 	bl	8005650 <RCCEx_PLLSAI1_Config>
 80055c8:	4603      	mov	r3, r0
 80055ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055cc:	7cfb      	ldrb	r3, [r7, #19]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d014      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80055d2:	7cfb      	ldrb	r3, [r7, #19]
 80055d4:	74bb      	strb	r3, [r7, #18]
 80055d6:	e011      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055e0:	d10c      	bne.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	3320      	adds	r3, #32
 80055e6:	2102      	movs	r1, #2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 f921 	bl	8005830 <RCCEx_PLLSAI2_Config>
 80055ee:	4603      	mov	r3, r0
 80055f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055f2:	7cfb      	ldrb	r3, [r7, #19]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d001      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80055f8:	7cfb      	ldrb	r3, [r7, #19]
 80055fa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00a      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005608:	4b10      	ldr	r3, [pc, #64]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800560a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005616:	490d      	ldr	r1, [pc, #52]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005618:	4313      	orrs	r3, r2
 800561a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00b      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800562a:	4b08      	ldr	r3, [pc, #32]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800562c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005630:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800563a:	4904      	ldr	r1, [pc, #16]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800563c:	4313      	orrs	r3, r2
 800563e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005642:	7cbb      	ldrb	r3, [r7, #18]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3718      	adds	r7, #24
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	40021000 	.word	0x40021000

08005650 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800565e:	4b73      	ldr	r3, [pc, #460]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	f003 0303 	and.w	r3, r3, #3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d018      	beq.n	800569c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800566a:	4b70      	ldr	r3, [pc, #448]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	f003 0203 	and.w	r2, r3, #3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	429a      	cmp	r2, r3
 8005678:	d10d      	bne.n	8005696 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
       ||
 800567e:	2b00      	cmp	r3, #0
 8005680:	d009      	beq.n	8005696 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005682:	4b6a      	ldr	r3, [pc, #424]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	091b      	lsrs	r3, r3, #4
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	1c5a      	adds	r2, r3, #1
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
       ||
 8005692:	429a      	cmp	r2, r3
 8005694:	d044      	beq.n	8005720 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	73fb      	strb	r3, [r7, #15]
 800569a:	e041      	b.n	8005720 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d00c      	beq.n	80056be <RCCEx_PLLSAI1_Config+0x6e>
 80056a4:	2b03      	cmp	r3, #3
 80056a6:	d013      	beq.n	80056d0 <RCCEx_PLLSAI1_Config+0x80>
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d120      	bne.n	80056ee <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80056ac:	4b5f      	ldr	r3, [pc, #380]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0302 	and.w	r3, r3, #2
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d11d      	bne.n	80056f4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056bc:	e01a      	b.n	80056f4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80056be:	4b5b      	ldr	r3, [pc, #364]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d116      	bne.n	80056f8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056ce:	e013      	b.n	80056f8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80056d0:	4b56      	ldr	r3, [pc, #344]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10f      	bne.n	80056fc <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80056dc:	4b53      	ldr	r3, [pc, #332]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d109      	bne.n	80056fc <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80056ec:	e006      	b.n	80056fc <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	73fb      	strb	r3, [r7, #15]
      break;
 80056f2:	e004      	b.n	80056fe <RCCEx_PLLSAI1_Config+0xae>
      break;
 80056f4:	bf00      	nop
 80056f6:	e002      	b.n	80056fe <RCCEx_PLLSAI1_Config+0xae>
      break;
 80056f8:	bf00      	nop
 80056fa:	e000      	b.n	80056fe <RCCEx_PLLSAI1_Config+0xae>
      break;
 80056fc:	bf00      	nop
    }

    if(status == HAL_OK)
 80056fe:	7bfb      	ldrb	r3, [r7, #15]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10d      	bne.n	8005720 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005704:	4b49      	ldr	r3, [pc, #292]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6819      	ldr	r1, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	3b01      	subs	r3, #1
 8005716:	011b      	lsls	r3, r3, #4
 8005718:	430b      	orrs	r3, r1
 800571a:	4944      	ldr	r1, [pc, #272]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 800571c:	4313      	orrs	r3, r2
 800571e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005720:	7bfb      	ldrb	r3, [r7, #15]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d17d      	bne.n	8005822 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005726:	4b41      	ldr	r3, [pc, #260]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a40      	ldr	r2, [pc, #256]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 800572c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005730:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005732:	f7fd f9b9 	bl	8002aa8 <HAL_GetTick>
 8005736:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005738:	e009      	b.n	800574e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800573a:	f7fd f9b5 	bl	8002aa8 <HAL_GetTick>
 800573e:	4602      	mov	r2, r0
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	2b02      	cmp	r3, #2
 8005746:	d902      	bls.n	800574e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	73fb      	strb	r3, [r7, #15]
        break;
 800574c:	e005      	b.n	800575a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800574e:	4b37      	ldr	r3, [pc, #220]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1ef      	bne.n	800573a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800575a:	7bfb      	ldrb	r3, [r7, #15]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d160      	bne.n	8005822 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d111      	bne.n	800578a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005766:	4b31      	ldr	r3, [pc, #196]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800576e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	6892      	ldr	r2, [r2, #8]
 8005776:	0211      	lsls	r1, r2, #8
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	68d2      	ldr	r2, [r2, #12]
 800577c:	0912      	lsrs	r2, r2, #4
 800577e:	0452      	lsls	r2, r2, #17
 8005780:	430a      	orrs	r2, r1
 8005782:	492a      	ldr	r1, [pc, #168]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005784:	4313      	orrs	r3, r2
 8005786:	610b      	str	r3, [r1, #16]
 8005788:	e027      	b.n	80057da <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	2b01      	cmp	r3, #1
 800578e:	d112      	bne.n	80057b6 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005790:	4b26      	ldr	r3, [pc, #152]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005798:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	6892      	ldr	r2, [r2, #8]
 80057a0:	0211      	lsls	r1, r2, #8
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	6912      	ldr	r2, [r2, #16]
 80057a6:	0852      	lsrs	r2, r2, #1
 80057a8:	3a01      	subs	r2, #1
 80057aa:	0552      	lsls	r2, r2, #21
 80057ac:	430a      	orrs	r2, r1
 80057ae:	491f      	ldr	r1, [pc, #124]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	610b      	str	r3, [r1, #16]
 80057b4:	e011      	b.n	80057da <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057b6:	4b1d      	ldr	r3, [pc, #116]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80057be:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	6892      	ldr	r2, [r2, #8]
 80057c6:	0211      	lsls	r1, r2, #8
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	6952      	ldr	r2, [r2, #20]
 80057cc:	0852      	lsrs	r2, r2, #1
 80057ce:	3a01      	subs	r2, #1
 80057d0:	0652      	lsls	r2, r2, #25
 80057d2:	430a      	orrs	r2, r1
 80057d4:	4915      	ldr	r1, [pc, #84]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80057da:	4b14      	ldr	r3, [pc, #80]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a13      	ldr	r2, [pc, #76]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 80057e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80057e4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057e6:	f7fd f95f 	bl	8002aa8 <HAL_GetTick>
 80057ea:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80057ec:	e009      	b.n	8005802 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057ee:	f7fd f95b 	bl	8002aa8 <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d902      	bls.n	8005802 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	73fb      	strb	r3, [r7, #15]
          break;
 8005800:	e005      	b.n	800580e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005802:	4b0a      	ldr	r3, [pc, #40]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d0ef      	beq.n	80057ee <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800580e:	7bfb      	ldrb	r3, [r7, #15]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d106      	bne.n	8005822 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005814:	4b05      	ldr	r3, [pc, #20]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005816:	691a      	ldr	r2, [r3, #16]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	4903      	ldr	r1, [pc, #12]	; (800582c <RCCEx_PLLSAI1_Config+0x1dc>)
 800581e:	4313      	orrs	r3, r2
 8005820:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005822:	7bfb      	ldrb	r3, [r7, #15]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	40021000 	.word	0x40021000

08005830 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800583e:	4b68      	ldr	r3, [pc, #416]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	f003 0303 	and.w	r3, r3, #3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d018      	beq.n	800587c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800584a:	4b65      	ldr	r3, [pc, #404]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	f003 0203 	and.w	r2, r3, #3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	429a      	cmp	r2, r3
 8005858:	d10d      	bne.n	8005876 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
       ||
 800585e:	2b00      	cmp	r3, #0
 8005860:	d009      	beq.n	8005876 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005862:	4b5f      	ldr	r3, [pc, #380]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	091b      	lsrs	r3, r3, #4
 8005868:	f003 0307 	and.w	r3, r3, #7
 800586c:	1c5a      	adds	r2, r3, #1
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
       ||
 8005872:	429a      	cmp	r2, r3
 8005874:	d044      	beq.n	8005900 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	73fb      	strb	r3, [r7, #15]
 800587a:	e041      	b.n	8005900 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b02      	cmp	r3, #2
 8005882:	d00c      	beq.n	800589e <RCCEx_PLLSAI2_Config+0x6e>
 8005884:	2b03      	cmp	r3, #3
 8005886:	d013      	beq.n	80058b0 <RCCEx_PLLSAI2_Config+0x80>
 8005888:	2b01      	cmp	r3, #1
 800588a:	d120      	bne.n	80058ce <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800588c:	4b54      	ldr	r3, [pc, #336]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b00      	cmp	r3, #0
 8005896:	d11d      	bne.n	80058d4 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800589c:	e01a      	b.n	80058d4 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800589e:	4b50      	ldr	r3, [pc, #320]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d116      	bne.n	80058d8 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058ae:	e013      	b.n	80058d8 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80058b0:	4b4b      	ldr	r3, [pc, #300]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d10f      	bne.n	80058dc <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80058bc:	4b48      	ldr	r3, [pc, #288]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d109      	bne.n	80058dc <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80058cc:	e006      	b.n	80058dc <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	73fb      	strb	r3, [r7, #15]
      break;
 80058d2:	e004      	b.n	80058de <RCCEx_PLLSAI2_Config+0xae>
      break;
 80058d4:	bf00      	nop
 80058d6:	e002      	b.n	80058de <RCCEx_PLLSAI2_Config+0xae>
      break;
 80058d8:	bf00      	nop
 80058da:	e000      	b.n	80058de <RCCEx_PLLSAI2_Config+0xae>
      break;
 80058dc:	bf00      	nop
    }

    if(status == HAL_OK)
 80058de:	7bfb      	ldrb	r3, [r7, #15]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10d      	bne.n	8005900 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80058e4:	4b3e      	ldr	r3, [pc, #248]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6819      	ldr	r1, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	3b01      	subs	r3, #1
 80058f6:	011b      	lsls	r3, r3, #4
 80058f8:	430b      	orrs	r3, r1
 80058fa:	4939      	ldr	r1, [pc, #228]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80058fc:	4313      	orrs	r3, r2
 80058fe:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005900:	7bfb      	ldrb	r3, [r7, #15]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d167      	bne.n	80059d6 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005906:	4b36      	ldr	r3, [pc, #216]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a35      	ldr	r2, [pc, #212]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800590c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005910:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005912:	f7fd f8c9 	bl	8002aa8 <HAL_GetTick>
 8005916:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005918:	e009      	b.n	800592e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800591a:	f7fd f8c5 	bl	8002aa8 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d902      	bls.n	800592e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	73fb      	strb	r3, [r7, #15]
        break;
 800592c:	e005      	b.n	800593a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800592e:	4b2c      	ldr	r3, [pc, #176]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1ef      	bne.n	800591a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800593a:	7bfb      	ldrb	r3, [r7, #15]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d14a      	bne.n	80059d6 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d111      	bne.n	800596a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005946:	4b26      	ldr	r3, [pc, #152]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800594e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	6892      	ldr	r2, [r2, #8]
 8005956:	0211      	lsls	r1, r2, #8
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	68d2      	ldr	r2, [r2, #12]
 800595c:	0912      	lsrs	r2, r2, #4
 800595e:	0452      	lsls	r2, r2, #17
 8005960:	430a      	orrs	r2, r1
 8005962:	491f      	ldr	r1, [pc, #124]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005964:	4313      	orrs	r3, r2
 8005966:	614b      	str	r3, [r1, #20]
 8005968:	e011      	b.n	800598e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800596a:	4b1d      	ldr	r3, [pc, #116]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005972:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005976:	687a      	ldr	r2, [r7, #4]
 8005978:	6892      	ldr	r2, [r2, #8]
 800597a:	0211      	lsls	r1, r2, #8
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	6912      	ldr	r2, [r2, #16]
 8005980:	0852      	lsrs	r2, r2, #1
 8005982:	3a01      	subs	r2, #1
 8005984:	0652      	lsls	r2, r2, #25
 8005986:	430a      	orrs	r2, r1
 8005988:	4915      	ldr	r1, [pc, #84]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800598a:	4313      	orrs	r3, r2
 800598c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800598e:	4b14      	ldr	r3, [pc, #80]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a13      	ldr	r2, [pc, #76]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005998:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800599a:	f7fd f885 	bl	8002aa8 <HAL_GetTick>
 800599e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80059a0:	e009      	b.n	80059b6 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80059a2:	f7fd f881 	bl	8002aa8 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d902      	bls.n	80059b6 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	73fb      	strb	r3, [r7, #15]
          break;
 80059b4:	e005      	b.n	80059c2 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80059b6:	4b0a      	ldr	r3, [pc, #40]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d0ef      	beq.n	80059a2 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80059c2:	7bfb      	ldrb	r3, [r7, #15]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d106      	bne.n	80059d6 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80059c8:	4b05      	ldr	r3, [pc, #20]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80059ca:	695a      	ldr	r2, [r3, #20]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	4903      	ldr	r1, [pc, #12]	; (80059e0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80059d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3710      	adds	r7, #16
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40021000 	.word	0x40021000

080059e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d101      	bne.n	80059f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e095      	b.n	8005b22 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d108      	bne.n	8005a10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a06:	d009      	beq.n	8005a1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	61da      	str	r2, [r3, #28]
 8005a0e:	e005      	b.n	8005a1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d106      	bne.n	8005a3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fc fd00 	bl	800243c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a5c:	d902      	bls.n	8005a64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	e002      	b.n	8005a6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005a72:	d007      	beq.n	8005a84 <HAL_SPI_Init+0xa0>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a7c:	d002      	beq.n	8005a84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005a94:	431a      	orrs	r2, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	431a      	orrs	r2, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	695b      	ldr	r3, [r3, #20]
 8005aa4:	f003 0301 	and.w	r3, r3, #1
 8005aa8:	431a      	orrs	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ac6:	ea42 0103 	orr.w	r1, r2, r3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ace:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	430a      	orrs	r2, r1
 8005ad8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	699b      	ldr	r3, [r3, #24]
 8005ade:	0c1b      	lsrs	r3, r3, #16
 8005ae0:	f003 0204 	and.w	r2, r3, #4
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae8:	f003 0310 	and.w	r3, r3, #16
 8005aec:	431a      	orrs	r2, r3
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005af2:	f003 0308 	and.w	r3, r3, #8
 8005af6:	431a      	orrs	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005b00:	ea42 0103 	orr.w	r1, r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b088      	sub	sp, #32
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	60f8      	str	r0, [r7, #12]
 8005b32:	60b9      	str	r1, [r7, #8]
 8005b34:	603b      	str	r3, [r7, #0]
 8005b36:	4613      	mov	r3, r2
 8005b38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d101      	bne.n	8005b4c <HAL_SPI_Transmit+0x22>
 8005b48:	2302      	movs	r3, #2
 8005b4a:	e158      	b.n	8005dfe <HAL_SPI_Transmit+0x2d4>
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b54:	f7fc ffa8 	bl	8002aa8 <HAL_GetTick>
 8005b58:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005b5a:	88fb      	ldrh	r3, [r7, #6]
 8005b5c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d002      	beq.n	8005b70 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005b6a:	2302      	movs	r3, #2
 8005b6c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005b6e:	e13d      	b.n	8005dec <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d002      	beq.n	8005b7c <HAL_SPI_Transmit+0x52>
 8005b76:	88fb      	ldrh	r3, [r7, #6]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d102      	bne.n	8005b82 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005b80:	e134      	b.n	8005dec <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2203      	movs	r2, #3
 8005b86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	68ba      	ldr	r2, [r7, #8]
 8005b94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	88fa      	ldrh	r2, [r7, #6]
 8005b9a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	88fa      	ldrh	r2, [r7, #6]
 8005ba0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bcc:	d10f      	bne.n	8005bee <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bdc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005bec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf8:	2b40      	cmp	r3, #64	; 0x40
 8005bfa:	d007      	beq.n	8005c0c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c14:	d94b      	bls.n	8005cae <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d002      	beq.n	8005c24 <HAL_SPI_Transmit+0xfa>
 8005c1e:	8afb      	ldrh	r3, [r7, #22]
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d13e      	bne.n	8005ca2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c28:	881a      	ldrh	r2, [r3, #0]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c34:	1c9a      	adds	r2, r3, #2
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	3b01      	subs	r3, #1
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c48:	e02b      	b.n	8005ca2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d112      	bne.n	8005c7e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c5c:	881a      	ldrh	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c68:	1c9a      	adds	r2, r3, #2
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c7c:	e011      	b.n	8005ca2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c7e:	f7fc ff13 	bl	8002aa8 <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	683a      	ldr	r2, [r7, #0]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d803      	bhi.n	8005c96 <HAL_SPI_Transmit+0x16c>
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c94:	d102      	bne.n	8005c9c <HAL_SPI_Transmit+0x172>
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d102      	bne.n	8005ca2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ca0:	e0a4      	b.n	8005dec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1ce      	bne.n	8005c4a <HAL_SPI_Transmit+0x120>
 8005cac:	e07c      	b.n	8005da8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d002      	beq.n	8005cbc <HAL_SPI_Transmit+0x192>
 8005cb6:	8afb      	ldrh	r3, [r7, #22]
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d170      	bne.n	8005d9e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d912      	bls.n	8005cec <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cca:	881a      	ldrh	r2, [r3, #0]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd6:	1c9a      	adds	r2, r3, #2
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	3b02      	subs	r3, #2
 8005ce4:	b29a      	uxth	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cea:	e058      	b.n	8005d9e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	330c      	adds	r3, #12
 8005cf6:	7812      	ldrb	r2, [r2, #0]
 8005cf8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfe:	1c5a      	adds	r2, r3, #1
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005d12:	e044      	b.n	8005d9e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b02      	cmp	r3, #2
 8005d20:	d12b      	bne.n	8005d7a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d912      	bls.n	8005d52 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d30:	881a      	ldrh	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3c:	1c9a      	adds	r2, r3, #2
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	3b02      	subs	r3, #2
 8005d4a:	b29a      	uxth	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d50:	e025      	b.n	8005d9e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	330c      	adds	r3, #12
 8005d5c:	7812      	ldrb	r2, [r2, #0]
 8005d5e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d64:	1c5a      	adds	r2, r3, #1
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	3b01      	subs	r3, #1
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d78:	e011      	b.n	8005d9e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d7a:	f7fc fe95 	bl	8002aa8 <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	683a      	ldr	r2, [r7, #0]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d803      	bhi.n	8005d92 <HAL_SPI_Transmit+0x268>
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d90:	d102      	bne.n	8005d98 <HAL_SPI_Transmit+0x26e>
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d102      	bne.n	8005d9e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d9c:	e026      	b.n	8005dec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1b5      	bne.n	8005d14 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005da8:	69ba      	ldr	r2, [r7, #24]
 8005daa:	6839      	ldr	r1, [r7, #0]
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f000 fbdf 	bl	8006570 <SPI_EndRxTxTransaction>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d002      	beq.n	8005dbe <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2220      	movs	r2, #32
 8005dbc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d10a      	bne.n	8005ddc <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	613b      	str	r3, [r7, #16]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	613b      	str	r3, [r7, #16]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	613b      	str	r3, [r7, #16]
 8005dda:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d002      	beq.n	8005dea <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	77fb      	strb	r3, [r7, #31]
 8005de8:	e000      	b.n	8005dec <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005dea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005dfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3720      	adds	r7, #32
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	4613      	mov	r3, r2
 8005e14:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e16:	2300      	movs	r3, #0
 8005e18:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d101      	bne.n	8005e28 <HAL_SPI_Transmit_DMA+0x20>
 8005e24:	2302      	movs	r3, #2
 8005e26:	e0d8      	b.n	8005fda <HAL_SPI_Transmit_DMA+0x1d2>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d002      	beq.n	8005e42 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8005e3c:	2302      	movs	r3, #2
 8005e3e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e40:	e0c6      	b.n	8005fd0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <HAL_SPI_Transmit_DMA+0x46>
 8005e48:	88fb      	ldrh	r3, [r7, #6]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d102      	bne.n	8005e54 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e52:	e0bd      	b.n	8005fd0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2203      	movs	r2, #3
 8005e58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	88fa      	ldrh	r2, [r7, #6]
 8005e6c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	88fa      	ldrh	r2, [r7, #6]
 8005e72:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2200      	movs	r2, #0
 8005e84:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e9e:	d10f      	bne.n	8005ec0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ebe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ec4:	4a47      	ldr	r2, [pc, #284]	; (8005fe4 <HAL_SPI_Transmit_DMA+0x1dc>)
 8005ec6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ecc:	4a46      	ldr	r2, [pc, #280]	; (8005fe8 <HAL_SPI_Transmit_DMA+0x1e0>)
 8005ece:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ed4:	4a45      	ldr	r2, [pc, #276]	; (8005fec <HAL_SPI_Transmit_DMA+0x1e4>)
 8005ed6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005edc:	2200      	movs	r2, #0
 8005ede:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005eee:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ef8:	d82d      	bhi.n	8005f56 <HAL_SPI_Transmit_DMA+0x14e>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f04:	d127      	bne.n	8005f56 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	f003 0301 	and.w	r3, r3, #1
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10f      	bne.n	8005f34 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005f22:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	085b      	lsrs	r3, r3, #1
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f32:	e010      	b.n	8005f56 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f42:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	085b      	lsrs	r3, r3, #1
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	3301      	adds	r3, #1
 8005f50:	b29a      	uxth	r2, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f5e:	4619      	mov	r1, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	330c      	adds	r3, #12
 8005f66:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f6c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005f6e:	f7fd ff33 	bl	8003dd8 <HAL_DMA_Start_IT>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d00c      	beq.n	8005f92 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f7c:	f043 0210 	orr.w	r2, r3, #16
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005f90:	e01e      	b.n	8005fd0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f9c:	2b40      	cmp	r3, #64	; 0x40
 8005f9e:	d007      	beq.n	8005fb0 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fae:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0220 	orr.w	r2, r2, #32
 8005fbe:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0202 	orr.w	r2, r2, #2
 8005fce:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005fd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3718      	adds	r7, #24
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	080062bf 	.word	0x080062bf
 8005fe8:	08006219 	.word	0x08006219
 8005fec:	080062db 	.word	0x080062db

08005ff0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b088      	sub	sp, #32
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	099b      	lsrs	r3, r3, #6
 800600c:	f003 0301 	and.w	r3, r3, #1
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10f      	bne.n	8006034 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00a      	beq.n	8006034 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	099b      	lsrs	r3, r3, #6
 8006022:	f003 0301 	and.w	r3, r3, #1
 8006026:	2b00      	cmp	r3, #0
 8006028:	d004      	beq.n	8006034 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	4798      	blx	r3
    return;
 8006032:	e0d8      	b.n	80061e6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	085b      	lsrs	r3, r3, #1
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00a      	beq.n	8006056 <HAL_SPI_IRQHandler+0x66>
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	09db      	lsrs	r3, r3, #7
 8006044:	f003 0301 	and.w	r3, r3, #1
 8006048:	2b00      	cmp	r3, #0
 800604a:	d004      	beq.n	8006056 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	4798      	blx	r3
    return;
 8006054:	e0c7      	b.n	80061e6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	095b      	lsrs	r3, r3, #5
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10c      	bne.n	800607c <HAL_SPI_IRQHandler+0x8c>
 8006062:	69bb      	ldr	r3, [r7, #24]
 8006064:	099b      	lsrs	r3, r3, #6
 8006066:	f003 0301 	and.w	r3, r3, #1
 800606a:	2b00      	cmp	r3, #0
 800606c:	d106      	bne.n	800607c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	0a1b      	lsrs	r3, r3, #8
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b00      	cmp	r3, #0
 8006078:	f000 80b5 	beq.w	80061e6 <HAL_SPI_IRQHandler+0x1f6>
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	095b      	lsrs	r3, r3, #5
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	2b00      	cmp	r3, #0
 8006086:	f000 80ae 	beq.w	80061e6 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	099b      	lsrs	r3, r3, #6
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	2b00      	cmp	r3, #0
 8006094:	d023      	beq.n	80060de <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b03      	cmp	r3, #3
 80060a0:	d011      	beq.n	80060c6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060a6:	f043 0204 	orr.w	r2, r3, #4
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060ae:	2300      	movs	r3, #0
 80060b0:	617b      	str	r3, [r7, #20]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	617b      	str	r3, [r7, #20]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	617b      	str	r3, [r7, #20]
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	e00b      	b.n	80060de <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060c6:	2300      	movs	r3, #0
 80060c8:	613b      	str	r3, [r7, #16]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	613b      	str	r3, [r7, #16]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	613b      	str	r3, [r7, #16]
 80060da:	693b      	ldr	r3, [r7, #16]
        return;
 80060dc:	e083      	b.n	80061e6 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	095b      	lsrs	r3, r3, #5
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d014      	beq.n	8006114 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060ee:	f043 0201 	orr.w	r2, r3, #1
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80060f6:	2300      	movs	r3, #0
 80060f8:	60fb      	str	r3, [r7, #12]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	60fb      	str	r3, [r7, #12]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006110:	601a      	str	r2, [r3, #0]
 8006112:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	0a1b      	lsrs	r3, r3, #8
 8006118:	f003 0301 	and.w	r3, r3, #1
 800611c:	2b00      	cmp	r3, #0
 800611e:	d00c      	beq.n	800613a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006124:	f043 0208 	orr.w	r2, r3, #8
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800612c:	2300      	movs	r3, #0
 800612e:	60bb      	str	r3, [r7, #8]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	60bb      	str	r3, [r7, #8]
 8006138:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800613e:	2b00      	cmp	r3, #0
 8006140:	d050      	beq.n	80061e4 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	685a      	ldr	r2, [r3, #4]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006150:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	f003 0302 	and.w	r3, r3, #2
 8006160:	2b00      	cmp	r3, #0
 8006162:	d104      	bne.n	800616e <HAL_SPI_IRQHandler+0x17e>
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	f003 0301 	and.w	r3, r3, #1
 800616a:	2b00      	cmp	r3, #0
 800616c:	d034      	beq.n	80061d8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	685a      	ldr	r2, [r3, #4]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f022 0203 	bic.w	r2, r2, #3
 800617c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006182:	2b00      	cmp	r3, #0
 8006184:	d011      	beq.n	80061aa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800618a:	4a18      	ldr	r2, [pc, #96]	; (80061ec <HAL_SPI_IRQHandler+0x1fc>)
 800618c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006192:	4618      	mov	r0, r3
 8006194:	f7fd fe80 	bl	8003e98 <HAL_DMA_Abort_IT>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d005      	beq.n	80061aa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d016      	beq.n	80061e0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b6:	4a0d      	ldr	r2, [pc, #52]	; (80061ec <HAL_SPI_IRQHandler+0x1fc>)
 80061b8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061be:	4618      	mov	r0, r3
 80061c0:	f7fd fe6a 	bl	8003e98 <HAL_DMA_Abort_IT>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00a      	beq.n	80061e0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80061d6:	e003      	b.n	80061e0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 f813 	bl	8006204 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80061de:	e000      	b.n	80061e2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80061e0:	bf00      	nop
    return;
 80061e2:	bf00      	nop
 80061e4:	bf00      	nop
  }
}
 80061e6:	3720      	adds	r7, #32
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	0800631b 	.word	0x0800631b

080061f0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b086      	sub	sp, #24
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006224:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006226:	f7fc fc3f 	bl	8002aa8 <HAL_GetTick>
 800622a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0320 	and.w	r3, r3, #32
 8006236:	2b20      	cmp	r3, #32
 8006238:	d03b      	beq.n	80062b2 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685a      	ldr	r2, [r3, #4]
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f022 0220 	bic.w	r2, r2, #32
 8006248:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	685a      	ldr	r2, [r3, #4]
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0202 	bic.w	r2, r2, #2
 8006258:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	2164      	movs	r1, #100	; 0x64
 800625e:	6978      	ldr	r0, [r7, #20]
 8006260:	f000 f986 	bl	8006570 <SPI_EndRxTxTransaction>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d005      	beq.n	8006276 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800626e:	f043 0220 	orr.w	r2, r3, #32
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d10a      	bne.n	8006294 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800627e:	2300      	movs	r3, #0
 8006280:	60fb      	str	r3, [r7, #12]
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	60fb      	str	r3, [r7, #12]
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	60fb      	str	r3, [r7, #12]
 8006292:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	2200      	movs	r2, #0
 8006298:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d003      	beq.n	80062b2 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80062aa:	6978      	ldr	r0, [r7, #20]
 80062ac:	f7ff ffaa 	bl	8006204 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80062b0:	e002      	b.n	80062b8 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80062b2:	6978      	ldr	r0, [r7, #20]
 80062b4:	f7fb fba6 	bl	8001a04 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062b8:	3718      	adds	r7, #24
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}

080062be <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80062be:	b580      	push	{r7, lr}
 80062c0:	b084      	sub	sp, #16
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ca:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f7ff ff8f 	bl	80061f0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062d2:	bf00      	nop
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80062da:	b580      	push	{r7, lr}
 80062dc:	b084      	sub	sp, #16
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e6:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	685a      	ldr	r2, [r3, #4]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f022 0203 	bic.w	r2, r2, #3
 80062f6:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062fc:	f043 0210 	orr.w	r2, r3, #16
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	f7ff ff79 	bl	8006204 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006312:	bf00      	nop
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b084      	sub	sp, #16
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006326:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2200      	movs	r2, #0
 8006334:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f7ff ff64 	bl	8006204 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800633c:	bf00      	nop
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b088      	sub	sp, #32
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	603b      	str	r3, [r7, #0]
 8006350:	4613      	mov	r3, r2
 8006352:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006354:	f7fc fba8 	bl	8002aa8 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800635c:	1a9b      	subs	r3, r3, r2
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	4413      	add	r3, r2
 8006362:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006364:	f7fc fba0 	bl	8002aa8 <HAL_GetTick>
 8006368:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800636a:	4b39      	ldr	r3, [pc, #228]	; (8006450 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	015b      	lsls	r3, r3, #5
 8006370:	0d1b      	lsrs	r3, r3, #20
 8006372:	69fa      	ldr	r2, [r7, #28]
 8006374:	fb02 f303 	mul.w	r3, r2, r3
 8006378:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800637a:	e054      	b.n	8006426 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006382:	d050      	beq.n	8006426 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006384:	f7fc fb90 	bl	8002aa8 <HAL_GetTick>
 8006388:	4602      	mov	r2, r0
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	69fa      	ldr	r2, [r7, #28]
 8006390:	429a      	cmp	r2, r3
 8006392:	d902      	bls.n	800639a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d13d      	bne.n	8006416 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	685a      	ldr	r2, [r3, #4]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80063a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063b2:	d111      	bne.n	80063d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063bc:	d004      	beq.n	80063c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063c6:	d107      	bne.n	80063d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063e0:	d10f      	bne.n	8006402 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063f0:	601a      	str	r2, [r3, #0]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006400:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e017      	b.n	8006446 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d101      	bne.n	8006420 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	3b01      	subs	r3, #1
 8006424:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	689a      	ldr	r2, [r3, #8]
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	4013      	ands	r3, r2
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	429a      	cmp	r2, r3
 8006434:	bf0c      	ite	eq
 8006436:	2301      	moveq	r3, #1
 8006438:	2300      	movne	r3, #0
 800643a:	b2db      	uxtb	r3, r3
 800643c:	461a      	mov	r2, r3
 800643e:	79fb      	ldrb	r3, [r7, #7]
 8006440:	429a      	cmp	r2, r3
 8006442:	d19b      	bne.n	800637c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006444:	2300      	movs	r3, #0
}
 8006446:	4618      	mov	r0, r3
 8006448:	3720      	adds	r7, #32
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	20000004 	.word	0x20000004

08006454 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b088      	sub	sp, #32
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
 8006460:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006462:	f7fc fb21 	bl	8002aa8 <HAL_GetTick>
 8006466:	4602      	mov	r2, r0
 8006468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800646a:	1a9b      	subs	r3, r3, r2
 800646c:	683a      	ldr	r2, [r7, #0]
 800646e:	4413      	add	r3, r2
 8006470:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006472:	f7fc fb19 	bl	8002aa8 <HAL_GetTick>
 8006476:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006478:	4b3c      	ldr	r3, [pc, #240]	; (800656c <SPI_WaitFifoStateUntilTimeout+0x118>)
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	4613      	mov	r3, r2
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	4413      	add	r3, r2
 8006482:	00da      	lsls	r2, r3, #3
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	0d1b      	lsrs	r3, r3, #20
 8006488:	69fa      	ldr	r2, [r7, #28]
 800648a:	fb02 f303 	mul.w	r3, r2, r3
 800648e:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8006490:	e05f      	b.n	8006552 <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006498:	d106      	bne.n	80064a8 <SPI_WaitFifoStateUntilTimeout+0x54>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d103      	bne.n	80064a8 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	330c      	adds	r3, #12
 80064a6:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ae:	d050      	beq.n	8006552 <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064b0:	f7fc fafa 	bl	8002aa8 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	69fa      	ldr	r2, [r7, #28]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d902      	bls.n	80064c6 <SPI_WaitFifoStateUntilTimeout+0x72>
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d13d      	bne.n	8006542 <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	685a      	ldr	r2, [r3, #4]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064de:	d111      	bne.n	8006504 <SPI_WaitFifoStateUntilTimeout+0xb0>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064e8:	d004      	beq.n	80064f4 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064f2:	d107      	bne.n	8006504 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006502:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800650c:	d10f      	bne.n	800652e <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800651c:	601a      	str	r2, [r3, #0]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800652c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800653e:	2303      	movs	r3, #3
 8006540:	e010      	b.n	8006564 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 8006548:	2300      	movs	r3, #0
 800654a:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	3b01      	subs	r3, #1
 8006550:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689a      	ldr	r2, [r3, #8]
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	4013      	ands	r3, r2
 800655c:	687a      	ldr	r2, [r7, #4]
 800655e:	429a      	cmp	r2, r3
 8006560:	d197      	bne.n	8006492 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3720      	adds	r7, #32
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	20000004 	.word	0x20000004

08006570 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b086      	sub	sp, #24
 8006574:	af02      	add	r7, sp, #8
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	2200      	movs	r2, #0
 8006584:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f7ff ff63 	bl	8006454 <SPI_WaitFifoStateUntilTimeout>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d007      	beq.n	80065a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006598:	f043 0220 	orr.w	r2, r3, #32
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e027      	b.n	80065f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	2200      	movs	r2, #0
 80065ac:	2180      	movs	r1, #128	; 0x80
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f7ff fec8 	bl	8006344 <SPI_WaitFlagStateUntilTimeout>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d007      	beq.n	80065ca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065be:	f043 0220 	orr.w	r2, r3, #32
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80065c6:	2303      	movs	r3, #3
 80065c8:	e014      	b.n	80065f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f7ff ff3c 	bl	8006454 <SPI_WaitFifoStateUntilTimeout>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d007      	beq.n	80065f2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065e6:	f043 0220 	orr.w	r2, r3, #32
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e000      	b.n	80065f4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80065f2:	2300      	movs	r3, #0
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3710      	adds	r7, #16
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d101      	bne.n	800660e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e049      	b.n	80066a2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006614:	b2db      	uxtb	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d106      	bne.n	8006628 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f7fc f930 	bl	8002888 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2202      	movs	r2, #2
 800662c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	3304      	adds	r3, #4
 8006638:	4619      	mov	r1, r3
 800663a:	4610      	mov	r0, r2
 800663c:	f000 fa4c 	bl	8006ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3708      	adds	r7, #8
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
	...

080066ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d109      	bne.n	80066d0 <HAL_TIM_PWM_Start+0x24>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	bf14      	ite	ne
 80066c8:	2301      	movne	r3, #1
 80066ca:	2300      	moveq	r3, #0
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	e03c      	b.n	800674a <HAL_TIM_PWM_Start+0x9e>
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	2b04      	cmp	r3, #4
 80066d4:	d109      	bne.n	80066ea <HAL_TIM_PWM_Start+0x3e>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	2b01      	cmp	r3, #1
 80066e0:	bf14      	ite	ne
 80066e2:	2301      	movne	r3, #1
 80066e4:	2300      	moveq	r3, #0
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	e02f      	b.n	800674a <HAL_TIM_PWM_Start+0x9e>
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d109      	bne.n	8006704 <HAL_TIM_PWM_Start+0x58>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	bf14      	ite	ne
 80066fc:	2301      	movne	r3, #1
 80066fe:	2300      	moveq	r3, #0
 8006700:	b2db      	uxtb	r3, r3
 8006702:	e022      	b.n	800674a <HAL_TIM_PWM_Start+0x9e>
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	2b0c      	cmp	r3, #12
 8006708:	d109      	bne.n	800671e <HAL_TIM_PWM_Start+0x72>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006710:	b2db      	uxtb	r3, r3
 8006712:	2b01      	cmp	r3, #1
 8006714:	bf14      	ite	ne
 8006716:	2301      	movne	r3, #1
 8006718:	2300      	moveq	r3, #0
 800671a:	b2db      	uxtb	r3, r3
 800671c:	e015      	b.n	800674a <HAL_TIM_PWM_Start+0x9e>
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	2b10      	cmp	r3, #16
 8006722:	d109      	bne.n	8006738 <HAL_TIM_PWM_Start+0x8c>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b01      	cmp	r3, #1
 800672e:	bf14      	ite	ne
 8006730:	2301      	movne	r3, #1
 8006732:	2300      	moveq	r3, #0
 8006734:	b2db      	uxtb	r3, r3
 8006736:	e008      	b.n	800674a <HAL_TIM_PWM_Start+0x9e>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2b01      	cmp	r3, #1
 8006742:	bf14      	ite	ne
 8006744:	2301      	movne	r3, #1
 8006746:	2300      	moveq	r3, #0
 8006748:	b2db      	uxtb	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d001      	beq.n	8006752 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e09c      	b.n	800688c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d104      	bne.n	8006762 <HAL_TIM_PWM_Start+0xb6>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2202      	movs	r2, #2
 800675c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006760:	e023      	b.n	80067aa <HAL_TIM_PWM_Start+0xfe>
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	2b04      	cmp	r3, #4
 8006766:	d104      	bne.n	8006772 <HAL_TIM_PWM_Start+0xc6>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2202      	movs	r2, #2
 800676c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006770:	e01b      	b.n	80067aa <HAL_TIM_PWM_Start+0xfe>
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b08      	cmp	r3, #8
 8006776:	d104      	bne.n	8006782 <HAL_TIM_PWM_Start+0xd6>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2202      	movs	r2, #2
 800677c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006780:	e013      	b.n	80067aa <HAL_TIM_PWM_Start+0xfe>
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	2b0c      	cmp	r3, #12
 8006786:	d104      	bne.n	8006792 <HAL_TIM_PWM_Start+0xe6>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2202      	movs	r2, #2
 800678c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006790:	e00b      	b.n	80067aa <HAL_TIM_PWM_Start+0xfe>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b10      	cmp	r3, #16
 8006796:	d104      	bne.n	80067a2 <HAL_TIM_PWM_Start+0xf6>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2202      	movs	r2, #2
 800679c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067a0:	e003      	b.n	80067aa <HAL_TIM_PWM_Start+0xfe>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2202      	movs	r2, #2
 80067a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2201      	movs	r2, #1
 80067b0:	6839      	ldr	r1, [r7, #0]
 80067b2:	4618      	mov	r0, r3
 80067b4:	f000 fd00 	bl	80071b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a35      	ldr	r2, [pc, #212]	; (8006894 <HAL_TIM_PWM_Start+0x1e8>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d013      	beq.n	80067ea <HAL_TIM_PWM_Start+0x13e>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a34      	ldr	r2, [pc, #208]	; (8006898 <HAL_TIM_PWM_Start+0x1ec>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d00e      	beq.n	80067ea <HAL_TIM_PWM_Start+0x13e>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a32      	ldr	r2, [pc, #200]	; (800689c <HAL_TIM_PWM_Start+0x1f0>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d009      	beq.n	80067ea <HAL_TIM_PWM_Start+0x13e>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a31      	ldr	r2, [pc, #196]	; (80068a0 <HAL_TIM_PWM_Start+0x1f4>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d004      	beq.n	80067ea <HAL_TIM_PWM_Start+0x13e>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a2f      	ldr	r2, [pc, #188]	; (80068a4 <HAL_TIM_PWM_Start+0x1f8>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d101      	bne.n	80067ee <HAL_TIM_PWM_Start+0x142>
 80067ea:	2301      	movs	r3, #1
 80067ec:	e000      	b.n	80067f0 <HAL_TIM_PWM_Start+0x144>
 80067ee:	2300      	movs	r3, #0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d007      	beq.n	8006804 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006802:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a22      	ldr	r2, [pc, #136]	; (8006894 <HAL_TIM_PWM_Start+0x1e8>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d01d      	beq.n	800684a <HAL_TIM_PWM_Start+0x19e>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006816:	d018      	beq.n	800684a <HAL_TIM_PWM_Start+0x19e>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a22      	ldr	r2, [pc, #136]	; (80068a8 <HAL_TIM_PWM_Start+0x1fc>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d013      	beq.n	800684a <HAL_TIM_PWM_Start+0x19e>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a21      	ldr	r2, [pc, #132]	; (80068ac <HAL_TIM_PWM_Start+0x200>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d00e      	beq.n	800684a <HAL_TIM_PWM_Start+0x19e>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a1f      	ldr	r2, [pc, #124]	; (80068b0 <HAL_TIM_PWM_Start+0x204>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d009      	beq.n	800684a <HAL_TIM_PWM_Start+0x19e>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a17      	ldr	r2, [pc, #92]	; (8006898 <HAL_TIM_PWM_Start+0x1ec>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d004      	beq.n	800684a <HAL_TIM_PWM_Start+0x19e>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a15      	ldr	r2, [pc, #84]	; (800689c <HAL_TIM_PWM_Start+0x1f0>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d115      	bne.n	8006876 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	689a      	ldr	r2, [r3, #8]
 8006850:	4b18      	ldr	r3, [pc, #96]	; (80068b4 <HAL_TIM_PWM_Start+0x208>)
 8006852:	4013      	ands	r3, r2
 8006854:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2b06      	cmp	r3, #6
 800685a:	d015      	beq.n	8006888 <HAL_TIM_PWM_Start+0x1dc>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006862:	d011      	beq.n	8006888 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f042 0201 	orr.w	r2, r2, #1
 8006872:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006874:	e008      	b.n	8006888 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f042 0201 	orr.w	r2, r2, #1
 8006884:	601a      	str	r2, [r3, #0]
 8006886:	e000      	b.n	800688a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006888:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	3710      	adds	r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	40012c00 	.word	0x40012c00
 8006898:	40013400 	.word	0x40013400
 800689c:	40014000 	.word	0x40014000
 80068a0:	40014400 	.word	0x40014400
 80068a4:	40014800 	.word	0x40014800
 80068a8:	40000400 	.word	0x40000400
 80068ac:	40000800 	.word	0x40000800
 80068b0:	40000c00 	.word	0x40000c00
 80068b4:	00010007 	.word	0x00010007

080068b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d101      	bne.n	80068d2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80068ce:	2302      	movs	r3, #2
 80068d0:	e0fd      	b.n	8006ace <HAL_TIM_PWM_ConfigChannel+0x216>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2b14      	cmp	r3, #20
 80068de:	f200 80f0 	bhi.w	8006ac2 <HAL_TIM_PWM_ConfigChannel+0x20a>
 80068e2:	a201      	add	r2, pc, #4	; (adr r2, 80068e8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80068e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068e8:	0800693d 	.word	0x0800693d
 80068ec:	08006ac3 	.word	0x08006ac3
 80068f0:	08006ac3 	.word	0x08006ac3
 80068f4:	08006ac3 	.word	0x08006ac3
 80068f8:	0800697d 	.word	0x0800697d
 80068fc:	08006ac3 	.word	0x08006ac3
 8006900:	08006ac3 	.word	0x08006ac3
 8006904:	08006ac3 	.word	0x08006ac3
 8006908:	080069bf 	.word	0x080069bf
 800690c:	08006ac3 	.word	0x08006ac3
 8006910:	08006ac3 	.word	0x08006ac3
 8006914:	08006ac3 	.word	0x08006ac3
 8006918:	080069ff 	.word	0x080069ff
 800691c:	08006ac3 	.word	0x08006ac3
 8006920:	08006ac3 	.word	0x08006ac3
 8006924:	08006ac3 	.word	0x08006ac3
 8006928:	08006a41 	.word	0x08006a41
 800692c:	08006ac3 	.word	0x08006ac3
 8006930:	08006ac3 	.word	0x08006ac3
 8006934:	08006ac3 	.word	0x08006ac3
 8006938:	08006a81 	.word	0x08006a81
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	68b9      	ldr	r1, [r7, #8]
 8006942:	4618      	mov	r0, r3
 8006944:	f000 f962 	bl	8006c0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	699a      	ldr	r2, [r3, #24]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f042 0208 	orr.w	r2, r2, #8
 8006956:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	699a      	ldr	r2, [r3, #24]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f022 0204 	bic.w	r2, r2, #4
 8006966:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6999      	ldr	r1, [r3, #24]
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	691a      	ldr	r2, [r3, #16]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	430a      	orrs	r2, r1
 8006978:	619a      	str	r2, [r3, #24]
      break;
 800697a:	e0a3      	b.n	8006ac4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68b9      	ldr	r1, [r7, #8]
 8006982:	4618      	mov	r0, r3
 8006984:	f000 f9d2 	bl	8006d2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	699a      	ldr	r2, [r3, #24]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006996:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	699a      	ldr	r2, [r3, #24]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	6999      	ldr	r1, [r3, #24]
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	021a      	lsls	r2, r3, #8
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	430a      	orrs	r2, r1
 80069ba:	619a      	str	r2, [r3, #24]
      break;
 80069bc:	e082      	b.n	8006ac4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68b9      	ldr	r1, [r7, #8]
 80069c4:	4618      	mov	r0, r3
 80069c6:	f000 fa3b 	bl	8006e40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	69da      	ldr	r2, [r3, #28]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f042 0208 	orr.w	r2, r2, #8
 80069d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	69da      	ldr	r2, [r3, #28]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f022 0204 	bic.w	r2, r2, #4
 80069e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	69d9      	ldr	r1, [r3, #28]
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	691a      	ldr	r2, [r3, #16]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	430a      	orrs	r2, r1
 80069fa:	61da      	str	r2, [r3, #28]
      break;
 80069fc:	e062      	b.n	8006ac4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	68b9      	ldr	r1, [r7, #8]
 8006a04:	4618      	mov	r0, r3
 8006a06:	f000 faa3 	bl	8006f50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	69da      	ldr	r2, [r3, #28]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	69da      	ldr	r2, [r3, #28]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	69d9      	ldr	r1, [r3, #28]
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	691b      	ldr	r3, [r3, #16]
 8006a34:	021a      	lsls	r2, r3, #8
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	61da      	str	r2, [r3, #28]
      break;
 8006a3e:	e041      	b.n	8006ac4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	68b9      	ldr	r1, [r7, #8]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f000 faec 	bl	8007024 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f042 0208 	orr.w	r2, r2, #8
 8006a5a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f022 0204 	bic.w	r2, r2, #4
 8006a6a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	691a      	ldr	r2, [r3, #16]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	430a      	orrs	r2, r1
 8006a7c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006a7e:	e021      	b.n	8006ac4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68b9      	ldr	r1, [r7, #8]
 8006a86:	4618      	mov	r0, r3
 8006a88:	f000 fb30 	bl	80070ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a9a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aaa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	021a      	lsls	r2, r3, #8
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	430a      	orrs	r2, r1
 8006abe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006ac0:	e000      	b.n	8006ac4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006ac2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop

08006ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a40      	ldr	r2, [pc, #256]	; (8006bec <TIM_Base_SetConfig+0x114>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d013      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006af6:	d00f      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a3d      	ldr	r2, [pc, #244]	; (8006bf0 <TIM_Base_SetConfig+0x118>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d00b      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	4a3c      	ldr	r2, [pc, #240]	; (8006bf4 <TIM_Base_SetConfig+0x11c>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d007      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a3b      	ldr	r2, [pc, #236]	; (8006bf8 <TIM_Base_SetConfig+0x120>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d003      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a3a      	ldr	r2, [pc, #232]	; (8006bfc <TIM_Base_SetConfig+0x124>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d108      	bne.n	8006b2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a2f      	ldr	r2, [pc, #188]	; (8006bec <TIM_Base_SetConfig+0x114>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d01f      	beq.n	8006b72 <TIM_Base_SetConfig+0x9a>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b38:	d01b      	beq.n	8006b72 <TIM_Base_SetConfig+0x9a>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a2c      	ldr	r2, [pc, #176]	; (8006bf0 <TIM_Base_SetConfig+0x118>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d017      	beq.n	8006b72 <TIM_Base_SetConfig+0x9a>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a2b      	ldr	r2, [pc, #172]	; (8006bf4 <TIM_Base_SetConfig+0x11c>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d013      	beq.n	8006b72 <TIM_Base_SetConfig+0x9a>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a2a      	ldr	r2, [pc, #168]	; (8006bf8 <TIM_Base_SetConfig+0x120>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d00f      	beq.n	8006b72 <TIM_Base_SetConfig+0x9a>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a29      	ldr	r2, [pc, #164]	; (8006bfc <TIM_Base_SetConfig+0x124>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d00b      	beq.n	8006b72 <TIM_Base_SetConfig+0x9a>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a28      	ldr	r2, [pc, #160]	; (8006c00 <TIM_Base_SetConfig+0x128>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d007      	beq.n	8006b72 <TIM_Base_SetConfig+0x9a>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a27      	ldr	r2, [pc, #156]	; (8006c04 <TIM_Base_SetConfig+0x12c>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d003      	beq.n	8006b72 <TIM_Base_SetConfig+0x9a>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a26      	ldr	r2, [pc, #152]	; (8006c08 <TIM_Base_SetConfig+0x130>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d108      	bne.n	8006b84 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	695b      	ldr	r3, [r3, #20]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	68fa      	ldr	r2, [r7, #12]
 8006b96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a10      	ldr	r2, [pc, #64]	; (8006bec <TIM_Base_SetConfig+0x114>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d00f      	beq.n	8006bd0 <TIM_Base_SetConfig+0xf8>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a12      	ldr	r2, [pc, #72]	; (8006bfc <TIM_Base_SetConfig+0x124>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d00b      	beq.n	8006bd0 <TIM_Base_SetConfig+0xf8>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a11      	ldr	r2, [pc, #68]	; (8006c00 <TIM_Base_SetConfig+0x128>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d007      	beq.n	8006bd0 <TIM_Base_SetConfig+0xf8>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a10      	ldr	r2, [pc, #64]	; (8006c04 <TIM_Base_SetConfig+0x12c>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d003      	beq.n	8006bd0 <TIM_Base_SetConfig+0xf8>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a0f      	ldr	r2, [pc, #60]	; (8006c08 <TIM_Base_SetConfig+0x130>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d103      	bne.n	8006bd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	691a      	ldr	r2, [r3, #16]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	615a      	str	r2, [r3, #20]
}
 8006bde:	bf00      	nop
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	40012c00 	.word	0x40012c00
 8006bf0:	40000400 	.word	0x40000400
 8006bf4:	40000800 	.word	0x40000800
 8006bf8:	40000c00 	.word	0x40000c00
 8006bfc:	40013400 	.word	0x40013400
 8006c00:	40014000 	.word	0x40014000
 8006c04:	40014400 	.word	0x40014400
 8006c08:	40014800 	.word	0x40014800

08006c0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b087      	sub	sp, #28
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	f023 0201 	bic.w	r2, r3, #1
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	699b      	ldr	r3, [r3, #24]
 8006c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 0303 	bic.w	r3, r3, #3
 8006c46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	f023 0302 	bic.w	r3, r3, #2
 8006c58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a2c      	ldr	r2, [pc, #176]	; (8006d18 <TIM_OC1_SetConfig+0x10c>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d00f      	beq.n	8006c8c <TIM_OC1_SetConfig+0x80>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a2b      	ldr	r2, [pc, #172]	; (8006d1c <TIM_OC1_SetConfig+0x110>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d00b      	beq.n	8006c8c <TIM_OC1_SetConfig+0x80>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a2a      	ldr	r2, [pc, #168]	; (8006d20 <TIM_OC1_SetConfig+0x114>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d007      	beq.n	8006c8c <TIM_OC1_SetConfig+0x80>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a29      	ldr	r2, [pc, #164]	; (8006d24 <TIM_OC1_SetConfig+0x118>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d003      	beq.n	8006c8c <TIM_OC1_SetConfig+0x80>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a28      	ldr	r2, [pc, #160]	; (8006d28 <TIM_OC1_SetConfig+0x11c>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d10c      	bne.n	8006ca6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	f023 0308 	bic.w	r3, r3, #8
 8006c92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	697a      	ldr	r2, [r7, #20]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	f023 0304 	bic.w	r3, r3, #4
 8006ca4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a1b      	ldr	r2, [pc, #108]	; (8006d18 <TIM_OC1_SetConfig+0x10c>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d00f      	beq.n	8006cce <TIM_OC1_SetConfig+0xc2>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a1a      	ldr	r2, [pc, #104]	; (8006d1c <TIM_OC1_SetConfig+0x110>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d00b      	beq.n	8006cce <TIM_OC1_SetConfig+0xc2>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a19      	ldr	r2, [pc, #100]	; (8006d20 <TIM_OC1_SetConfig+0x114>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d007      	beq.n	8006cce <TIM_OC1_SetConfig+0xc2>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a18      	ldr	r2, [pc, #96]	; (8006d24 <TIM_OC1_SetConfig+0x118>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d003      	beq.n	8006cce <TIM_OC1_SetConfig+0xc2>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a17      	ldr	r2, [pc, #92]	; (8006d28 <TIM_OC1_SetConfig+0x11c>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d111      	bne.n	8006cf2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	693a      	ldr	r2, [r7, #16]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	685a      	ldr	r2, [r3, #4]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	697a      	ldr	r2, [r7, #20]
 8006d0a:	621a      	str	r2, [r3, #32]
}
 8006d0c:	bf00      	nop
 8006d0e:	371c      	adds	r7, #28
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr
 8006d18:	40012c00 	.word	0x40012c00
 8006d1c:	40013400 	.word	0x40013400
 8006d20:	40014000 	.word	0x40014000
 8006d24:	40014400 	.word	0x40014400
 8006d28:	40014800 	.word	0x40014800

08006d2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b087      	sub	sp, #28
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a1b      	ldr	r3, [r3, #32]
 8006d3a:	f023 0210 	bic.w	r2, r3, #16
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
 8006d46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	699b      	ldr	r3, [r3, #24]
 8006d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	021b      	lsls	r3, r3, #8
 8006d6e:	68fa      	ldr	r2, [r7, #12]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	f023 0320 	bic.w	r3, r3, #32
 8006d7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	011b      	lsls	r3, r3, #4
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a28      	ldr	r2, [pc, #160]	; (8006e2c <TIM_OC2_SetConfig+0x100>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d003      	beq.n	8006d98 <TIM_OC2_SetConfig+0x6c>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a27      	ldr	r2, [pc, #156]	; (8006e30 <TIM_OC2_SetConfig+0x104>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d10d      	bne.n	8006db4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	68db      	ldr	r3, [r3, #12]
 8006da4:	011b      	lsls	r3, r3, #4
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006db2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	4a1d      	ldr	r2, [pc, #116]	; (8006e2c <TIM_OC2_SetConfig+0x100>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d00f      	beq.n	8006ddc <TIM_OC2_SetConfig+0xb0>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4a1c      	ldr	r2, [pc, #112]	; (8006e30 <TIM_OC2_SetConfig+0x104>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d00b      	beq.n	8006ddc <TIM_OC2_SetConfig+0xb0>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a1b      	ldr	r2, [pc, #108]	; (8006e34 <TIM_OC2_SetConfig+0x108>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d007      	beq.n	8006ddc <TIM_OC2_SetConfig+0xb0>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a1a      	ldr	r2, [pc, #104]	; (8006e38 <TIM_OC2_SetConfig+0x10c>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d003      	beq.n	8006ddc <TIM_OC2_SetConfig+0xb0>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a19      	ldr	r2, [pc, #100]	; (8006e3c <TIM_OC2_SetConfig+0x110>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d113      	bne.n	8006e04 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006de2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006dea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	695b      	ldr	r3, [r3, #20]
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	693a      	ldr	r2, [r7, #16]
 8006df4:	4313      	orrs	r3, r2
 8006df6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	699b      	ldr	r3, [r3, #24]
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	693a      	ldr	r2, [r7, #16]
 8006e08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	685a      	ldr	r2, [r3, #4]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	621a      	str	r2, [r3, #32]
}
 8006e1e:	bf00      	nop
 8006e20:	371c      	adds	r7, #28
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	40012c00 	.word	0x40012c00
 8006e30:	40013400 	.word	0x40013400
 8006e34:	40014000 	.word	0x40014000
 8006e38:	40014400 	.word	0x40014400
 8006e3c:	40014800 	.word	0x40014800

08006e40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b087      	sub	sp, #28
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a1b      	ldr	r3, [r3, #32]
 8006e4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6a1b      	ldr	r3, [r3, #32]
 8006e5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	69db      	ldr	r3, [r3, #28]
 8006e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	f023 0303 	bic.w	r3, r3, #3
 8006e7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	021b      	lsls	r3, r3, #8
 8006e94:	697a      	ldr	r2, [r7, #20]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a27      	ldr	r2, [pc, #156]	; (8006f3c <TIM_OC3_SetConfig+0xfc>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d003      	beq.n	8006eaa <TIM_OC3_SetConfig+0x6a>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a26      	ldr	r2, [pc, #152]	; (8006f40 <TIM_OC3_SetConfig+0x100>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d10d      	bne.n	8006ec6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006eb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	021b      	lsls	r3, r3, #8
 8006eb8:	697a      	ldr	r2, [r7, #20]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ec4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a1c      	ldr	r2, [pc, #112]	; (8006f3c <TIM_OC3_SetConfig+0xfc>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d00f      	beq.n	8006eee <TIM_OC3_SetConfig+0xae>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a1b      	ldr	r2, [pc, #108]	; (8006f40 <TIM_OC3_SetConfig+0x100>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d00b      	beq.n	8006eee <TIM_OC3_SetConfig+0xae>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a1a      	ldr	r2, [pc, #104]	; (8006f44 <TIM_OC3_SetConfig+0x104>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d007      	beq.n	8006eee <TIM_OC3_SetConfig+0xae>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a19      	ldr	r2, [pc, #100]	; (8006f48 <TIM_OC3_SetConfig+0x108>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d003      	beq.n	8006eee <TIM_OC3_SetConfig+0xae>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a18      	ldr	r2, [pc, #96]	; (8006f4c <TIM_OC3_SetConfig+0x10c>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d113      	bne.n	8006f16 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006efc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	695b      	ldr	r3, [r3, #20]
 8006f02:	011b      	lsls	r3, r3, #4
 8006f04:	693a      	ldr	r2, [r7, #16]
 8006f06:	4313      	orrs	r3, r2
 8006f08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	011b      	lsls	r3, r3, #4
 8006f10:	693a      	ldr	r2, [r7, #16]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	693a      	ldr	r2, [r7, #16]
 8006f1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	68fa      	ldr	r2, [r7, #12]
 8006f20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	697a      	ldr	r2, [r7, #20]
 8006f2e:	621a      	str	r2, [r3, #32]
}
 8006f30:	bf00      	nop
 8006f32:	371c      	adds	r7, #28
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr
 8006f3c:	40012c00 	.word	0x40012c00
 8006f40:	40013400 	.word	0x40013400
 8006f44:	40014000 	.word	0x40014000
 8006f48:	40014400 	.word	0x40014400
 8006f4c:	40014800 	.word	0x40014800

08006f50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b087      	sub	sp, #28
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a1b      	ldr	r3, [r3, #32]
 8006f5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a1b      	ldr	r3, [r3, #32]
 8006f6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	69db      	ldr	r3, [r3, #28]
 8006f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	021b      	lsls	r3, r3, #8
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	031b      	lsls	r3, r3, #12
 8006fa6:	693a      	ldr	r2, [r7, #16]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a18      	ldr	r2, [pc, #96]	; (8007010 <TIM_OC4_SetConfig+0xc0>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d00f      	beq.n	8006fd4 <TIM_OC4_SetConfig+0x84>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a17      	ldr	r2, [pc, #92]	; (8007014 <TIM_OC4_SetConfig+0xc4>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d00b      	beq.n	8006fd4 <TIM_OC4_SetConfig+0x84>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a16      	ldr	r2, [pc, #88]	; (8007018 <TIM_OC4_SetConfig+0xc8>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d007      	beq.n	8006fd4 <TIM_OC4_SetConfig+0x84>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a15      	ldr	r2, [pc, #84]	; (800701c <TIM_OC4_SetConfig+0xcc>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d003      	beq.n	8006fd4 <TIM_OC4_SetConfig+0x84>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a14      	ldr	r2, [pc, #80]	; (8007020 <TIM_OC4_SetConfig+0xd0>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d109      	bne.n	8006fe8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	019b      	lsls	r3, r3, #6
 8006fe2:	697a      	ldr	r2, [r7, #20]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	685a      	ldr	r2, [r3, #4]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	621a      	str	r2, [r3, #32]
}
 8007002:	bf00      	nop
 8007004:	371c      	adds	r7, #28
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	40012c00 	.word	0x40012c00
 8007014:	40013400 	.word	0x40013400
 8007018:	40014000 	.word	0x40014000
 800701c:	40014400 	.word	0x40014400
 8007020:	40014800 	.word	0x40014800

08007024 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007024:	b480      	push	{r7}
 8007026:	b087      	sub	sp, #28
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6a1b      	ldr	r3, [r3, #32]
 8007032:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800704a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	4313      	orrs	r3, r2
 8007060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007068:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	041b      	lsls	r3, r3, #16
 8007070:	693a      	ldr	r2, [r7, #16]
 8007072:	4313      	orrs	r3, r2
 8007074:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a17      	ldr	r2, [pc, #92]	; (80070d8 <TIM_OC5_SetConfig+0xb4>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d00f      	beq.n	800709e <TIM_OC5_SetConfig+0x7a>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a16      	ldr	r2, [pc, #88]	; (80070dc <TIM_OC5_SetConfig+0xb8>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d00b      	beq.n	800709e <TIM_OC5_SetConfig+0x7a>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a15      	ldr	r2, [pc, #84]	; (80070e0 <TIM_OC5_SetConfig+0xbc>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d007      	beq.n	800709e <TIM_OC5_SetConfig+0x7a>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a14      	ldr	r2, [pc, #80]	; (80070e4 <TIM_OC5_SetConfig+0xc0>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d003      	beq.n	800709e <TIM_OC5_SetConfig+0x7a>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a13      	ldr	r2, [pc, #76]	; (80070e8 <TIM_OC5_SetConfig+0xc4>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d109      	bne.n	80070b2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	021b      	lsls	r3, r3, #8
 80070ac:	697a      	ldr	r2, [r7, #20]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	697a      	ldr	r2, [r7, #20]
 80070b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	685a      	ldr	r2, [r3, #4]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	693a      	ldr	r2, [r7, #16]
 80070ca:	621a      	str	r2, [r3, #32]
}
 80070cc:	bf00      	nop
 80070ce:	371c      	adds	r7, #28
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr
 80070d8:	40012c00 	.word	0x40012c00
 80070dc:	40013400 	.word	0x40013400
 80070e0:	40014000 	.word	0x40014000
 80070e4:	40014400 	.word	0x40014400
 80070e8:	40014800 	.word	0x40014800

080070ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b087      	sub	sp, #28
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800711a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800711e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	021b      	lsls	r3, r3, #8
 8007126:	68fa      	ldr	r2, [r7, #12]
 8007128:	4313      	orrs	r3, r2
 800712a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007132:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	051b      	lsls	r3, r3, #20
 800713a:	693a      	ldr	r2, [r7, #16]
 800713c:	4313      	orrs	r3, r2
 800713e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a18      	ldr	r2, [pc, #96]	; (80071a4 <TIM_OC6_SetConfig+0xb8>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d00f      	beq.n	8007168 <TIM_OC6_SetConfig+0x7c>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a17      	ldr	r2, [pc, #92]	; (80071a8 <TIM_OC6_SetConfig+0xbc>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d00b      	beq.n	8007168 <TIM_OC6_SetConfig+0x7c>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a16      	ldr	r2, [pc, #88]	; (80071ac <TIM_OC6_SetConfig+0xc0>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d007      	beq.n	8007168 <TIM_OC6_SetConfig+0x7c>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a15      	ldr	r2, [pc, #84]	; (80071b0 <TIM_OC6_SetConfig+0xc4>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d003      	beq.n	8007168 <TIM_OC6_SetConfig+0x7c>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a14      	ldr	r2, [pc, #80]	; (80071b4 <TIM_OC6_SetConfig+0xc8>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d109      	bne.n	800717c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800716e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	695b      	ldr	r3, [r3, #20]
 8007174:	029b      	lsls	r3, r3, #10
 8007176:	697a      	ldr	r2, [r7, #20]
 8007178:	4313      	orrs	r3, r2
 800717a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	697a      	ldr	r2, [r7, #20]
 8007180:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	685a      	ldr	r2, [r3, #4]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	693a      	ldr	r2, [r7, #16]
 8007194:	621a      	str	r2, [r3, #32]
}
 8007196:	bf00      	nop
 8007198:	371c      	adds	r7, #28
 800719a:	46bd      	mov	sp, r7
 800719c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	40012c00 	.word	0x40012c00
 80071a8:	40013400 	.word	0x40013400
 80071ac:	40014000 	.word	0x40014000
 80071b0:	40014400 	.word	0x40014400
 80071b4:	40014800 	.word	0x40014800

080071b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	f003 031f 	and.w	r3, r3, #31
 80071ca:	2201      	movs	r2, #1
 80071cc:	fa02 f303 	lsl.w	r3, r2, r3
 80071d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6a1a      	ldr	r2, [r3, #32]
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	43db      	mvns	r3, r3
 80071da:	401a      	ands	r2, r3
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6a1a      	ldr	r2, [r3, #32]
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	f003 031f 	and.w	r3, r3, #31
 80071ea:	6879      	ldr	r1, [r7, #4]
 80071ec:	fa01 f303 	lsl.w	r3, r1, r3
 80071f0:	431a      	orrs	r2, r3
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	621a      	str	r2, [r3, #32]
}
 80071f6:	bf00      	nop
 80071f8:	371c      	adds	r7, #28
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
	...

08007204 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007214:	2b01      	cmp	r3, #1
 8007216:	d101      	bne.n	800721c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007218:	2302      	movs	r3, #2
 800721a:	e068      	b.n	80072ee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2202      	movs	r2, #2
 8007228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a2e      	ldr	r2, [pc, #184]	; (80072fc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d004      	beq.n	8007250 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a2d      	ldr	r2, [pc, #180]	; (8007300 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d108      	bne.n	8007262 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007256:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	68fa      	ldr	r2, [r7, #12]
 800725e:	4313      	orrs	r3, r2
 8007260:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007268:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	4313      	orrs	r3, r2
 8007272:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68fa      	ldr	r2, [r7, #12]
 800727a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a1e      	ldr	r2, [pc, #120]	; (80072fc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d01d      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800728e:	d018      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a1b      	ldr	r2, [pc, #108]	; (8007304 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d013      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a1a      	ldr	r2, [pc, #104]	; (8007308 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d00e      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a18      	ldr	r2, [pc, #96]	; (800730c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d009      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a13      	ldr	r2, [pc, #76]	; (8007300 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d004      	beq.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a14      	ldr	r2, [pc, #80]	; (8007310 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d10c      	bne.n	80072dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	68ba      	ldr	r2, [r7, #8]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68ba      	ldr	r2, [r7, #8]
 80072da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072ec:	2300      	movs	r3, #0
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3714      	adds	r7, #20
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr
 80072fa:	bf00      	nop
 80072fc:	40012c00 	.word	0x40012c00
 8007300:	40013400 	.word	0x40013400
 8007304:	40000400 	.word	0x40000400
 8007308:	40000800 	.word	0x40000800
 800730c:	40000c00 	.word	0x40000c00
 8007310:	40014000 	.word	0x40014000

08007314 <__errno>:
 8007314:	4b01      	ldr	r3, [pc, #4]	; (800731c <__errno+0x8>)
 8007316:	6818      	ldr	r0, [r3, #0]
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	20000010 	.word	0x20000010

08007320 <__libc_init_array>:
 8007320:	b570      	push	{r4, r5, r6, lr}
 8007322:	4e0d      	ldr	r6, [pc, #52]	; (8007358 <__libc_init_array+0x38>)
 8007324:	4c0d      	ldr	r4, [pc, #52]	; (800735c <__libc_init_array+0x3c>)
 8007326:	1ba4      	subs	r4, r4, r6
 8007328:	10a4      	asrs	r4, r4, #2
 800732a:	2500      	movs	r5, #0
 800732c:	42a5      	cmp	r5, r4
 800732e:	d109      	bne.n	8007344 <__libc_init_array+0x24>
 8007330:	4e0b      	ldr	r6, [pc, #44]	; (8007360 <__libc_init_array+0x40>)
 8007332:	4c0c      	ldr	r4, [pc, #48]	; (8007364 <__libc_init_array+0x44>)
 8007334:	f001 fd4a 	bl	8008dcc <_init>
 8007338:	1ba4      	subs	r4, r4, r6
 800733a:	10a4      	asrs	r4, r4, #2
 800733c:	2500      	movs	r5, #0
 800733e:	42a5      	cmp	r5, r4
 8007340:	d105      	bne.n	800734e <__libc_init_array+0x2e>
 8007342:	bd70      	pop	{r4, r5, r6, pc}
 8007344:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007348:	4798      	blx	r3
 800734a:	3501      	adds	r5, #1
 800734c:	e7ee      	b.n	800732c <__libc_init_array+0xc>
 800734e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007352:	4798      	blx	r3
 8007354:	3501      	adds	r5, #1
 8007356:	e7f2      	b.n	800733e <__libc_init_array+0x1e>
 8007358:	080095f8 	.word	0x080095f8
 800735c:	080095f8 	.word	0x080095f8
 8007360:	080095f8 	.word	0x080095f8
 8007364:	080095fc 	.word	0x080095fc

08007368 <memcpy>:
 8007368:	b510      	push	{r4, lr}
 800736a:	1e43      	subs	r3, r0, #1
 800736c:	440a      	add	r2, r1
 800736e:	4291      	cmp	r1, r2
 8007370:	d100      	bne.n	8007374 <memcpy+0xc>
 8007372:	bd10      	pop	{r4, pc}
 8007374:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007378:	f803 4f01 	strb.w	r4, [r3, #1]!
 800737c:	e7f7      	b.n	800736e <memcpy+0x6>

0800737e <memset>:
 800737e:	4402      	add	r2, r0
 8007380:	4603      	mov	r3, r0
 8007382:	4293      	cmp	r3, r2
 8007384:	d100      	bne.n	8007388 <memset+0xa>
 8007386:	4770      	bx	lr
 8007388:	f803 1b01 	strb.w	r1, [r3], #1
 800738c:	e7f9      	b.n	8007382 <memset+0x4>
	...

08007390 <siprintf>:
 8007390:	b40e      	push	{r1, r2, r3}
 8007392:	b500      	push	{lr}
 8007394:	b09c      	sub	sp, #112	; 0x70
 8007396:	ab1d      	add	r3, sp, #116	; 0x74
 8007398:	9002      	str	r0, [sp, #8]
 800739a:	9006      	str	r0, [sp, #24]
 800739c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80073a0:	4809      	ldr	r0, [pc, #36]	; (80073c8 <siprintf+0x38>)
 80073a2:	9107      	str	r1, [sp, #28]
 80073a4:	9104      	str	r1, [sp, #16]
 80073a6:	4909      	ldr	r1, [pc, #36]	; (80073cc <siprintf+0x3c>)
 80073a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80073ac:	9105      	str	r1, [sp, #20]
 80073ae:	6800      	ldr	r0, [r0, #0]
 80073b0:	9301      	str	r3, [sp, #4]
 80073b2:	a902      	add	r1, sp, #8
 80073b4:	f000 f866 	bl	8007484 <_svfiprintf_r>
 80073b8:	9b02      	ldr	r3, [sp, #8]
 80073ba:	2200      	movs	r2, #0
 80073bc:	701a      	strb	r2, [r3, #0]
 80073be:	b01c      	add	sp, #112	; 0x70
 80073c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80073c4:	b003      	add	sp, #12
 80073c6:	4770      	bx	lr
 80073c8:	20000010 	.word	0x20000010
 80073cc:	ffff0208 	.word	0xffff0208

080073d0 <__ssputs_r>:
 80073d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073d4:	688e      	ldr	r6, [r1, #8]
 80073d6:	429e      	cmp	r6, r3
 80073d8:	4682      	mov	sl, r0
 80073da:	460c      	mov	r4, r1
 80073dc:	4690      	mov	r8, r2
 80073de:	4699      	mov	r9, r3
 80073e0:	d837      	bhi.n	8007452 <__ssputs_r+0x82>
 80073e2:	898a      	ldrh	r2, [r1, #12]
 80073e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80073e8:	d031      	beq.n	800744e <__ssputs_r+0x7e>
 80073ea:	6825      	ldr	r5, [r4, #0]
 80073ec:	6909      	ldr	r1, [r1, #16]
 80073ee:	1a6f      	subs	r7, r5, r1
 80073f0:	6965      	ldr	r5, [r4, #20]
 80073f2:	2302      	movs	r3, #2
 80073f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073f8:	fb95 f5f3 	sdiv	r5, r5, r3
 80073fc:	f109 0301 	add.w	r3, r9, #1
 8007400:	443b      	add	r3, r7
 8007402:	429d      	cmp	r5, r3
 8007404:	bf38      	it	cc
 8007406:	461d      	movcc	r5, r3
 8007408:	0553      	lsls	r3, r2, #21
 800740a:	d530      	bpl.n	800746e <__ssputs_r+0x9e>
 800740c:	4629      	mov	r1, r5
 800740e:	f000 fb21 	bl	8007a54 <_malloc_r>
 8007412:	4606      	mov	r6, r0
 8007414:	b950      	cbnz	r0, 800742c <__ssputs_r+0x5c>
 8007416:	230c      	movs	r3, #12
 8007418:	f8ca 3000 	str.w	r3, [sl]
 800741c:	89a3      	ldrh	r3, [r4, #12]
 800741e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007422:	81a3      	strh	r3, [r4, #12]
 8007424:	f04f 30ff 	mov.w	r0, #4294967295
 8007428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800742c:	463a      	mov	r2, r7
 800742e:	6921      	ldr	r1, [r4, #16]
 8007430:	f7ff ff9a 	bl	8007368 <memcpy>
 8007434:	89a3      	ldrh	r3, [r4, #12]
 8007436:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800743a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800743e:	81a3      	strh	r3, [r4, #12]
 8007440:	6126      	str	r6, [r4, #16]
 8007442:	6165      	str	r5, [r4, #20]
 8007444:	443e      	add	r6, r7
 8007446:	1bed      	subs	r5, r5, r7
 8007448:	6026      	str	r6, [r4, #0]
 800744a:	60a5      	str	r5, [r4, #8]
 800744c:	464e      	mov	r6, r9
 800744e:	454e      	cmp	r6, r9
 8007450:	d900      	bls.n	8007454 <__ssputs_r+0x84>
 8007452:	464e      	mov	r6, r9
 8007454:	4632      	mov	r2, r6
 8007456:	4641      	mov	r1, r8
 8007458:	6820      	ldr	r0, [r4, #0]
 800745a:	f000 fa93 	bl	8007984 <memmove>
 800745e:	68a3      	ldr	r3, [r4, #8]
 8007460:	1b9b      	subs	r3, r3, r6
 8007462:	60a3      	str	r3, [r4, #8]
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	441e      	add	r6, r3
 8007468:	6026      	str	r6, [r4, #0]
 800746a:	2000      	movs	r0, #0
 800746c:	e7dc      	b.n	8007428 <__ssputs_r+0x58>
 800746e:	462a      	mov	r2, r5
 8007470:	f000 fb4a 	bl	8007b08 <_realloc_r>
 8007474:	4606      	mov	r6, r0
 8007476:	2800      	cmp	r0, #0
 8007478:	d1e2      	bne.n	8007440 <__ssputs_r+0x70>
 800747a:	6921      	ldr	r1, [r4, #16]
 800747c:	4650      	mov	r0, sl
 800747e:	f000 fa9b 	bl	80079b8 <_free_r>
 8007482:	e7c8      	b.n	8007416 <__ssputs_r+0x46>

08007484 <_svfiprintf_r>:
 8007484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007488:	461d      	mov	r5, r3
 800748a:	898b      	ldrh	r3, [r1, #12]
 800748c:	061f      	lsls	r7, r3, #24
 800748e:	b09d      	sub	sp, #116	; 0x74
 8007490:	4680      	mov	r8, r0
 8007492:	460c      	mov	r4, r1
 8007494:	4616      	mov	r6, r2
 8007496:	d50f      	bpl.n	80074b8 <_svfiprintf_r+0x34>
 8007498:	690b      	ldr	r3, [r1, #16]
 800749a:	b96b      	cbnz	r3, 80074b8 <_svfiprintf_r+0x34>
 800749c:	2140      	movs	r1, #64	; 0x40
 800749e:	f000 fad9 	bl	8007a54 <_malloc_r>
 80074a2:	6020      	str	r0, [r4, #0]
 80074a4:	6120      	str	r0, [r4, #16]
 80074a6:	b928      	cbnz	r0, 80074b4 <_svfiprintf_r+0x30>
 80074a8:	230c      	movs	r3, #12
 80074aa:	f8c8 3000 	str.w	r3, [r8]
 80074ae:	f04f 30ff 	mov.w	r0, #4294967295
 80074b2:	e0c8      	b.n	8007646 <_svfiprintf_r+0x1c2>
 80074b4:	2340      	movs	r3, #64	; 0x40
 80074b6:	6163      	str	r3, [r4, #20]
 80074b8:	2300      	movs	r3, #0
 80074ba:	9309      	str	r3, [sp, #36]	; 0x24
 80074bc:	2320      	movs	r3, #32
 80074be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80074c2:	2330      	movs	r3, #48	; 0x30
 80074c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80074c8:	9503      	str	r5, [sp, #12]
 80074ca:	f04f 0b01 	mov.w	fp, #1
 80074ce:	4637      	mov	r7, r6
 80074d0:	463d      	mov	r5, r7
 80074d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80074d6:	b10b      	cbz	r3, 80074dc <_svfiprintf_r+0x58>
 80074d8:	2b25      	cmp	r3, #37	; 0x25
 80074da:	d13e      	bne.n	800755a <_svfiprintf_r+0xd6>
 80074dc:	ebb7 0a06 	subs.w	sl, r7, r6
 80074e0:	d00b      	beq.n	80074fa <_svfiprintf_r+0x76>
 80074e2:	4653      	mov	r3, sl
 80074e4:	4632      	mov	r2, r6
 80074e6:	4621      	mov	r1, r4
 80074e8:	4640      	mov	r0, r8
 80074ea:	f7ff ff71 	bl	80073d0 <__ssputs_r>
 80074ee:	3001      	adds	r0, #1
 80074f0:	f000 80a4 	beq.w	800763c <_svfiprintf_r+0x1b8>
 80074f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074f6:	4453      	add	r3, sl
 80074f8:	9309      	str	r3, [sp, #36]	; 0x24
 80074fa:	783b      	ldrb	r3, [r7, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 809d 	beq.w	800763c <_svfiprintf_r+0x1b8>
 8007502:	2300      	movs	r3, #0
 8007504:	f04f 32ff 	mov.w	r2, #4294967295
 8007508:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800750c:	9304      	str	r3, [sp, #16]
 800750e:	9307      	str	r3, [sp, #28]
 8007510:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007514:	931a      	str	r3, [sp, #104]	; 0x68
 8007516:	462f      	mov	r7, r5
 8007518:	2205      	movs	r2, #5
 800751a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800751e:	4850      	ldr	r0, [pc, #320]	; (8007660 <_svfiprintf_r+0x1dc>)
 8007520:	f7f8 fe5e 	bl	80001e0 <memchr>
 8007524:	9b04      	ldr	r3, [sp, #16]
 8007526:	b9d0      	cbnz	r0, 800755e <_svfiprintf_r+0xda>
 8007528:	06d9      	lsls	r1, r3, #27
 800752a:	bf44      	itt	mi
 800752c:	2220      	movmi	r2, #32
 800752e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007532:	071a      	lsls	r2, r3, #28
 8007534:	bf44      	itt	mi
 8007536:	222b      	movmi	r2, #43	; 0x2b
 8007538:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800753c:	782a      	ldrb	r2, [r5, #0]
 800753e:	2a2a      	cmp	r2, #42	; 0x2a
 8007540:	d015      	beq.n	800756e <_svfiprintf_r+0xea>
 8007542:	9a07      	ldr	r2, [sp, #28]
 8007544:	462f      	mov	r7, r5
 8007546:	2000      	movs	r0, #0
 8007548:	250a      	movs	r5, #10
 800754a:	4639      	mov	r1, r7
 800754c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007550:	3b30      	subs	r3, #48	; 0x30
 8007552:	2b09      	cmp	r3, #9
 8007554:	d94d      	bls.n	80075f2 <_svfiprintf_r+0x16e>
 8007556:	b1b8      	cbz	r0, 8007588 <_svfiprintf_r+0x104>
 8007558:	e00f      	b.n	800757a <_svfiprintf_r+0xf6>
 800755a:	462f      	mov	r7, r5
 800755c:	e7b8      	b.n	80074d0 <_svfiprintf_r+0x4c>
 800755e:	4a40      	ldr	r2, [pc, #256]	; (8007660 <_svfiprintf_r+0x1dc>)
 8007560:	1a80      	subs	r0, r0, r2
 8007562:	fa0b f000 	lsl.w	r0, fp, r0
 8007566:	4318      	orrs	r0, r3
 8007568:	9004      	str	r0, [sp, #16]
 800756a:	463d      	mov	r5, r7
 800756c:	e7d3      	b.n	8007516 <_svfiprintf_r+0x92>
 800756e:	9a03      	ldr	r2, [sp, #12]
 8007570:	1d11      	adds	r1, r2, #4
 8007572:	6812      	ldr	r2, [r2, #0]
 8007574:	9103      	str	r1, [sp, #12]
 8007576:	2a00      	cmp	r2, #0
 8007578:	db01      	blt.n	800757e <_svfiprintf_r+0xfa>
 800757a:	9207      	str	r2, [sp, #28]
 800757c:	e004      	b.n	8007588 <_svfiprintf_r+0x104>
 800757e:	4252      	negs	r2, r2
 8007580:	f043 0302 	orr.w	r3, r3, #2
 8007584:	9207      	str	r2, [sp, #28]
 8007586:	9304      	str	r3, [sp, #16]
 8007588:	783b      	ldrb	r3, [r7, #0]
 800758a:	2b2e      	cmp	r3, #46	; 0x2e
 800758c:	d10c      	bne.n	80075a8 <_svfiprintf_r+0x124>
 800758e:	787b      	ldrb	r3, [r7, #1]
 8007590:	2b2a      	cmp	r3, #42	; 0x2a
 8007592:	d133      	bne.n	80075fc <_svfiprintf_r+0x178>
 8007594:	9b03      	ldr	r3, [sp, #12]
 8007596:	1d1a      	adds	r2, r3, #4
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	9203      	str	r2, [sp, #12]
 800759c:	2b00      	cmp	r3, #0
 800759e:	bfb8      	it	lt
 80075a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80075a4:	3702      	adds	r7, #2
 80075a6:	9305      	str	r3, [sp, #20]
 80075a8:	4d2e      	ldr	r5, [pc, #184]	; (8007664 <_svfiprintf_r+0x1e0>)
 80075aa:	7839      	ldrb	r1, [r7, #0]
 80075ac:	2203      	movs	r2, #3
 80075ae:	4628      	mov	r0, r5
 80075b0:	f7f8 fe16 	bl	80001e0 <memchr>
 80075b4:	b138      	cbz	r0, 80075c6 <_svfiprintf_r+0x142>
 80075b6:	2340      	movs	r3, #64	; 0x40
 80075b8:	1b40      	subs	r0, r0, r5
 80075ba:	fa03 f000 	lsl.w	r0, r3, r0
 80075be:	9b04      	ldr	r3, [sp, #16]
 80075c0:	4303      	orrs	r3, r0
 80075c2:	3701      	adds	r7, #1
 80075c4:	9304      	str	r3, [sp, #16]
 80075c6:	7839      	ldrb	r1, [r7, #0]
 80075c8:	4827      	ldr	r0, [pc, #156]	; (8007668 <_svfiprintf_r+0x1e4>)
 80075ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075ce:	2206      	movs	r2, #6
 80075d0:	1c7e      	adds	r6, r7, #1
 80075d2:	f7f8 fe05 	bl	80001e0 <memchr>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	d038      	beq.n	800764c <_svfiprintf_r+0x1c8>
 80075da:	4b24      	ldr	r3, [pc, #144]	; (800766c <_svfiprintf_r+0x1e8>)
 80075dc:	bb13      	cbnz	r3, 8007624 <_svfiprintf_r+0x1a0>
 80075de:	9b03      	ldr	r3, [sp, #12]
 80075e0:	3307      	adds	r3, #7
 80075e2:	f023 0307 	bic.w	r3, r3, #7
 80075e6:	3308      	adds	r3, #8
 80075e8:	9303      	str	r3, [sp, #12]
 80075ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ec:	444b      	add	r3, r9
 80075ee:	9309      	str	r3, [sp, #36]	; 0x24
 80075f0:	e76d      	b.n	80074ce <_svfiprintf_r+0x4a>
 80075f2:	fb05 3202 	mla	r2, r5, r2, r3
 80075f6:	2001      	movs	r0, #1
 80075f8:	460f      	mov	r7, r1
 80075fa:	e7a6      	b.n	800754a <_svfiprintf_r+0xc6>
 80075fc:	2300      	movs	r3, #0
 80075fe:	3701      	adds	r7, #1
 8007600:	9305      	str	r3, [sp, #20]
 8007602:	4619      	mov	r1, r3
 8007604:	250a      	movs	r5, #10
 8007606:	4638      	mov	r0, r7
 8007608:	f810 2b01 	ldrb.w	r2, [r0], #1
 800760c:	3a30      	subs	r2, #48	; 0x30
 800760e:	2a09      	cmp	r2, #9
 8007610:	d903      	bls.n	800761a <_svfiprintf_r+0x196>
 8007612:	2b00      	cmp	r3, #0
 8007614:	d0c8      	beq.n	80075a8 <_svfiprintf_r+0x124>
 8007616:	9105      	str	r1, [sp, #20]
 8007618:	e7c6      	b.n	80075a8 <_svfiprintf_r+0x124>
 800761a:	fb05 2101 	mla	r1, r5, r1, r2
 800761e:	2301      	movs	r3, #1
 8007620:	4607      	mov	r7, r0
 8007622:	e7f0      	b.n	8007606 <_svfiprintf_r+0x182>
 8007624:	ab03      	add	r3, sp, #12
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	4622      	mov	r2, r4
 800762a:	4b11      	ldr	r3, [pc, #68]	; (8007670 <_svfiprintf_r+0x1ec>)
 800762c:	a904      	add	r1, sp, #16
 800762e:	4640      	mov	r0, r8
 8007630:	f3af 8000 	nop.w
 8007634:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007638:	4681      	mov	r9, r0
 800763a:	d1d6      	bne.n	80075ea <_svfiprintf_r+0x166>
 800763c:	89a3      	ldrh	r3, [r4, #12]
 800763e:	065b      	lsls	r3, r3, #25
 8007640:	f53f af35 	bmi.w	80074ae <_svfiprintf_r+0x2a>
 8007644:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007646:	b01d      	add	sp, #116	; 0x74
 8007648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800764c:	ab03      	add	r3, sp, #12
 800764e:	9300      	str	r3, [sp, #0]
 8007650:	4622      	mov	r2, r4
 8007652:	4b07      	ldr	r3, [pc, #28]	; (8007670 <_svfiprintf_r+0x1ec>)
 8007654:	a904      	add	r1, sp, #16
 8007656:	4640      	mov	r0, r8
 8007658:	f000 f882 	bl	8007760 <_printf_i>
 800765c:	e7ea      	b.n	8007634 <_svfiprintf_r+0x1b0>
 800765e:	bf00      	nop
 8007660:	080093e8 	.word	0x080093e8
 8007664:	080093ee 	.word	0x080093ee
 8007668:	080093f2 	.word	0x080093f2
 800766c:	00000000 	.word	0x00000000
 8007670:	080073d1 	.word	0x080073d1

08007674 <_printf_common>:
 8007674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007678:	4691      	mov	r9, r2
 800767a:	461f      	mov	r7, r3
 800767c:	688a      	ldr	r2, [r1, #8]
 800767e:	690b      	ldr	r3, [r1, #16]
 8007680:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007684:	4293      	cmp	r3, r2
 8007686:	bfb8      	it	lt
 8007688:	4613      	movlt	r3, r2
 800768a:	f8c9 3000 	str.w	r3, [r9]
 800768e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007692:	4606      	mov	r6, r0
 8007694:	460c      	mov	r4, r1
 8007696:	b112      	cbz	r2, 800769e <_printf_common+0x2a>
 8007698:	3301      	adds	r3, #1
 800769a:	f8c9 3000 	str.w	r3, [r9]
 800769e:	6823      	ldr	r3, [r4, #0]
 80076a0:	0699      	lsls	r1, r3, #26
 80076a2:	bf42      	ittt	mi
 80076a4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80076a8:	3302      	addmi	r3, #2
 80076aa:	f8c9 3000 	strmi.w	r3, [r9]
 80076ae:	6825      	ldr	r5, [r4, #0]
 80076b0:	f015 0506 	ands.w	r5, r5, #6
 80076b4:	d107      	bne.n	80076c6 <_printf_common+0x52>
 80076b6:	f104 0a19 	add.w	sl, r4, #25
 80076ba:	68e3      	ldr	r3, [r4, #12]
 80076bc:	f8d9 2000 	ldr.w	r2, [r9]
 80076c0:	1a9b      	subs	r3, r3, r2
 80076c2:	42ab      	cmp	r3, r5
 80076c4:	dc28      	bgt.n	8007718 <_printf_common+0xa4>
 80076c6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80076ca:	6822      	ldr	r2, [r4, #0]
 80076cc:	3300      	adds	r3, #0
 80076ce:	bf18      	it	ne
 80076d0:	2301      	movne	r3, #1
 80076d2:	0692      	lsls	r2, r2, #26
 80076d4:	d42d      	bmi.n	8007732 <_printf_common+0xbe>
 80076d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076da:	4639      	mov	r1, r7
 80076dc:	4630      	mov	r0, r6
 80076de:	47c0      	blx	r8
 80076e0:	3001      	adds	r0, #1
 80076e2:	d020      	beq.n	8007726 <_printf_common+0xb2>
 80076e4:	6823      	ldr	r3, [r4, #0]
 80076e6:	68e5      	ldr	r5, [r4, #12]
 80076e8:	f8d9 2000 	ldr.w	r2, [r9]
 80076ec:	f003 0306 	and.w	r3, r3, #6
 80076f0:	2b04      	cmp	r3, #4
 80076f2:	bf08      	it	eq
 80076f4:	1aad      	subeq	r5, r5, r2
 80076f6:	68a3      	ldr	r3, [r4, #8]
 80076f8:	6922      	ldr	r2, [r4, #16]
 80076fa:	bf0c      	ite	eq
 80076fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007700:	2500      	movne	r5, #0
 8007702:	4293      	cmp	r3, r2
 8007704:	bfc4      	itt	gt
 8007706:	1a9b      	subgt	r3, r3, r2
 8007708:	18ed      	addgt	r5, r5, r3
 800770a:	f04f 0900 	mov.w	r9, #0
 800770e:	341a      	adds	r4, #26
 8007710:	454d      	cmp	r5, r9
 8007712:	d11a      	bne.n	800774a <_printf_common+0xd6>
 8007714:	2000      	movs	r0, #0
 8007716:	e008      	b.n	800772a <_printf_common+0xb6>
 8007718:	2301      	movs	r3, #1
 800771a:	4652      	mov	r2, sl
 800771c:	4639      	mov	r1, r7
 800771e:	4630      	mov	r0, r6
 8007720:	47c0      	blx	r8
 8007722:	3001      	adds	r0, #1
 8007724:	d103      	bne.n	800772e <_printf_common+0xba>
 8007726:	f04f 30ff 	mov.w	r0, #4294967295
 800772a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800772e:	3501      	adds	r5, #1
 8007730:	e7c3      	b.n	80076ba <_printf_common+0x46>
 8007732:	18e1      	adds	r1, r4, r3
 8007734:	1c5a      	adds	r2, r3, #1
 8007736:	2030      	movs	r0, #48	; 0x30
 8007738:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800773c:	4422      	add	r2, r4
 800773e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007742:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007746:	3302      	adds	r3, #2
 8007748:	e7c5      	b.n	80076d6 <_printf_common+0x62>
 800774a:	2301      	movs	r3, #1
 800774c:	4622      	mov	r2, r4
 800774e:	4639      	mov	r1, r7
 8007750:	4630      	mov	r0, r6
 8007752:	47c0      	blx	r8
 8007754:	3001      	adds	r0, #1
 8007756:	d0e6      	beq.n	8007726 <_printf_common+0xb2>
 8007758:	f109 0901 	add.w	r9, r9, #1
 800775c:	e7d8      	b.n	8007710 <_printf_common+0x9c>
	...

08007760 <_printf_i>:
 8007760:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007764:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007768:	460c      	mov	r4, r1
 800776a:	7e09      	ldrb	r1, [r1, #24]
 800776c:	b085      	sub	sp, #20
 800776e:	296e      	cmp	r1, #110	; 0x6e
 8007770:	4617      	mov	r7, r2
 8007772:	4606      	mov	r6, r0
 8007774:	4698      	mov	r8, r3
 8007776:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007778:	f000 80b3 	beq.w	80078e2 <_printf_i+0x182>
 800777c:	d822      	bhi.n	80077c4 <_printf_i+0x64>
 800777e:	2963      	cmp	r1, #99	; 0x63
 8007780:	d036      	beq.n	80077f0 <_printf_i+0x90>
 8007782:	d80a      	bhi.n	800779a <_printf_i+0x3a>
 8007784:	2900      	cmp	r1, #0
 8007786:	f000 80b9 	beq.w	80078fc <_printf_i+0x19c>
 800778a:	2958      	cmp	r1, #88	; 0x58
 800778c:	f000 8083 	beq.w	8007896 <_printf_i+0x136>
 8007790:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007794:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007798:	e032      	b.n	8007800 <_printf_i+0xa0>
 800779a:	2964      	cmp	r1, #100	; 0x64
 800779c:	d001      	beq.n	80077a2 <_printf_i+0x42>
 800779e:	2969      	cmp	r1, #105	; 0x69
 80077a0:	d1f6      	bne.n	8007790 <_printf_i+0x30>
 80077a2:	6820      	ldr	r0, [r4, #0]
 80077a4:	6813      	ldr	r3, [r2, #0]
 80077a6:	0605      	lsls	r5, r0, #24
 80077a8:	f103 0104 	add.w	r1, r3, #4
 80077ac:	d52a      	bpl.n	8007804 <_printf_i+0xa4>
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6011      	str	r1, [r2, #0]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	da03      	bge.n	80077be <_printf_i+0x5e>
 80077b6:	222d      	movs	r2, #45	; 0x2d
 80077b8:	425b      	negs	r3, r3
 80077ba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80077be:	486f      	ldr	r0, [pc, #444]	; (800797c <_printf_i+0x21c>)
 80077c0:	220a      	movs	r2, #10
 80077c2:	e039      	b.n	8007838 <_printf_i+0xd8>
 80077c4:	2973      	cmp	r1, #115	; 0x73
 80077c6:	f000 809d 	beq.w	8007904 <_printf_i+0x1a4>
 80077ca:	d808      	bhi.n	80077de <_printf_i+0x7e>
 80077cc:	296f      	cmp	r1, #111	; 0x6f
 80077ce:	d020      	beq.n	8007812 <_printf_i+0xb2>
 80077d0:	2970      	cmp	r1, #112	; 0x70
 80077d2:	d1dd      	bne.n	8007790 <_printf_i+0x30>
 80077d4:	6823      	ldr	r3, [r4, #0]
 80077d6:	f043 0320 	orr.w	r3, r3, #32
 80077da:	6023      	str	r3, [r4, #0]
 80077dc:	e003      	b.n	80077e6 <_printf_i+0x86>
 80077de:	2975      	cmp	r1, #117	; 0x75
 80077e0:	d017      	beq.n	8007812 <_printf_i+0xb2>
 80077e2:	2978      	cmp	r1, #120	; 0x78
 80077e4:	d1d4      	bne.n	8007790 <_printf_i+0x30>
 80077e6:	2378      	movs	r3, #120	; 0x78
 80077e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80077ec:	4864      	ldr	r0, [pc, #400]	; (8007980 <_printf_i+0x220>)
 80077ee:	e055      	b.n	800789c <_printf_i+0x13c>
 80077f0:	6813      	ldr	r3, [r2, #0]
 80077f2:	1d19      	adds	r1, r3, #4
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	6011      	str	r1, [r2, #0]
 80077f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007800:	2301      	movs	r3, #1
 8007802:	e08c      	b.n	800791e <_printf_i+0x1be>
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	6011      	str	r1, [r2, #0]
 8007808:	f010 0f40 	tst.w	r0, #64	; 0x40
 800780c:	bf18      	it	ne
 800780e:	b21b      	sxthne	r3, r3
 8007810:	e7cf      	b.n	80077b2 <_printf_i+0x52>
 8007812:	6813      	ldr	r3, [r2, #0]
 8007814:	6825      	ldr	r5, [r4, #0]
 8007816:	1d18      	adds	r0, r3, #4
 8007818:	6010      	str	r0, [r2, #0]
 800781a:	0628      	lsls	r0, r5, #24
 800781c:	d501      	bpl.n	8007822 <_printf_i+0xc2>
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	e002      	b.n	8007828 <_printf_i+0xc8>
 8007822:	0668      	lsls	r0, r5, #25
 8007824:	d5fb      	bpl.n	800781e <_printf_i+0xbe>
 8007826:	881b      	ldrh	r3, [r3, #0]
 8007828:	4854      	ldr	r0, [pc, #336]	; (800797c <_printf_i+0x21c>)
 800782a:	296f      	cmp	r1, #111	; 0x6f
 800782c:	bf14      	ite	ne
 800782e:	220a      	movne	r2, #10
 8007830:	2208      	moveq	r2, #8
 8007832:	2100      	movs	r1, #0
 8007834:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007838:	6865      	ldr	r5, [r4, #4]
 800783a:	60a5      	str	r5, [r4, #8]
 800783c:	2d00      	cmp	r5, #0
 800783e:	f2c0 8095 	blt.w	800796c <_printf_i+0x20c>
 8007842:	6821      	ldr	r1, [r4, #0]
 8007844:	f021 0104 	bic.w	r1, r1, #4
 8007848:	6021      	str	r1, [r4, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d13d      	bne.n	80078ca <_printf_i+0x16a>
 800784e:	2d00      	cmp	r5, #0
 8007850:	f040 808e 	bne.w	8007970 <_printf_i+0x210>
 8007854:	4665      	mov	r5, ip
 8007856:	2a08      	cmp	r2, #8
 8007858:	d10b      	bne.n	8007872 <_printf_i+0x112>
 800785a:	6823      	ldr	r3, [r4, #0]
 800785c:	07db      	lsls	r3, r3, #31
 800785e:	d508      	bpl.n	8007872 <_printf_i+0x112>
 8007860:	6923      	ldr	r3, [r4, #16]
 8007862:	6862      	ldr	r2, [r4, #4]
 8007864:	429a      	cmp	r2, r3
 8007866:	bfde      	ittt	le
 8007868:	2330      	movle	r3, #48	; 0x30
 800786a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800786e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007872:	ebac 0305 	sub.w	r3, ip, r5
 8007876:	6123      	str	r3, [r4, #16]
 8007878:	f8cd 8000 	str.w	r8, [sp]
 800787c:	463b      	mov	r3, r7
 800787e:	aa03      	add	r2, sp, #12
 8007880:	4621      	mov	r1, r4
 8007882:	4630      	mov	r0, r6
 8007884:	f7ff fef6 	bl	8007674 <_printf_common>
 8007888:	3001      	adds	r0, #1
 800788a:	d14d      	bne.n	8007928 <_printf_i+0x1c8>
 800788c:	f04f 30ff 	mov.w	r0, #4294967295
 8007890:	b005      	add	sp, #20
 8007892:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007896:	4839      	ldr	r0, [pc, #228]	; (800797c <_printf_i+0x21c>)
 8007898:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800789c:	6813      	ldr	r3, [r2, #0]
 800789e:	6821      	ldr	r1, [r4, #0]
 80078a0:	1d1d      	adds	r5, r3, #4
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	6015      	str	r5, [r2, #0]
 80078a6:	060a      	lsls	r2, r1, #24
 80078a8:	d50b      	bpl.n	80078c2 <_printf_i+0x162>
 80078aa:	07ca      	lsls	r2, r1, #31
 80078ac:	bf44      	itt	mi
 80078ae:	f041 0120 	orrmi.w	r1, r1, #32
 80078b2:	6021      	strmi	r1, [r4, #0]
 80078b4:	b91b      	cbnz	r3, 80078be <_printf_i+0x15e>
 80078b6:	6822      	ldr	r2, [r4, #0]
 80078b8:	f022 0220 	bic.w	r2, r2, #32
 80078bc:	6022      	str	r2, [r4, #0]
 80078be:	2210      	movs	r2, #16
 80078c0:	e7b7      	b.n	8007832 <_printf_i+0xd2>
 80078c2:	064d      	lsls	r5, r1, #25
 80078c4:	bf48      	it	mi
 80078c6:	b29b      	uxthmi	r3, r3
 80078c8:	e7ef      	b.n	80078aa <_printf_i+0x14a>
 80078ca:	4665      	mov	r5, ip
 80078cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80078d0:	fb02 3311 	mls	r3, r2, r1, r3
 80078d4:	5cc3      	ldrb	r3, [r0, r3]
 80078d6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80078da:	460b      	mov	r3, r1
 80078dc:	2900      	cmp	r1, #0
 80078de:	d1f5      	bne.n	80078cc <_printf_i+0x16c>
 80078e0:	e7b9      	b.n	8007856 <_printf_i+0xf6>
 80078e2:	6813      	ldr	r3, [r2, #0]
 80078e4:	6825      	ldr	r5, [r4, #0]
 80078e6:	6961      	ldr	r1, [r4, #20]
 80078e8:	1d18      	adds	r0, r3, #4
 80078ea:	6010      	str	r0, [r2, #0]
 80078ec:	0628      	lsls	r0, r5, #24
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	d501      	bpl.n	80078f6 <_printf_i+0x196>
 80078f2:	6019      	str	r1, [r3, #0]
 80078f4:	e002      	b.n	80078fc <_printf_i+0x19c>
 80078f6:	066a      	lsls	r2, r5, #25
 80078f8:	d5fb      	bpl.n	80078f2 <_printf_i+0x192>
 80078fa:	8019      	strh	r1, [r3, #0]
 80078fc:	2300      	movs	r3, #0
 80078fe:	6123      	str	r3, [r4, #16]
 8007900:	4665      	mov	r5, ip
 8007902:	e7b9      	b.n	8007878 <_printf_i+0x118>
 8007904:	6813      	ldr	r3, [r2, #0]
 8007906:	1d19      	adds	r1, r3, #4
 8007908:	6011      	str	r1, [r2, #0]
 800790a:	681d      	ldr	r5, [r3, #0]
 800790c:	6862      	ldr	r2, [r4, #4]
 800790e:	2100      	movs	r1, #0
 8007910:	4628      	mov	r0, r5
 8007912:	f7f8 fc65 	bl	80001e0 <memchr>
 8007916:	b108      	cbz	r0, 800791c <_printf_i+0x1bc>
 8007918:	1b40      	subs	r0, r0, r5
 800791a:	6060      	str	r0, [r4, #4]
 800791c:	6863      	ldr	r3, [r4, #4]
 800791e:	6123      	str	r3, [r4, #16]
 8007920:	2300      	movs	r3, #0
 8007922:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007926:	e7a7      	b.n	8007878 <_printf_i+0x118>
 8007928:	6923      	ldr	r3, [r4, #16]
 800792a:	462a      	mov	r2, r5
 800792c:	4639      	mov	r1, r7
 800792e:	4630      	mov	r0, r6
 8007930:	47c0      	blx	r8
 8007932:	3001      	adds	r0, #1
 8007934:	d0aa      	beq.n	800788c <_printf_i+0x12c>
 8007936:	6823      	ldr	r3, [r4, #0]
 8007938:	079b      	lsls	r3, r3, #30
 800793a:	d413      	bmi.n	8007964 <_printf_i+0x204>
 800793c:	68e0      	ldr	r0, [r4, #12]
 800793e:	9b03      	ldr	r3, [sp, #12]
 8007940:	4298      	cmp	r0, r3
 8007942:	bfb8      	it	lt
 8007944:	4618      	movlt	r0, r3
 8007946:	e7a3      	b.n	8007890 <_printf_i+0x130>
 8007948:	2301      	movs	r3, #1
 800794a:	464a      	mov	r2, r9
 800794c:	4639      	mov	r1, r7
 800794e:	4630      	mov	r0, r6
 8007950:	47c0      	blx	r8
 8007952:	3001      	adds	r0, #1
 8007954:	d09a      	beq.n	800788c <_printf_i+0x12c>
 8007956:	3501      	adds	r5, #1
 8007958:	68e3      	ldr	r3, [r4, #12]
 800795a:	9a03      	ldr	r2, [sp, #12]
 800795c:	1a9b      	subs	r3, r3, r2
 800795e:	42ab      	cmp	r3, r5
 8007960:	dcf2      	bgt.n	8007948 <_printf_i+0x1e8>
 8007962:	e7eb      	b.n	800793c <_printf_i+0x1dc>
 8007964:	2500      	movs	r5, #0
 8007966:	f104 0919 	add.w	r9, r4, #25
 800796a:	e7f5      	b.n	8007958 <_printf_i+0x1f8>
 800796c:	2b00      	cmp	r3, #0
 800796e:	d1ac      	bne.n	80078ca <_printf_i+0x16a>
 8007970:	7803      	ldrb	r3, [r0, #0]
 8007972:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007976:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800797a:	e76c      	b.n	8007856 <_printf_i+0xf6>
 800797c:	080093f9 	.word	0x080093f9
 8007980:	0800940a 	.word	0x0800940a

08007984 <memmove>:
 8007984:	4288      	cmp	r0, r1
 8007986:	b510      	push	{r4, lr}
 8007988:	eb01 0302 	add.w	r3, r1, r2
 800798c:	d807      	bhi.n	800799e <memmove+0x1a>
 800798e:	1e42      	subs	r2, r0, #1
 8007990:	4299      	cmp	r1, r3
 8007992:	d00a      	beq.n	80079aa <memmove+0x26>
 8007994:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007998:	f802 4f01 	strb.w	r4, [r2, #1]!
 800799c:	e7f8      	b.n	8007990 <memmove+0xc>
 800799e:	4283      	cmp	r3, r0
 80079a0:	d9f5      	bls.n	800798e <memmove+0xa>
 80079a2:	1881      	adds	r1, r0, r2
 80079a4:	1ad2      	subs	r2, r2, r3
 80079a6:	42d3      	cmn	r3, r2
 80079a8:	d100      	bne.n	80079ac <memmove+0x28>
 80079aa:	bd10      	pop	{r4, pc}
 80079ac:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80079b0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80079b4:	e7f7      	b.n	80079a6 <memmove+0x22>
	...

080079b8 <_free_r>:
 80079b8:	b538      	push	{r3, r4, r5, lr}
 80079ba:	4605      	mov	r5, r0
 80079bc:	2900      	cmp	r1, #0
 80079be:	d045      	beq.n	8007a4c <_free_r+0x94>
 80079c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079c4:	1f0c      	subs	r4, r1, #4
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	bfb8      	it	lt
 80079ca:	18e4      	addlt	r4, r4, r3
 80079cc:	f000 f8d2 	bl	8007b74 <__malloc_lock>
 80079d0:	4a1f      	ldr	r2, [pc, #124]	; (8007a50 <_free_r+0x98>)
 80079d2:	6813      	ldr	r3, [r2, #0]
 80079d4:	4610      	mov	r0, r2
 80079d6:	b933      	cbnz	r3, 80079e6 <_free_r+0x2e>
 80079d8:	6063      	str	r3, [r4, #4]
 80079da:	6014      	str	r4, [r2, #0]
 80079dc:	4628      	mov	r0, r5
 80079de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079e2:	f000 b8c8 	b.w	8007b76 <__malloc_unlock>
 80079e6:	42a3      	cmp	r3, r4
 80079e8:	d90c      	bls.n	8007a04 <_free_r+0x4c>
 80079ea:	6821      	ldr	r1, [r4, #0]
 80079ec:	1862      	adds	r2, r4, r1
 80079ee:	4293      	cmp	r3, r2
 80079f0:	bf04      	itt	eq
 80079f2:	681a      	ldreq	r2, [r3, #0]
 80079f4:	685b      	ldreq	r3, [r3, #4]
 80079f6:	6063      	str	r3, [r4, #4]
 80079f8:	bf04      	itt	eq
 80079fa:	1852      	addeq	r2, r2, r1
 80079fc:	6022      	streq	r2, [r4, #0]
 80079fe:	6004      	str	r4, [r0, #0]
 8007a00:	e7ec      	b.n	80079dc <_free_r+0x24>
 8007a02:	4613      	mov	r3, r2
 8007a04:	685a      	ldr	r2, [r3, #4]
 8007a06:	b10a      	cbz	r2, 8007a0c <_free_r+0x54>
 8007a08:	42a2      	cmp	r2, r4
 8007a0a:	d9fa      	bls.n	8007a02 <_free_r+0x4a>
 8007a0c:	6819      	ldr	r1, [r3, #0]
 8007a0e:	1858      	adds	r0, r3, r1
 8007a10:	42a0      	cmp	r0, r4
 8007a12:	d10b      	bne.n	8007a2c <_free_r+0x74>
 8007a14:	6820      	ldr	r0, [r4, #0]
 8007a16:	4401      	add	r1, r0
 8007a18:	1858      	adds	r0, r3, r1
 8007a1a:	4282      	cmp	r2, r0
 8007a1c:	6019      	str	r1, [r3, #0]
 8007a1e:	d1dd      	bne.n	80079dc <_free_r+0x24>
 8007a20:	6810      	ldr	r0, [r2, #0]
 8007a22:	6852      	ldr	r2, [r2, #4]
 8007a24:	605a      	str	r2, [r3, #4]
 8007a26:	4401      	add	r1, r0
 8007a28:	6019      	str	r1, [r3, #0]
 8007a2a:	e7d7      	b.n	80079dc <_free_r+0x24>
 8007a2c:	d902      	bls.n	8007a34 <_free_r+0x7c>
 8007a2e:	230c      	movs	r3, #12
 8007a30:	602b      	str	r3, [r5, #0]
 8007a32:	e7d3      	b.n	80079dc <_free_r+0x24>
 8007a34:	6820      	ldr	r0, [r4, #0]
 8007a36:	1821      	adds	r1, r4, r0
 8007a38:	428a      	cmp	r2, r1
 8007a3a:	bf04      	itt	eq
 8007a3c:	6811      	ldreq	r1, [r2, #0]
 8007a3e:	6852      	ldreq	r2, [r2, #4]
 8007a40:	6062      	str	r2, [r4, #4]
 8007a42:	bf04      	itt	eq
 8007a44:	1809      	addeq	r1, r1, r0
 8007a46:	6021      	streq	r1, [r4, #0]
 8007a48:	605c      	str	r4, [r3, #4]
 8007a4a:	e7c7      	b.n	80079dc <_free_r+0x24>
 8007a4c:	bd38      	pop	{r3, r4, r5, pc}
 8007a4e:	bf00      	nop
 8007a50:	20000098 	.word	0x20000098

08007a54 <_malloc_r>:
 8007a54:	b570      	push	{r4, r5, r6, lr}
 8007a56:	1ccd      	adds	r5, r1, #3
 8007a58:	f025 0503 	bic.w	r5, r5, #3
 8007a5c:	3508      	adds	r5, #8
 8007a5e:	2d0c      	cmp	r5, #12
 8007a60:	bf38      	it	cc
 8007a62:	250c      	movcc	r5, #12
 8007a64:	2d00      	cmp	r5, #0
 8007a66:	4606      	mov	r6, r0
 8007a68:	db01      	blt.n	8007a6e <_malloc_r+0x1a>
 8007a6a:	42a9      	cmp	r1, r5
 8007a6c:	d903      	bls.n	8007a76 <_malloc_r+0x22>
 8007a6e:	230c      	movs	r3, #12
 8007a70:	6033      	str	r3, [r6, #0]
 8007a72:	2000      	movs	r0, #0
 8007a74:	bd70      	pop	{r4, r5, r6, pc}
 8007a76:	f000 f87d 	bl	8007b74 <__malloc_lock>
 8007a7a:	4a21      	ldr	r2, [pc, #132]	; (8007b00 <_malloc_r+0xac>)
 8007a7c:	6814      	ldr	r4, [r2, #0]
 8007a7e:	4621      	mov	r1, r4
 8007a80:	b991      	cbnz	r1, 8007aa8 <_malloc_r+0x54>
 8007a82:	4c20      	ldr	r4, [pc, #128]	; (8007b04 <_malloc_r+0xb0>)
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	b91b      	cbnz	r3, 8007a90 <_malloc_r+0x3c>
 8007a88:	4630      	mov	r0, r6
 8007a8a:	f000 f863 	bl	8007b54 <_sbrk_r>
 8007a8e:	6020      	str	r0, [r4, #0]
 8007a90:	4629      	mov	r1, r5
 8007a92:	4630      	mov	r0, r6
 8007a94:	f000 f85e 	bl	8007b54 <_sbrk_r>
 8007a98:	1c43      	adds	r3, r0, #1
 8007a9a:	d124      	bne.n	8007ae6 <_malloc_r+0x92>
 8007a9c:	230c      	movs	r3, #12
 8007a9e:	6033      	str	r3, [r6, #0]
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	f000 f868 	bl	8007b76 <__malloc_unlock>
 8007aa6:	e7e4      	b.n	8007a72 <_malloc_r+0x1e>
 8007aa8:	680b      	ldr	r3, [r1, #0]
 8007aaa:	1b5b      	subs	r3, r3, r5
 8007aac:	d418      	bmi.n	8007ae0 <_malloc_r+0x8c>
 8007aae:	2b0b      	cmp	r3, #11
 8007ab0:	d90f      	bls.n	8007ad2 <_malloc_r+0x7e>
 8007ab2:	600b      	str	r3, [r1, #0]
 8007ab4:	50cd      	str	r5, [r1, r3]
 8007ab6:	18cc      	adds	r4, r1, r3
 8007ab8:	4630      	mov	r0, r6
 8007aba:	f000 f85c 	bl	8007b76 <__malloc_unlock>
 8007abe:	f104 000b 	add.w	r0, r4, #11
 8007ac2:	1d23      	adds	r3, r4, #4
 8007ac4:	f020 0007 	bic.w	r0, r0, #7
 8007ac8:	1ac3      	subs	r3, r0, r3
 8007aca:	d0d3      	beq.n	8007a74 <_malloc_r+0x20>
 8007acc:	425a      	negs	r2, r3
 8007ace:	50e2      	str	r2, [r4, r3]
 8007ad0:	e7d0      	b.n	8007a74 <_malloc_r+0x20>
 8007ad2:	428c      	cmp	r4, r1
 8007ad4:	684b      	ldr	r3, [r1, #4]
 8007ad6:	bf16      	itet	ne
 8007ad8:	6063      	strne	r3, [r4, #4]
 8007ada:	6013      	streq	r3, [r2, #0]
 8007adc:	460c      	movne	r4, r1
 8007ade:	e7eb      	b.n	8007ab8 <_malloc_r+0x64>
 8007ae0:	460c      	mov	r4, r1
 8007ae2:	6849      	ldr	r1, [r1, #4]
 8007ae4:	e7cc      	b.n	8007a80 <_malloc_r+0x2c>
 8007ae6:	1cc4      	adds	r4, r0, #3
 8007ae8:	f024 0403 	bic.w	r4, r4, #3
 8007aec:	42a0      	cmp	r0, r4
 8007aee:	d005      	beq.n	8007afc <_malloc_r+0xa8>
 8007af0:	1a21      	subs	r1, r4, r0
 8007af2:	4630      	mov	r0, r6
 8007af4:	f000 f82e 	bl	8007b54 <_sbrk_r>
 8007af8:	3001      	adds	r0, #1
 8007afa:	d0cf      	beq.n	8007a9c <_malloc_r+0x48>
 8007afc:	6025      	str	r5, [r4, #0]
 8007afe:	e7db      	b.n	8007ab8 <_malloc_r+0x64>
 8007b00:	20000098 	.word	0x20000098
 8007b04:	2000009c 	.word	0x2000009c

08007b08 <_realloc_r>:
 8007b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b0a:	4607      	mov	r7, r0
 8007b0c:	4614      	mov	r4, r2
 8007b0e:	460e      	mov	r6, r1
 8007b10:	b921      	cbnz	r1, 8007b1c <_realloc_r+0x14>
 8007b12:	4611      	mov	r1, r2
 8007b14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007b18:	f7ff bf9c 	b.w	8007a54 <_malloc_r>
 8007b1c:	b922      	cbnz	r2, 8007b28 <_realloc_r+0x20>
 8007b1e:	f7ff ff4b 	bl	80079b8 <_free_r>
 8007b22:	4625      	mov	r5, r4
 8007b24:	4628      	mov	r0, r5
 8007b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b28:	f000 f826 	bl	8007b78 <_malloc_usable_size_r>
 8007b2c:	42a0      	cmp	r0, r4
 8007b2e:	d20f      	bcs.n	8007b50 <_realloc_r+0x48>
 8007b30:	4621      	mov	r1, r4
 8007b32:	4638      	mov	r0, r7
 8007b34:	f7ff ff8e 	bl	8007a54 <_malloc_r>
 8007b38:	4605      	mov	r5, r0
 8007b3a:	2800      	cmp	r0, #0
 8007b3c:	d0f2      	beq.n	8007b24 <_realloc_r+0x1c>
 8007b3e:	4631      	mov	r1, r6
 8007b40:	4622      	mov	r2, r4
 8007b42:	f7ff fc11 	bl	8007368 <memcpy>
 8007b46:	4631      	mov	r1, r6
 8007b48:	4638      	mov	r0, r7
 8007b4a:	f7ff ff35 	bl	80079b8 <_free_r>
 8007b4e:	e7e9      	b.n	8007b24 <_realloc_r+0x1c>
 8007b50:	4635      	mov	r5, r6
 8007b52:	e7e7      	b.n	8007b24 <_realloc_r+0x1c>

08007b54 <_sbrk_r>:
 8007b54:	b538      	push	{r3, r4, r5, lr}
 8007b56:	4c06      	ldr	r4, [pc, #24]	; (8007b70 <_sbrk_r+0x1c>)
 8007b58:	2300      	movs	r3, #0
 8007b5a:	4605      	mov	r5, r0
 8007b5c:	4608      	mov	r0, r1
 8007b5e:	6023      	str	r3, [r4, #0]
 8007b60:	f7fa fdc0 	bl	80026e4 <_sbrk>
 8007b64:	1c43      	adds	r3, r0, #1
 8007b66:	d102      	bne.n	8007b6e <_sbrk_r+0x1a>
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	b103      	cbz	r3, 8007b6e <_sbrk_r+0x1a>
 8007b6c:	602b      	str	r3, [r5, #0]
 8007b6e:	bd38      	pop	{r3, r4, r5, pc}
 8007b70:	200002c4 	.word	0x200002c4

08007b74 <__malloc_lock>:
 8007b74:	4770      	bx	lr

08007b76 <__malloc_unlock>:
 8007b76:	4770      	bx	lr

08007b78 <_malloc_usable_size_r>:
 8007b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b7c:	1f18      	subs	r0, r3, #4
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	bfbc      	itt	lt
 8007b82:	580b      	ldrlt	r3, [r1, r0]
 8007b84:	18c0      	addlt	r0, r0, r3
 8007b86:	4770      	bx	lr

08007b88 <sin>:
 8007b88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b8a:	ec51 0b10 	vmov	r0, r1, d0
 8007b8e:	4a20      	ldr	r2, [pc, #128]	; (8007c10 <sin+0x88>)
 8007b90:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007b94:	4293      	cmp	r3, r2
 8007b96:	dc07      	bgt.n	8007ba8 <sin+0x20>
 8007b98:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8007c08 <sin+0x80>
 8007b9c:	2000      	movs	r0, #0
 8007b9e:	f000 ff43 	bl	8008a28 <__kernel_sin>
 8007ba2:	ec51 0b10 	vmov	r0, r1, d0
 8007ba6:	e007      	b.n	8007bb8 <sin+0x30>
 8007ba8:	4a1a      	ldr	r2, [pc, #104]	; (8007c14 <sin+0x8c>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	dd09      	ble.n	8007bc2 <sin+0x3a>
 8007bae:	ee10 2a10 	vmov	r2, s0
 8007bb2:	460b      	mov	r3, r1
 8007bb4:	f7f8 fb68 	bl	8000288 <__aeabi_dsub>
 8007bb8:	ec41 0b10 	vmov	d0, r0, r1
 8007bbc:	b005      	add	sp, #20
 8007bbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bc2:	4668      	mov	r0, sp
 8007bc4:	f000 f884 	bl	8007cd0 <__ieee754_rem_pio2>
 8007bc8:	f000 0003 	and.w	r0, r0, #3
 8007bcc:	2801      	cmp	r0, #1
 8007bce:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007bd2:	ed9d 0b00 	vldr	d0, [sp]
 8007bd6:	d004      	beq.n	8007be2 <sin+0x5a>
 8007bd8:	2802      	cmp	r0, #2
 8007bda:	d005      	beq.n	8007be8 <sin+0x60>
 8007bdc:	b970      	cbnz	r0, 8007bfc <sin+0x74>
 8007bde:	2001      	movs	r0, #1
 8007be0:	e7dd      	b.n	8007b9e <sin+0x16>
 8007be2:	f000 fb19 	bl	8008218 <__kernel_cos>
 8007be6:	e7dc      	b.n	8007ba2 <sin+0x1a>
 8007be8:	2001      	movs	r0, #1
 8007bea:	f000 ff1d 	bl	8008a28 <__kernel_sin>
 8007bee:	ec53 2b10 	vmov	r2, r3, d0
 8007bf2:	ee10 0a10 	vmov	r0, s0
 8007bf6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007bfa:	e7dd      	b.n	8007bb8 <sin+0x30>
 8007bfc:	f000 fb0c 	bl	8008218 <__kernel_cos>
 8007c00:	e7f5      	b.n	8007bee <sin+0x66>
 8007c02:	bf00      	nop
 8007c04:	f3af 8000 	nop.w
	...
 8007c10:	3fe921fb 	.word	0x3fe921fb
 8007c14:	7fefffff 	.word	0x7fefffff

08007c18 <sqrt>:
 8007c18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007c1c:	ed2d 8b02 	vpush	{d8}
 8007c20:	b08b      	sub	sp, #44	; 0x2c
 8007c22:	ec55 4b10 	vmov	r4, r5, d0
 8007c26:	f000 fa45 	bl	80080b4 <__ieee754_sqrt>
 8007c2a:	4b26      	ldr	r3, [pc, #152]	; (8007cc4 <sqrt+0xac>)
 8007c2c:	eeb0 8a40 	vmov.f32	s16, s0
 8007c30:	eef0 8a60 	vmov.f32	s17, s1
 8007c34:	f993 6000 	ldrsb.w	r6, [r3]
 8007c38:	1c73      	adds	r3, r6, #1
 8007c3a:	d02a      	beq.n	8007c92 <sqrt+0x7a>
 8007c3c:	4622      	mov	r2, r4
 8007c3e:	462b      	mov	r3, r5
 8007c40:	4620      	mov	r0, r4
 8007c42:	4629      	mov	r1, r5
 8007c44:	f7f8 ff72 	bl	8000b2c <__aeabi_dcmpun>
 8007c48:	4607      	mov	r7, r0
 8007c4a:	bb10      	cbnz	r0, 8007c92 <sqrt+0x7a>
 8007c4c:	f04f 0800 	mov.w	r8, #0
 8007c50:	f04f 0900 	mov.w	r9, #0
 8007c54:	4642      	mov	r2, r8
 8007c56:	464b      	mov	r3, r9
 8007c58:	4620      	mov	r0, r4
 8007c5a:	4629      	mov	r1, r5
 8007c5c:	f7f8 ff3e 	bl	8000adc <__aeabi_dcmplt>
 8007c60:	b1b8      	cbz	r0, 8007c92 <sqrt+0x7a>
 8007c62:	2301      	movs	r3, #1
 8007c64:	9300      	str	r3, [sp, #0]
 8007c66:	4b18      	ldr	r3, [pc, #96]	; (8007cc8 <sqrt+0xb0>)
 8007c68:	9301      	str	r3, [sp, #4]
 8007c6a:	9708      	str	r7, [sp, #32]
 8007c6c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007c70:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007c74:	b9b6      	cbnz	r6, 8007ca4 <sqrt+0x8c>
 8007c76:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8007c7a:	4668      	mov	r0, sp
 8007c7c:	f001 f81c 	bl	8008cb8 <matherr>
 8007c80:	b1d0      	cbz	r0, 8007cb8 <sqrt+0xa0>
 8007c82:	9b08      	ldr	r3, [sp, #32]
 8007c84:	b11b      	cbz	r3, 8007c8e <sqrt+0x76>
 8007c86:	f7ff fb45 	bl	8007314 <__errno>
 8007c8a:	9b08      	ldr	r3, [sp, #32]
 8007c8c:	6003      	str	r3, [r0, #0]
 8007c8e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007c92:	eeb0 0a48 	vmov.f32	s0, s16
 8007c96:	eef0 0a68 	vmov.f32	s1, s17
 8007c9a:	b00b      	add	sp, #44	; 0x2c
 8007c9c:	ecbd 8b02 	vpop	{d8}
 8007ca0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ca4:	4642      	mov	r2, r8
 8007ca6:	464b      	mov	r3, r9
 8007ca8:	4640      	mov	r0, r8
 8007caa:	4649      	mov	r1, r9
 8007cac:	f7f8 fdce 	bl	800084c <__aeabi_ddiv>
 8007cb0:	2e02      	cmp	r6, #2
 8007cb2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007cb6:	d1e0      	bne.n	8007c7a <sqrt+0x62>
 8007cb8:	f7ff fb2c 	bl	8007314 <__errno>
 8007cbc:	2321      	movs	r3, #33	; 0x21
 8007cbe:	6003      	str	r3, [r0, #0]
 8007cc0:	e7df      	b.n	8007c82 <sqrt+0x6a>
 8007cc2:	bf00      	nop
 8007cc4:	20000074 	.word	0x20000074
 8007cc8:	0800941b 	.word	0x0800941b
 8007ccc:	00000000 	.word	0x00000000

08007cd0 <__ieee754_rem_pio2>:
 8007cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd4:	ec57 6b10 	vmov	r6, r7, d0
 8007cd8:	4bc3      	ldr	r3, [pc, #780]	; (8007fe8 <__ieee754_rem_pio2+0x318>)
 8007cda:	b08d      	sub	sp, #52	; 0x34
 8007cdc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007ce0:	4598      	cmp	r8, r3
 8007ce2:	4604      	mov	r4, r0
 8007ce4:	9704      	str	r7, [sp, #16]
 8007ce6:	dc07      	bgt.n	8007cf8 <__ieee754_rem_pio2+0x28>
 8007ce8:	2200      	movs	r2, #0
 8007cea:	2300      	movs	r3, #0
 8007cec:	ed84 0b00 	vstr	d0, [r4]
 8007cf0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007cf4:	2500      	movs	r5, #0
 8007cf6:	e027      	b.n	8007d48 <__ieee754_rem_pio2+0x78>
 8007cf8:	4bbc      	ldr	r3, [pc, #752]	; (8007fec <__ieee754_rem_pio2+0x31c>)
 8007cfa:	4598      	cmp	r8, r3
 8007cfc:	dc75      	bgt.n	8007dea <__ieee754_rem_pio2+0x11a>
 8007cfe:	9b04      	ldr	r3, [sp, #16]
 8007d00:	4dbb      	ldr	r5, [pc, #748]	; (8007ff0 <__ieee754_rem_pio2+0x320>)
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	ee10 0a10 	vmov	r0, s0
 8007d08:	a3a9      	add	r3, pc, #676	; (adr r3, 8007fb0 <__ieee754_rem_pio2+0x2e0>)
 8007d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0e:	4639      	mov	r1, r7
 8007d10:	dd36      	ble.n	8007d80 <__ieee754_rem_pio2+0xb0>
 8007d12:	f7f8 fab9 	bl	8000288 <__aeabi_dsub>
 8007d16:	45a8      	cmp	r8, r5
 8007d18:	4606      	mov	r6, r0
 8007d1a:	460f      	mov	r7, r1
 8007d1c:	d018      	beq.n	8007d50 <__ieee754_rem_pio2+0x80>
 8007d1e:	a3a6      	add	r3, pc, #664	; (adr r3, 8007fb8 <__ieee754_rem_pio2+0x2e8>)
 8007d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d24:	f7f8 fab0 	bl	8000288 <__aeabi_dsub>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	e9c4 2300 	strd	r2, r3, [r4]
 8007d30:	4630      	mov	r0, r6
 8007d32:	4639      	mov	r1, r7
 8007d34:	f7f8 faa8 	bl	8000288 <__aeabi_dsub>
 8007d38:	a39f      	add	r3, pc, #636	; (adr r3, 8007fb8 <__ieee754_rem_pio2+0x2e8>)
 8007d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3e:	f7f8 faa3 	bl	8000288 <__aeabi_dsub>
 8007d42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007d46:	2501      	movs	r5, #1
 8007d48:	4628      	mov	r0, r5
 8007d4a:	b00d      	add	sp, #52	; 0x34
 8007d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d50:	a39b      	add	r3, pc, #620	; (adr r3, 8007fc0 <__ieee754_rem_pio2+0x2f0>)
 8007d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d56:	f7f8 fa97 	bl	8000288 <__aeabi_dsub>
 8007d5a:	a39b      	add	r3, pc, #620	; (adr r3, 8007fc8 <__ieee754_rem_pio2+0x2f8>)
 8007d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d60:	4606      	mov	r6, r0
 8007d62:	460f      	mov	r7, r1
 8007d64:	f7f8 fa90 	bl	8000288 <__aeabi_dsub>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	e9c4 2300 	strd	r2, r3, [r4]
 8007d70:	4630      	mov	r0, r6
 8007d72:	4639      	mov	r1, r7
 8007d74:	f7f8 fa88 	bl	8000288 <__aeabi_dsub>
 8007d78:	a393      	add	r3, pc, #588	; (adr r3, 8007fc8 <__ieee754_rem_pio2+0x2f8>)
 8007d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d7e:	e7de      	b.n	8007d3e <__ieee754_rem_pio2+0x6e>
 8007d80:	f7f8 fa84 	bl	800028c <__adddf3>
 8007d84:	45a8      	cmp	r8, r5
 8007d86:	4606      	mov	r6, r0
 8007d88:	460f      	mov	r7, r1
 8007d8a:	d016      	beq.n	8007dba <__ieee754_rem_pio2+0xea>
 8007d8c:	a38a      	add	r3, pc, #552	; (adr r3, 8007fb8 <__ieee754_rem_pio2+0x2e8>)
 8007d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d92:	f7f8 fa7b 	bl	800028c <__adddf3>
 8007d96:	4602      	mov	r2, r0
 8007d98:	460b      	mov	r3, r1
 8007d9a:	e9c4 2300 	strd	r2, r3, [r4]
 8007d9e:	4630      	mov	r0, r6
 8007da0:	4639      	mov	r1, r7
 8007da2:	f7f8 fa71 	bl	8000288 <__aeabi_dsub>
 8007da6:	a384      	add	r3, pc, #528	; (adr r3, 8007fb8 <__ieee754_rem_pio2+0x2e8>)
 8007da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dac:	f7f8 fa6e 	bl	800028c <__adddf3>
 8007db0:	f04f 35ff 	mov.w	r5, #4294967295
 8007db4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007db8:	e7c6      	b.n	8007d48 <__ieee754_rem_pio2+0x78>
 8007dba:	a381      	add	r3, pc, #516	; (adr r3, 8007fc0 <__ieee754_rem_pio2+0x2f0>)
 8007dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc0:	f7f8 fa64 	bl	800028c <__adddf3>
 8007dc4:	a380      	add	r3, pc, #512	; (adr r3, 8007fc8 <__ieee754_rem_pio2+0x2f8>)
 8007dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dca:	4606      	mov	r6, r0
 8007dcc:	460f      	mov	r7, r1
 8007dce:	f7f8 fa5d 	bl	800028c <__adddf3>
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	e9c4 2300 	strd	r2, r3, [r4]
 8007dda:	4630      	mov	r0, r6
 8007ddc:	4639      	mov	r1, r7
 8007dde:	f7f8 fa53 	bl	8000288 <__aeabi_dsub>
 8007de2:	a379      	add	r3, pc, #484	; (adr r3, 8007fc8 <__ieee754_rem_pio2+0x2f8>)
 8007de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de8:	e7e0      	b.n	8007dac <__ieee754_rem_pio2+0xdc>
 8007dea:	4b82      	ldr	r3, [pc, #520]	; (8007ff4 <__ieee754_rem_pio2+0x324>)
 8007dec:	4598      	cmp	r8, r3
 8007dee:	f300 80d0 	bgt.w	8007f92 <__ieee754_rem_pio2+0x2c2>
 8007df2:	f000 fed3 	bl	8008b9c <fabs>
 8007df6:	ec57 6b10 	vmov	r6, r7, d0
 8007dfa:	ee10 0a10 	vmov	r0, s0
 8007dfe:	a374      	add	r3, pc, #464	; (adr r3, 8007fd0 <__ieee754_rem_pio2+0x300>)
 8007e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e04:	4639      	mov	r1, r7
 8007e06:	f7f8 fbf7 	bl	80005f8 <__aeabi_dmul>
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	4b7a      	ldr	r3, [pc, #488]	; (8007ff8 <__ieee754_rem_pio2+0x328>)
 8007e0e:	f7f8 fa3d 	bl	800028c <__adddf3>
 8007e12:	f7f8 fea1 	bl	8000b58 <__aeabi_d2iz>
 8007e16:	4605      	mov	r5, r0
 8007e18:	f7f8 fb84 	bl	8000524 <__aeabi_i2d>
 8007e1c:	a364      	add	r3, pc, #400	; (adr r3, 8007fb0 <__ieee754_rem_pio2+0x2e0>)
 8007e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e26:	f7f8 fbe7 	bl	80005f8 <__aeabi_dmul>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	4630      	mov	r0, r6
 8007e30:	4639      	mov	r1, r7
 8007e32:	f7f8 fa29 	bl	8000288 <__aeabi_dsub>
 8007e36:	a360      	add	r3, pc, #384	; (adr r3, 8007fb8 <__ieee754_rem_pio2+0x2e8>)
 8007e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3c:	4682      	mov	sl, r0
 8007e3e:	468b      	mov	fp, r1
 8007e40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e44:	f7f8 fbd8 	bl	80005f8 <__aeabi_dmul>
 8007e48:	2d1f      	cmp	r5, #31
 8007e4a:	4606      	mov	r6, r0
 8007e4c:	460f      	mov	r7, r1
 8007e4e:	dc0c      	bgt.n	8007e6a <__ieee754_rem_pio2+0x19a>
 8007e50:	1e6a      	subs	r2, r5, #1
 8007e52:	4b6a      	ldr	r3, [pc, #424]	; (8007ffc <__ieee754_rem_pio2+0x32c>)
 8007e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e58:	4543      	cmp	r3, r8
 8007e5a:	d006      	beq.n	8007e6a <__ieee754_rem_pio2+0x19a>
 8007e5c:	4632      	mov	r2, r6
 8007e5e:	463b      	mov	r3, r7
 8007e60:	4650      	mov	r0, sl
 8007e62:	4659      	mov	r1, fp
 8007e64:	f7f8 fa10 	bl	8000288 <__aeabi_dsub>
 8007e68:	e00e      	b.n	8007e88 <__ieee754_rem_pio2+0x1b8>
 8007e6a:	4632      	mov	r2, r6
 8007e6c:	463b      	mov	r3, r7
 8007e6e:	4650      	mov	r0, sl
 8007e70:	4659      	mov	r1, fp
 8007e72:	f7f8 fa09 	bl	8000288 <__aeabi_dsub>
 8007e76:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007e7a:	9305      	str	r3, [sp, #20]
 8007e7c:	9a05      	ldr	r2, [sp, #20]
 8007e7e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007e82:	1ad3      	subs	r3, r2, r3
 8007e84:	2b10      	cmp	r3, #16
 8007e86:	dc02      	bgt.n	8007e8e <__ieee754_rem_pio2+0x1be>
 8007e88:	e9c4 0100 	strd	r0, r1, [r4]
 8007e8c:	e039      	b.n	8007f02 <__ieee754_rem_pio2+0x232>
 8007e8e:	a34c      	add	r3, pc, #304	; (adr r3, 8007fc0 <__ieee754_rem_pio2+0x2f0>)
 8007e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e98:	f7f8 fbae 	bl	80005f8 <__aeabi_dmul>
 8007e9c:	4606      	mov	r6, r0
 8007e9e:	460f      	mov	r7, r1
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	460b      	mov	r3, r1
 8007ea4:	4650      	mov	r0, sl
 8007ea6:	4659      	mov	r1, fp
 8007ea8:	f7f8 f9ee 	bl	8000288 <__aeabi_dsub>
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	4680      	mov	r8, r0
 8007eb2:	4689      	mov	r9, r1
 8007eb4:	4650      	mov	r0, sl
 8007eb6:	4659      	mov	r1, fp
 8007eb8:	f7f8 f9e6 	bl	8000288 <__aeabi_dsub>
 8007ebc:	4632      	mov	r2, r6
 8007ebe:	463b      	mov	r3, r7
 8007ec0:	f7f8 f9e2 	bl	8000288 <__aeabi_dsub>
 8007ec4:	a340      	add	r3, pc, #256	; (adr r3, 8007fc8 <__ieee754_rem_pio2+0x2f8>)
 8007ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eca:	4606      	mov	r6, r0
 8007ecc:	460f      	mov	r7, r1
 8007ece:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ed2:	f7f8 fb91 	bl	80005f8 <__aeabi_dmul>
 8007ed6:	4632      	mov	r2, r6
 8007ed8:	463b      	mov	r3, r7
 8007eda:	f7f8 f9d5 	bl	8000288 <__aeabi_dsub>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	4606      	mov	r6, r0
 8007ee4:	460f      	mov	r7, r1
 8007ee6:	4640      	mov	r0, r8
 8007ee8:	4649      	mov	r1, r9
 8007eea:	f7f8 f9cd 	bl	8000288 <__aeabi_dsub>
 8007eee:	9a05      	ldr	r2, [sp, #20]
 8007ef0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007ef4:	1ad3      	subs	r3, r2, r3
 8007ef6:	2b31      	cmp	r3, #49	; 0x31
 8007ef8:	dc20      	bgt.n	8007f3c <__ieee754_rem_pio2+0x26c>
 8007efa:	e9c4 0100 	strd	r0, r1, [r4]
 8007efe:	46c2      	mov	sl, r8
 8007f00:	46cb      	mov	fp, r9
 8007f02:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007f06:	4650      	mov	r0, sl
 8007f08:	4642      	mov	r2, r8
 8007f0a:	464b      	mov	r3, r9
 8007f0c:	4659      	mov	r1, fp
 8007f0e:	f7f8 f9bb 	bl	8000288 <__aeabi_dsub>
 8007f12:	463b      	mov	r3, r7
 8007f14:	4632      	mov	r2, r6
 8007f16:	f7f8 f9b7 	bl	8000288 <__aeabi_dsub>
 8007f1a:	9b04      	ldr	r3, [sp, #16]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007f22:	f6bf af11 	bge.w	8007d48 <__ieee754_rem_pio2+0x78>
 8007f26:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007f2a:	6063      	str	r3, [r4, #4]
 8007f2c:	f8c4 8000 	str.w	r8, [r4]
 8007f30:	60a0      	str	r0, [r4, #8]
 8007f32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f36:	60e3      	str	r3, [r4, #12]
 8007f38:	426d      	negs	r5, r5
 8007f3a:	e705      	b.n	8007d48 <__ieee754_rem_pio2+0x78>
 8007f3c:	a326      	add	r3, pc, #152	; (adr r3, 8007fd8 <__ieee754_rem_pio2+0x308>)
 8007f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f46:	f7f8 fb57 	bl	80005f8 <__aeabi_dmul>
 8007f4a:	4606      	mov	r6, r0
 8007f4c:	460f      	mov	r7, r1
 8007f4e:	4602      	mov	r2, r0
 8007f50:	460b      	mov	r3, r1
 8007f52:	4640      	mov	r0, r8
 8007f54:	4649      	mov	r1, r9
 8007f56:	f7f8 f997 	bl	8000288 <__aeabi_dsub>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	4682      	mov	sl, r0
 8007f60:	468b      	mov	fp, r1
 8007f62:	4640      	mov	r0, r8
 8007f64:	4649      	mov	r1, r9
 8007f66:	f7f8 f98f 	bl	8000288 <__aeabi_dsub>
 8007f6a:	4632      	mov	r2, r6
 8007f6c:	463b      	mov	r3, r7
 8007f6e:	f7f8 f98b 	bl	8000288 <__aeabi_dsub>
 8007f72:	a31b      	add	r3, pc, #108	; (adr r3, 8007fe0 <__ieee754_rem_pio2+0x310>)
 8007f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f78:	4606      	mov	r6, r0
 8007f7a:	460f      	mov	r7, r1
 8007f7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f80:	f7f8 fb3a 	bl	80005f8 <__aeabi_dmul>
 8007f84:	4632      	mov	r2, r6
 8007f86:	463b      	mov	r3, r7
 8007f88:	f7f8 f97e 	bl	8000288 <__aeabi_dsub>
 8007f8c:	4606      	mov	r6, r0
 8007f8e:	460f      	mov	r7, r1
 8007f90:	e764      	b.n	8007e5c <__ieee754_rem_pio2+0x18c>
 8007f92:	4b1b      	ldr	r3, [pc, #108]	; (8008000 <__ieee754_rem_pio2+0x330>)
 8007f94:	4598      	cmp	r8, r3
 8007f96:	dd35      	ble.n	8008004 <__ieee754_rem_pio2+0x334>
 8007f98:	ee10 2a10 	vmov	r2, s0
 8007f9c:	463b      	mov	r3, r7
 8007f9e:	4630      	mov	r0, r6
 8007fa0:	4639      	mov	r1, r7
 8007fa2:	f7f8 f971 	bl	8000288 <__aeabi_dsub>
 8007fa6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007faa:	e9c4 0100 	strd	r0, r1, [r4]
 8007fae:	e6a1      	b.n	8007cf4 <__ieee754_rem_pio2+0x24>
 8007fb0:	54400000 	.word	0x54400000
 8007fb4:	3ff921fb 	.word	0x3ff921fb
 8007fb8:	1a626331 	.word	0x1a626331
 8007fbc:	3dd0b461 	.word	0x3dd0b461
 8007fc0:	1a600000 	.word	0x1a600000
 8007fc4:	3dd0b461 	.word	0x3dd0b461
 8007fc8:	2e037073 	.word	0x2e037073
 8007fcc:	3ba3198a 	.word	0x3ba3198a
 8007fd0:	6dc9c883 	.word	0x6dc9c883
 8007fd4:	3fe45f30 	.word	0x3fe45f30
 8007fd8:	2e000000 	.word	0x2e000000
 8007fdc:	3ba3198a 	.word	0x3ba3198a
 8007fe0:	252049c1 	.word	0x252049c1
 8007fe4:	397b839a 	.word	0x397b839a
 8007fe8:	3fe921fb 	.word	0x3fe921fb
 8007fec:	4002d97b 	.word	0x4002d97b
 8007ff0:	3ff921fb 	.word	0x3ff921fb
 8007ff4:	413921fb 	.word	0x413921fb
 8007ff8:	3fe00000 	.word	0x3fe00000
 8007ffc:	08009420 	.word	0x08009420
 8008000:	7fefffff 	.word	0x7fefffff
 8008004:	ea4f 5528 	mov.w	r5, r8, asr #20
 8008008:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800800c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8008010:	4630      	mov	r0, r6
 8008012:	460f      	mov	r7, r1
 8008014:	f7f8 fda0 	bl	8000b58 <__aeabi_d2iz>
 8008018:	f7f8 fa84 	bl	8000524 <__aeabi_i2d>
 800801c:	4602      	mov	r2, r0
 800801e:	460b      	mov	r3, r1
 8008020:	4630      	mov	r0, r6
 8008022:	4639      	mov	r1, r7
 8008024:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008028:	f7f8 f92e 	bl	8000288 <__aeabi_dsub>
 800802c:	2200      	movs	r2, #0
 800802e:	4b1f      	ldr	r3, [pc, #124]	; (80080ac <__ieee754_rem_pio2+0x3dc>)
 8008030:	f7f8 fae2 	bl	80005f8 <__aeabi_dmul>
 8008034:	460f      	mov	r7, r1
 8008036:	4606      	mov	r6, r0
 8008038:	f7f8 fd8e 	bl	8000b58 <__aeabi_d2iz>
 800803c:	f7f8 fa72 	bl	8000524 <__aeabi_i2d>
 8008040:	4602      	mov	r2, r0
 8008042:	460b      	mov	r3, r1
 8008044:	4630      	mov	r0, r6
 8008046:	4639      	mov	r1, r7
 8008048:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800804c:	f7f8 f91c 	bl	8000288 <__aeabi_dsub>
 8008050:	2200      	movs	r2, #0
 8008052:	4b16      	ldr	r3, [pc, #88]	; (80080ac <__ieee754_rem_pio2+0x3dc>)
 8008054:	f7f8 fad0 	bl	80005f8 <__aeabi_dmul>
 8008058:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800805c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8008060:	f04f 0803 	mov.w	r8, #3
 8008064:	2600      	movs	r6, #0
 8008066:	2700      	movs	r7, #0
 8008068:	4632      	mov	r2, r6
 800806a:	463b      	mov	r3, r7
 800806c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8008070:	f108 3aff 	add.w	sl, r8, #4294967295
 8008074:	f7f8 fd28 	bl	8000ac8 <__aeabi_dcmpeq>
 8008078:	b9b0      	cbnz	r0, 80080a8 <__ieee754_rem_pio2+0x3d8>
 800807a:	4b0d      	ldr	r3, [pc, #52]	; (80080b0 <__ieee754_rem_pio2+0x3e0>)
 800807c:	9301      	str	r3, [sp, #4]
 800807e:	2302      	movs	r3, #2
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	462a      	mov	r2, r5
 8008084:	4643      	mov	r3, r8
 8008086:	4621      	mov	r1, r4
 8008088:	a806      	add	r0, sp, #24
 800808a:	f000 f98d 	bl	80083a8 <__kernel_rem_pio2>
 800808e:	9b04      	ldr	r3, [sp, #16]
 8008090:	2b00      	cmp	r3, #0
 8008092:	4605      	mov	r5, r0
 8008094:	f6bf ae58 	bge.w	8007d48 <__ieee754_rem_pio2+0x78>
 8008098:	6863      	ldr	r3, [r4, #4]
 800809a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800809e:	6063      	str	r3, [r4, #4]
 80080a0:	68e3      	ldr	r3, [r4, #12]
 80080a2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80080a6:	e746      	b.n	8007f36 <__ieee754_rem_pio2+0x266>
 80080a8:	46d0      	mov	r8, sl
 80080aa:	e7dd      	b.n	8008068 <__ieee754_rem_pio2+0x398>
 80080ac:	41700000 	.word	0x41700000
 80080b0:	080094a0 	.word	0x080094a0

080080b4 <__ieee754_sqrt>:
 80080b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080b8:	4955      	ldr	r1, [pc, #340]	; (8008210 <__ieee754_sqrt+0x15c>)
 80080ba:	ec55 4b10 	vmov	r4, r5, d0
 80080be:	43a9      	bics	r1, r5
 80080c0:	462b      	mov	r3, r5
 80080c2:	462a      	mov	r2, r5
 80080c4:	d112      	bne.n	80080ec <__ieee754_sqrt+0x38>
 80080c6:	ee10 2a10 	vmov	r2, s0
 80080ca:	ee10 0a10 	vmov	r0, s0
 80080ce:	4629      	mov	r1, r5
 80080d0:	f7f8 fa92 	bl	80005f8 <__aeabi_dmul>
 80080d4:	4602      	mov	r2, r0
 80080d6:	460b      	mov	r3, r1
 80080d8:	4620      	mov	r0, r4
 80080da:	4629      	mov	r1, r5
 80080dc:	f7f8 f8d6 	bl	800028c <__adddf3>
 80080e0:	4604      	mov	r4, r0
 80080e2:	460d      	mov	r5, r1
 80080e4:	ec45 4b10 	vmov	d0, r4, r5
 80080e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080ec:	2d00      	cmp	r5, #0
 80080ee:	ee10 0a10 	vmov	r0, s0
 80080f2:	4621      	mov	r1, r4
 80080f4:	dc0f      	bgt.n	8008116 <__ieee754_sqrt+0x62>
 80080f6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80080fa:	4330      	orrs	r0, r6
 80080fc:	d0f2      	beq.n	80080e4 <__ieee754_sqrt+0x30>
 80080fe:	b155      	cbz	r5, 8008116 <__ieee754_sqrt+0x62>
 8008100:	ee10 2a10 	vmov	r2, s0
 8008104:	4620      	mov	r0, r4
 8008106:	4629      	mov	r1, r5
 8008108:	f7f8 f8be 	bl	8000288 <__aeabi_dsub>
 800810c:	4602      	mov	r2, r0
 800810e:	460b      	mov	r3, r1
 8008110:	f7f8 fb9c 	bl	800084c <__aeabi_ddiv>
 8008114:	e7e4      	b.n	80080e0 <__ieee754_sqrt+0x2c>
 8008116:	151b      	asrs	r3, r3, #20
 8008118:	d073      	beq.n	8008202 <__ieee754_sqrt+0x14e>
 800811a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800811e:	07dd      	lsls	r5, r3, #31
 8008120:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008124:	bf48      	it	mi
 8008126:	0fc8      	lsrmi	r0, r1, #31
 8008128:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800812c:	bf44      	itt	mi
 800812e:	0049      	lslmi	r1, r1, #1
 8008130:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8008134:	2500      	movs	r5, #0
 8008136:	1058      	asrs	r0, r3, #1
 8008138:	0fcb      	lsrs	r3, r1, #31
 800813a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800813e:	0049      	lsls	r1, r1, #1
 8008140:	2316      	movs	r3, #22
 8008142:	462c      	mov	r4, r5
 8008144:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8008148:	19a7      	adds	r7, r4, r6
 800814a:	4297      	cmp	r7, r2
 800814c:	bfde      	ittt	le
 800814e:	19bc      	addle	r4, r7, r6
 8008150:	1bd2      	suble	r2, r2, r7
 8008152:	19ad      	addle	r5, r5, r6
 8008154:	0fcf      	lsrs	r7, r1, #31
 8008156:	3b01      	subs	r3, #1
 8008158:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800815c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008160:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008164:	d1f0      	bne.n	8008148 <__ieee754_sqrt+0x94>
 8008166:	f04f 0c20 	mov.w	ip, #32
 800816a:	469e      	mov	lr, r3
 800816c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008170:	42a2      	cmp	r2, r4
 8008172:	eb06 070e 	add.w	r7, r6, lr
 8008176:	dc02      	bgt.n	800817e <__ieee754_sqrt+0xca>
 8008178:	d112      	bne.n	80081a0 <__ieee754_sqrt+0xec>
 800817a:	428f      	cmp	r7, r1
 800817c:	d810      	bhi.n	80081a0 <__ieee754_sqrt+0xec>
 800817e:	2f00      	cmp	r7, #0
 8008180:	eb07 0e06 	add.w	lr, r7, r6
 8008184:	da42      	bge.n	800820c <__ieee754_sqrt+0x158>
 8008186:	f1be 0f00 	cmp.w	lr, #0
 800818a:	db3f      	blt.n	800820c <__ieee754_sqrt+0x158>
 800818c:	f104 0801 	add.w	r8, r4, #1
 8008190:	1b12      	subs	r2, r2, r4
 8008192:	428f      	cmp	r7, r1
 8008194:	bf88      	it	hi
 8008196:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800819a:	1bc9      	subs	r1, r1, r7
 800819c:	4433      	add	r3, r6
 800819e:	4644      	mov	r4, r8
 80081a0:	0052      	lsls	r2, r2, #1
 80081a2:	f1bc 0c01 	subs.w	ip, ip, #1
 80081a6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80081aa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80081ae:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80081b2:	d1dd      	bne.n	8008170 <__ieee754_sqrt+0xbc>
 80081b4:	430a      	orrs	r2, r1
 80081b6:	d006      	beq.n	80081c6 <__ieee754_sqrt+0x112>
 80081b8:	1c5c      	adds	r4, r3, #1
 80081ba:	bf13      	iteet	ne
 80081bc:	3301      	addne	r3, #1
 80081be:	3501      	addeq	r5, #1
 80081c0:	4663      	moveq	r3, ip
 80081c2:	f023 0301 	bicne.w	r3, r3, #1
 80081c6:	106a      	asrs	r2, r5, #1
 80081c8:	085b      	lsrs	r3, r3, #1
 80081ca:	07e9      	lsls	r1, r5, #31
 80081cc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80081d0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80081d4:	bf48      	it	mi
 80081d6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80081da:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80081de:	461c      	mov	r4, r3
 80081e0:	e780      	b.n	80080e4 <__ieee754_sqrt+0x30>
 80081e2:	0aca      	lsrs	r2, r1, #11
 80081e4:	3815      	subs	r0, #21
 80081e6:	0549      	lsls	r1, r1, #21
 80081e8:	2a00      	cmp	r2, #0
 80081ea:	d0fa      	beq.n	80081e2 <__ieee754_sqrt+0x12e>
 80081ec:	02d6      	lsls	r6, r2, #11
 80081ee:	d50a      	bpl.n	8008206 <__ieee754_sqrt+0x152>
 80081f0:	f1c3 0420 	rsb	r4, r3, #32
 80081f4:	fa21 f404 	lsr.w	r4, r1, r4
 80081f8:	1e5d      	subs	r5, r3, #1
 80081fa:	4099      	lsls	r1, r3
 80081fc:	4322      	orrs	r2, r4
 80081fe:	1b43      	subs	r3, r0, r5
 8008200:	e78b      	b.n	800811a <__ieee754_sqrt+0x66>
 8008202:	4618      	mov	r0, r3
 8008204:	e7f0      	b.n	80081e8 <__ieee754_sqrt+0x134>
 8008206:	0052      	lsls	r2, r2, #1
 8008208:	3301      	adds	r3, #1
 800820a:	e7ef      	b.n	80081ec <__ieee754_sqrt+0x138>
 800820c:	46a0      	mov	r8, r4
 800820e:	e7bf      	b.n	8008190 <__ieee754_sqrt+0xdc>
 8008210:	7ff00000 	.word	0x7ff00000
 8008214:	00000000 	.word	0x00000000

08008218 <__kernel_cos>:
 8008218:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800821c:	ec59 8b10 	vmov	r8, r9, d0
 8008220:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8008224:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8008228:	ed2d 8b02 	vpush	{d8}
 800822c:	eeb0 8a41 	vmov.f32	s16, s2
 8008230:	eef0 8a61 	vmov.f32	s17, s3
 8008234:	da07      	bge.n	8008246 <__kernel_cos+0x2e>
 8008236:	ee10 0a10 	vmov	r0, s0
 800823a:	4649      	mov	r1, r9
 800823c:	f7f8 fc8c 	bl	8000b58 <__aeabi_d2iz>
 8008240:	2800      	cmp	r0, #0
 8008242:	f000 8089 	beq.w	8008358 <__kernel_cos+0x140>
 8008246:	4642      	mov	r2, r8
 8008248:	464b      	mov	r3, r9
 800824a:	4640      	mov	r0, r8
 800824c:	4649      	mov	r1, r9
 800824e:	f7f8 f9d3 	bl	80005f8 <__aeabi_dmul>
 8008252:	2200      	movs	r2, #0
 8008254:	4b4e      	ldr	r3, [pc, #312]	; (8008390 <__kernel_cos+0x178>)
 8008256:	4604      	mov	r4, r0
 8008258:	460d      	mov	r5, r1
 800825a:	f7f8 f9cd 	bl	80005f8 <__aeabi_dmul>
 800825e:	a340      	add	r3, pc, #256	; (adr r3, 8008360 <__kernel_cos+0x148>)
 8008260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008264:	4682      	mov	sl, r0
 8008266:	468b      	mov	fp, r1
 8008268:	4620      	mov	r0, r4
 800826a:	4629      	mov	r1, r5
 800826c:	f7f8 f9c4 	bl	80005f8 <__aeabi_dmul>
 8008270:	a33d      	add	r3, pc, #244	; (adr r3, 8008368 <__kernel_cos+0x150>)
 8008272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008276:	f7f8 f809 	bl	800028c <__adddf3>
 800827a:	4622      	mov	r2, r4
 800827c:	462b      	mov	r3, r5
 800827e:	f7f8 f9bb 	bl	80005f8 <__aeabi_dmul>
 8008282:	a33b      	add	r3, pc, #236	; (adr r3, 8008370 <__kernel_cos+0x158>)
 8008284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008288:	f7f7 fffe 	bl	8000288 <__aeabi_dsub>
 800828c:	4622      	mov	r2, r4
 800828e:	462b      	mov	r3, r5
 8008290:	f7f8 f9b2 	bl	80005f8 <__aeabi_dmul>
 8008294:	a338      	add	r3, pc, #224	; (adr r3, 8008378 <__kernel_cos+0x160>)
 8008296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829a:	f7f7 fff7 	bl	800028c <__adddf3>
 800829e:	4622      	mov	r2, r4
 80082a0:	462b      	mov	r3, r5
 80082a2:	f7f8 f9a9 	bl	80005f8 <__aeabi_dmul>
 80082a6:	a336      	add	r3, pc, #216	; (adr r3, 8008380 <__kernel_cos+0x168>)
 80082a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ac:	f7f7 ffec 	bl	8000288 <__aeabi_dsub>
 80082b0:	4622      	mov	r2, r4
 80082b2:	462b      	mov	r3, r5
 80082b4:	f7f8 f9a0 	bl	80005f8 <__aeabi_dmul>
 80082b8:	a333      	add	r3, pc, #204	; (adr r3, 8008388 <__kernel_cos+0x170>)
 80082ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082be:	f7f7 ffe5 	bl	800028c <__adddf3>
 80082c2:	4622      	mov	r2, r4
 80082c4:	462b      	mov	r3, r5
 80082c6:	f7f8 f997 	bl	80005f8 <__aeabi_dmul>
 80082ca:	4622      	mov	r2, r4
 80082cc:	462b      	mov	r3, r5
 80082ce:	f7f8 f993 	bl	80005f8 <__aeabi_dmul>
 80082d2:	ec53 2b18 	vmov	r2, r3, d8
 80082d6:	4604      	mov	r4, r0
 80082d8:	460d      	mov	r5, r1
 80082da:	4640      	mov	r0, r8
 80082dc:	4649      	mov	r1, r9
 80082de:	f7f8 f98b 	bl	80005f8 <__aeabi_dmul>
 80082e2:	460b      	mov	r3, r1
 80082e4:	4602      	mov	r2, r0
 80082e6:	4629      	mov	r1, r5
 80082e8:	4620      	mov	r0, r4
 80082ea:	f7f7 ffcd 	bl	8000288 <__aeabi_dsub>
 80082ee:	4b29      	ldr	r3, [pc, #164]	; (8008394 <__kernel_cos+0x17c>)
 80082f0:	429e      	cmp	r6, r3
 80082f2:	4680      	mov	r8, r0
 80082f4:	4689      	mov	r9, r1
 80082f6:	dc11      	bgt.n	800831c <__kernel_cos+0x104>
 80082f8:	4602      	mov	r2, r0
 80082fa:	460b      	mov	r3, r1
 80082fc:	4650      	mov	r0, sl
 80082fe:	4659      	mov	r1, fp
 8008300:	f7f7 ffc2 	bl	8000288 <__aeabi_dsub>
 8008304:	460b      	mov	r3, r1
 8008306:	4924      	ldr	r1, [pc, #144]	; (8008398 <__kernel_cos+0x180>)
 8008308:	4602      	mov	r2, r0
 800830a:	2000      	movs	r0, #0
 800830c:	f7f7 ffbc 	bl	8000288 <__aeabi_dsub>
 8008310:	ecbd 8b02 	vpop	{d8}
 8008314:	ec41 0b10 	vmov	d0, r0, r1
 8008318:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800831c:	4b1f      	ldr	r3, [pc, #124]	; (800839c <__kernel_cos+0x184>)
 800831e:	491e      	ldr	r1, [pc, #120]	; (8008398 <__kernel_cos+0x180>)
 8008320:	429e      	cmp	r6, r3
 8008322:	bfcc      	ite	gt
 8008324:	4d1e      	ldrgt	r5, [pc, #120]	; (80083a0 <__kernel_cos+0x188>)
 8008326:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800832a:	2400      	movs	r4, #0
 800832c:	4622      	mov	r2, r4
 800832e:	462b      	mov	r3, r5
 8008330:	2000      	movs	r0, #0
 8008332:	f7f7 ffa9 	bl	8000288 <__aeabi_dsub>
 8008336:	4622      	mov	r2, r4
 8008338:	4606      	mov	r6, r0
 800833a:	460f      	mov	r7, r1
 800833c:	462b      	mov	r3, r5
 800833e:	4650      	mov	r0, sl
 8008340:	4659      	mov	r1, fp
 8008342:	f7f7 ffa1 	bl	8000288 <__aeabi_dsub>
 8008346:	4642      	mov	r2, r8
 8008348:	464b      	mov	r3, r9
 800834a:	f7f7 ff9d 	bl	8000288 <__aeabi_dsub>
 800834e:	4602      	mov	r2, r0
 8008350:	460b      	mov	r3, r1
 8008352:	4630      	mov	r0, r6
 8008354:	4639      	mov	r1, r7
 8008356:	e7d9      	b.n	800830c <__kernel_cos+0xf4>
 8008358:	2000      	movs	r0, #0
 800835a:	490f      	ldr	r1, [pc, #60]	; (8008398 <__kernel_cos+0x180>)
 800835c:	e7d8      	b.n	8008310 <__kernel_cos+0xf8>
 800835e:	bf00      	nop
 8008360:	be8838d4 	.word	0xbe8838d4
 8008364:	bda8fae9 	.word	0xbda8fae9
 8008368:	bdb4b1c4 	.word	0xbdb4b1c4
 800836c:	3e21ee9e 	.word	0x3e21ee9e
 8008370:	809c52ad 	.word	0x809c52ad
 8008374:	3e927e4f 	.word	0x3e927e4f
 8008378:	19cb1590 	.word	0x19cb1590
 800837c:	3efa01a0 	.word	0x3efa01a0
 8008380:	16c15177 	.word	0x16c15177
 8008384:	3f56c16c 	.word	0x3f56c16c
 8008388:	5555554c 	.word	0x5555554c
 800838c:	3fa55555 	.word	0x3fa55555
 8008390:	3fe00000 	.word	0x3fe00000
 8008394:	3fd33332 	.word	0x3fd33332
 8008398:	3ff00000 	.word	0x3ff00000
 800839c:	3fe90000 	.word	0x3fe90000
 80083a0:	3fd20000 	.word	0x3fd20000
 80083a4:	00000000 	.word	0x00000000

080083a8 <__kernel_rem_pio2>:
 80083a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ac:	ed2d 8b02 	vpush	{d8}
 80083b0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80083b4:	1ed4      	subs	r4, r2, #3
 80083b6:	9308      	str	r3, [sp, #32]
 80083b8:	9101      	str	r1, [sp, #4]
 80083ba:	4bc5      	ldr	r3, [pc, #788]	; (80086d0 <__kernel_rem_pio2+0x328>)
 80083bc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80083be:	9009      	str	r0, [sp, #36]	; 0x24
 80083c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80083c4:	9304      	str	r3, [sp, #16]
 80083c6:	9b08      	ldr	r3, [sp, #32]
 80083c8:	3b01      	subs	r3, #1
 80083ca:	9307      	str	r3, [sp, #28]
 80083cc:	2318      	movs	r3, #24
 80083ce:	fb94 f4f3 	sdiv	r4, r4, r3
 80083d2:	f06f 0317 	mvn.w	r3, #23
 80083d6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80083da:	fb04 3303 	mla	r3, r4, r3, r3
 80083de:	eb03 0a02 	add.w	sl, r3, r2
 80083e2:	9b04      	ldr	r3, [sp, #16]
 80083e4:	9a07      	ldr	r2, [sp, #28]
 80083e6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80086c0 <__kernel_rem_pio2+0x318>
 80083ea:	eb03 0802 	add.w	r8, r3, r2
 80083ee:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80083f0:	1aa7      	subs	r7, r4, r2
 80083f2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80083f6:	ae22      	add	r6, sp, #136	; 0x88
 80083f8:	2500      	movs	r5, #0
 80083fa:	4545      	cmp	r5, r8
 80083fc:	dd13      	ble.n	8008426 <__kernel_rem_pio2+0x7e>
 80083fe:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80086c0 <__kernel_rem_pio2+0x318>
 8008402:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8008406:	2600      	movs	r6, #0
 8008408:	9b04      	ldr	r3, [sp, #16]
 800840a:	429e      	cmp	r6, r3
 800840c:	dc32      	bgt.n	8008474 <__kernel_rem_pio2+0xcc>
 800840e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008410:	9302      	str	r3, [sp, #8]
 8008412:	9b08      	ldr	r3, [sp, #32]
 8008414:	199d      	adds	r5, r3, r6
 8008416:	ab22      	add	r3, sp, #136	; 0x88
 8008418:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800841c:	9306      	str	r3, [sp, #24]
 800841e:	ec59 8b18 	vmov	r8, r9, d8
 8008422:	2700      	movs	r7, #0
 8008424:	e01f      	b.n	8008466 <__kernel_rem_pio2+0xbe>
 8008426:	42ef      	cmn	r7, r5
 8008428:	d407      	bmi.n	800843a <__kernel_rem_pio2+0x92>
 800842a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800842e:	f7f8 f879 	bl	8000524 <__aeabi_i2d>
 8008432:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008436:	3501      	adds	r5, #1
 8008438:	e7df      	b.n	80083fa <__kernel_rem_pio2+0x52>
 800843a:	ec51 0b18 	vmov	r0, r1, d8
 800843e:	e7f8      	b.n	8008432 <__kernel_rem_pio2+0x8a>
 8008440:	9906      	ldr	r1, [sp, #24]
 8008442:	9d02      	ldr	r5, [sp, #8]
 8008444:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8008448:	9106      	str	r1, [sp, #24]
 800844a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800844e:	9502      	str	r5, [sp, #8]
 8008450:	f7f8 f8d2 	bl	80005f8 <__aeabi_dmul>
 8008454:	4602      	mov	r2, r0
 8008456:	460b      	mov	r3, r1
 8008458:	4640      	mov	r0, r8
 800845a:	4649      	mov	r1, r9
 800845c:	f7f7 ff16 	bl	800028c <__adddf3>
 8008460:	3701      	adds	r7, #1
 8008462:	4680      	mov	r8, r0
 8008464:	4689      	mov	r9, r1
 8008466:	9b07      	ldr	r3, [sp, #28]
 8008468:	429f      	cmp	r7, r3
 800846a:	dde9      	ble.n	8008440 <__kernel_rem_pio2+0x98>
 800846c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8008470:	3601      	adds	r6, #1
 8008472:	e7c9      	b.n	8008408 <__kernel_rem_pio2+0x60>
 8008474:	9b04      	ldr	r3, [sp, #16]
 8008476:	aa0e      	add	r2, sp, #56	; 0x38
 8008478:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800847c:	930c      	str	r3, [sp, #48]	; 0x30
 800847e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8008480:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008484:	9c04      	ldr	r4, [sp, #16]
 8008486:	930b      	str	r3, [sp, #44]	; 0x2c
 8008488:	ab9a      	add	r3, sp, #616	; 0x268
 800848a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800848e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008492:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008496:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800849a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800849e:	ab9a      	add	r3, sp, #616	; 0x268
 80084a0:	445b      	add	r3, fp
 80084a2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80084a6:	2500      	movs	r5, #0
 80084a8:	1b63      	subs	r3, r4, r5
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	dc78      	bgt.n	80085a0 <__kernel_rem_pio2+0x1f8>
 80084ae:	4650      	mov	r0, sl
 80084b0:	ec49 8b10 	vmov	d0, r8, r9
 80084b4:	f000 fc04 	bl	8008cc0 <scalbn>
 80084b8:	ec57 6b10 	vmov	r6, r7, d0
 80084bc:	2200      	movs	r2, #0
 80084be:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80084c2:	ee10 0a10 	vmov	r0, s0
 80084c6:	4639      	mov	r1, r7
 80084c8:	f7f8 f896 	bl	80005f8 <__aeabi_dmul>
 80084cc:	ec41 0b10 	vmov	d0, r0, r1
 80084d0:	f000 fb6e 	bl	8008bb0 <floor>
 80084d4:	2200      	movs	r2, #0
 80084d6:	ec51 0b10 	vmov	r0, r1, d0
 80084da:	4b7e      	ldr	r3, [pc, #504]	; (80086d4 <__kernel_rem_pio2+0x32c>)
 80084dc:	f7f8 f88c 	bl	80005f8 <__aeabi_dmul>
 80084e0:	4602      	mov	r2, r0
 80084e2:	460b      	mov	r3, r1
 80084e4:	4630      	mov	r0, r6
 80084e6:	4639      	mov	r1, r7
 80084e8:	f7f7 fece 	bl	8000288 <__aeabi_dsub>
 80084ec:	460f      	mov	r7, r1
 80084ee:	4606      	mov	r6, r0
 80084f0:	f7f8 fb32 	bl	8000b58 <__aeabi_d2iz>
 80084f4:	9006      	str	r0, [sp, #24]
 80084f6:	f7f8 f815 	bl	8000524 <__aeabi_i2d>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	4630      	mov	r0, r6
 8008500:	4639      	mov	r1, r7
 8008502:	f7f7 fec1 	bl	8000288 <__aeabi_dsub>
 8008506:	f1ba 0f00 	cmp.w	sl, #0
 800850a:	4606      	mov	r6, r0
 800850c:	460f      	mov	r7, r1
 800850e:	dd6c      	ble.n	80085ea <__kernel_rem_pio2+0x242>
 8008510:	1e62      	subs	r2, r4, #1
 8008512:	ab0e      	add	r3, sp, #56	; 0x38
 8008514:	f1ca 0118 	rsb	r1, sl, #24
 8008518:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800851c:	9d06      	ldr	r5, [sp, #24]
 800851e:	fa40 f301 	asr.w	r3, r0, r1
 8008522:	441d      	add	r5, r3
 8008524:	408b      	lsls	r3, r1
 8008526:	1ac0      	subs	r0, r0, r3
 8008528:	ab0e      	add	r3, sp, #56	; 0x38
 800852a:	9506      	str	r5, [sp, #24]
 800852c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008530:	f1ca 0317 	rsb	r3, sl, #23
 8008534:	fa40 f303 	asr.w	r3, r0, r3
 8008538:	9302      	str	r3, [sp, #8]
 800853a:	9b02      	ldr	r3, [sp, #8]
 800853c:	2b00      	cmp	r3, #0
 800853e:	dd62      	ble.n	8008606 <__kernel_rem_pio2+0x25e>
 8008540:	9b06      	ldr	r3, [sp, #24]
 8008542:	2200      	movs	r2, #0
 8008544:	3301      	adds	r3, #1
 8008546:	9306      	str	r3, [sp, #24]
 8008548:	4615      	mov	r5, r2
 800854a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800854e:	4294      	cmp	r4, r2
 8008550:	f300 8095 	bgt.w	800867e <__kernel_rem_pio2+0x2d6>
 8008554:	f1ba 0f00 	cmp.w	sl, #0
 8008558:	dd07      	ble.n	800856a <__kernel_rem_pio2+0x1c2>
 800855a:	f1ba 0f01 	cmp.w	sl, #1
 800855e:	f000 80a2 	beq.w	80086a6 <__kernel_rem_pio2+0x2fe>
 8008562:	f1ba 0f02 	cmp.w	sl, #2
 8008566:	f000 80c1 	beq.w	80086ec <__kernel_rem_pio2+0x344>
 800856a:	9b02      	ldr	r3, [sp, #8]
 800856c:	2b02      	cmp	r3, #2
 800856e:	d14a      	bne.n	8008606 <__kernel_rem_pio2+0x25e>
 8008570:	4632      	mov	r2, r6
 8008572:	463b      	mov	r3, r7
 8008574:	2000      	movs	r0, #0
 8008576:	4958      	ldr	r1, [pc, #352]	; (80086d8 <__kernel_rem_pio2+0x330>)
 8008578:	f7f7 fe86 	bl	8000288 <__aeabi_dsub>
 800857c:	4606      	mov	r6, r0
 800857e:	460f      	mov	r7, r1
 8008580:	2d00      	cmp	r5, #0
 8008582:	d040      	beq.n	8008606 <__kernel_rem_pio2+0x25e>
 8008584:	4650      	mov	r0, sl
 8008586:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80086c8 <__kernel_rem_pio2+0x320>
 800858a:	f000 fb99 	bl	8008cc0 <scalbn>
 800858e:	4630      	mov	r0, r6
 8008590:	4639      	mov	r1, r7
 8008592:	ec53 2b10 	vmov	r2, r3, d0
 8008596:	f7f7 fe77 	bl	8000288 <__aeabi_dsub>
 800859a:	4606      	mov	r6, r0
 800859c:	460f      	mov	r7, r1
 800859e:	e032      	b.n	8008606 <__kernel_rem_pio2+0x25e>
 80085a0:	2200      	movs	r2, #0
 80085a2:	4b4e      	ldr	r3, [pc, #312]	; (80086dc <__kernel_rem_pio2+0x334>)
 80085a4:	4640      	mov	r0, r8
 80085a6:	4649      	mov	r1, r9
 80085a8:	f7f8 f826 	bl	80005f8 <__aeabi_dmul>
 80085ac:	f7f8 fad4 	bl	8000b58 <__aeabi_d2iz>
 80085b0:	f7f7 ffb8 	bl	8000524 <__aeabi_i2d>
 80085b4:	2200      	movs	r2, #0
 80085b6:	4b4a      	ldr	r3, [pc, #296]	; (80086e0 <__kernel_rem_pio2+0x338>)
 80085b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085bc:	f7f8 f81c 	bl	80005f8 <__aeabi_dmul>
 80085c0:	4602      	mov	r2, r0
 80085c2:	460b      	mov	r3, r1
 80085c4:	4640      	mov	r0, r8
 80085c6:	4649      	mov	r1, r9
 80085c8:	f7f7 fe5e 	bl	8000288 <__aeabi_dsub>
 80085cc:	f7f8 fac4 	bl	8000b58 <__aeabi_d2iz>
 80085d0:	ab0e      	add	r3, sp, #56	; 0x38
 80085d2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80085d6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80085da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085de:	f7f7 fe55 	bl	800028c <__adddf3>
 80085e2:	3501      	adds	r5, #1
 80085e4:	4680      	mov	r8, r0
 80085e6:	4689      	mov	r9, r1
 80085e8:	e75e      	b.n	80084a8 <__kernel_rem_pio2+0x100>
 80085ea:	d105      	bne.n	80085f8 <__kernel_rem_pio2+0x250>
 80085ec:	1e63      	subs	r3, r4, #1
 80085ee:	aa0e      	add	r2, sp, #56	; 0x38
 80085f0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80085f4:	15c3      	asrs	r3, r0, #23
 80085f6:	e79f      	b.n	8008538 <__kernel_rem_pio2+0x190>
 80085f8:	2200      	movs	r2, #0
 80085fa:	4b3a      	ldr	r3, [pc, #232]	; (80086e4 <__kernel_rem_pio2+0x33c>)
 80085fc:	f7f8 fa82 	bl	8000b04 <__aeabi_dcmpge>
 8008600:	2800      	cmp	r0, #0
 8008602:	d139      	bne.n	8008678 <__kernel_rem_pio2+0x2d0>
 8008604:	9002      	str	r0, [sp, #8]
 8008606:	2200      	movs	r2, #0
 8008608:	2300      	movs	r3, #0
 800860a:	4630      	mov	r0, r6
 800860c:	4639      	mov	r1, r7
 800860e:	f7f8 fa5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008612:	2800      	cmp	r0, #0
 8008614:	f000 80c7 	beq.w	80087a6 <__kernel_rem_pio2+0x3fe>
 8008618:	1e65      	subs	r5, r4, #1
 800861a:	462b      	mov	r3, r5
 800861c:	2200      	movs	r2, #0
 800861e:	9904      	ldr	r1, [sp, #16]
 8008620:	428b      	cmp	r3, r1
 8008622:	da6a      	bge.n	80086fa <__kernel_rem_pio2+0x352>
 8008624:	2a00      	cmp	r2, #0
 8008626:	f000 8088 	beq.w	800873a <__kernel_rem_pio2+0x392>
 800862a:	ab0e      	add	r3, sp, #56	; 0x38
 800862c:	f1aa 0a18 	sub.w	sl, sl, #24
 8008630:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008634:	2b00      	cmp	r3, #0
 8008636:	f000 80b4 	beq.w	80087a2 <__kernel_rem_pio2+0x3fa>
 800863a:	4650      	mov	r0, sl
 800863c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80086c8 <__kernel_rem_pio2+0x320>
 8008640:	f000 fb3e 	bl	8008cc0 <scalbn>
 8008644:	00ec      	lsls	r4, r5, #3
 8008646:	ab72      	add	r3, sp, #456	; 0x1c8
 8008648:	191e      	adds	r6, r3, r4
 800864a:	ec59 8b10 	vmov	r8, r9, d0
 800864e:	f106 0a08 	add.w	sl, r6, #8
 8008652:	462f      	mov	r7, r5
 8008654:	2f00      	cmp	r7, #0
 8008656:	f280 80df 	bge.w	8008818 <__kernel_rem_pio2+0x470>
 800865a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80086c0 <__kernel_rem_pio2+0x318>
 800865e:	f04f 0a00 	mov.w	sl, #0
 8008662:	eba5 030a 	sub.w	r3, r5, sl
 8008666:	2b00      	cmp	r3, #0
 8008668:	f2c0 810a 	blt.w	8008880 <__kernel_rem_pio2+0x4d8>
 800866c:	f8df b078 	ldr.w	fp, [pc, #120]	; 80086e8 <__kernel_rem_pio2+0x340>
 8008670:	ec59 8b18 	vmov	r8, r9, d8
 8008674:	2700      	movs	r7, #0
 8008676:	e0f5      	b.n	8008864 <__kernel_rem_pio2+0x4bc>
 8008678:	2302      	movs	r3, #2
 800867a:	9302      	str	r3, [sp, #8]
 800867c:	e760      	b.n	8008540 <__kernel_rem_pio2+0x198>
 800867e:	ab0e      	add	r3, sp, #56	; 0x38
 8008680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008684:	b94d      	cbnz	r5, 800869a <__kernel_rem_pio2+0x2f2>
 8008686:	b12b      	cbz	r3, 8008694 <__kernel_rem_pio2+0x2ec>
 8008688:	a80e      	add	r0, sp, #56	; 0x38
 800868a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800868e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8008692:	2301      	movs	r3, #1
 8008694:	3201      	adds	r2, #1
 8008696:	461d      	mov	r5, r3
 8008698:	e759      	b.n	800854e <__kernel_rem_pio2+0x1a6>
 800869a:	a80e      	add	r0, sp, #56	; 0x38
 800869c:	1acb      	subs	r3, r1, r3
 800869e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80086a2:	462b      	mov	r3, r5
 80086a4:	e7f6      	b.n	8008694 <__kernel_rem_pio2+0x2ec>
 80086a6:	1e62      	subs	r2, r4, #1
 80086a8:	ab0e      	add	r3, sp, #56	; 0x38
 80086aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086ae:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80086b2:	a90e      	add	r1, sp, #56	; 0x38
 80086b4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80086b8:	e757      	b.n	800856a <__kernel_rem_pio2+0x1c2>
 80086ba:	bf00      	nop
 80086bc:	f3af 8000 	nop.w
	...
 80086cc:	3ff00000 	.word	0x3ff00000
 80086d0:	080095e8 	.word	0x080095e8
 80086d4:	40200000 	.word	0x40200000
 80086d8:	3ff00000 	.word	0x3ff00000
 80086dc:	3e700000 	.word	0x3e700000
 80086e0:	41700000 	.word	0x41700000
 80086e4:	3fe00000 	.word	0x3fe00000
 80086e8:	080095a8 	.word	0x080095a8
 80086ec:	1e62      	subs	r2, r4, #1
 80086ee:	ab0e      	add	r3, sp, #56	; 0x38
 80086f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086f4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80086f8:	e7db      	b.n	80086b2 <__kernel_rem_pio2+0x30a>
 80086fa:	a90e      	add	r1, sp, #56	; 0x38
 80086fc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008700:	3b01      	subs	r3, #1
 8008702:	430a      	orrs	r2, r1
 8008704:	e78b      	b.n	800861e <__kernel_rem_pio2+0x276>
 8008706:	3301      	adds	r3, #1
 8008708:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800870c:	2900      	cmp	r1, #0
 800870e:	d0fa      	beq.n	8008706 <__kernel_rem_pio2+0x35e>
 8008710:	9a08      	ldr	r2, [sp, #32]
 8008712:	4422      	add	r2, r4
 8008714:	00d2      	lsls	r2, r2, #3
 8008716:	a922      	add	r1, sp, #136	; 0x88
 8008718:	18e3      	adds	r3, r4, r3
 800871a:	9206      	str	r2, [sp, #24]
 800871c:	440a      	add	r2, r1
 800871e:	9302      	str	r3, [sp, #8]
 8008720:	f10b 0108 	add.w	r1, fp, #8
 8008724:	f102 0308 	add.w	r3, r2, #8
 8008728:	1c66      	adds	r6, r4, #1
 800872a:	910a      	str	r1, [sp, #40]	; 0x28
 800872c:	2500      	movs	r5, #0
 800872e:	930d      	str	r3, [sp, #52]	; 0x34
 8008730:	9b02      	ldr	r3, [sp, #8]
 8008732:	42b3      	cmp	r3, r6
 8008734:	da04      	bge.n	8008740 <__kernel_rem_pio2+0x398>
 8008736:	461c      	mov	r4, r3
 8008738:	e6a6      	b.n	8008488 <__kernel_rem_pio2+0xe0>
 800873a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800873c:	2301      	movs	r3, #1
 800873e:	e7e3      	b.n	8008708 <__kernel_rem_pio2+0x360>
 8008740:	9b06      	ldr	r3, [sp, #24]
 8008742:	18ef      	adds	r7, r5, r3
 8008744:	ab22      	add	r3, sp, #136	; 0x88
 8008746:	441f      	add	r7, r3
 8008748:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800874a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800874e:	f7f7 fee9 	bl	8000524 <__aeabi_i2d>
 8008752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008754:	461c      	mov	r4, r3
 8008756:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008758:	e9c7 0100 	strd	r0, r1, [r7]
 800875c:	eb03 0b05 	add.w	fp, r3, r5
 8008760:	2700      	movs	r7, #0
 8008762:	f04f 0800 	mov.w	r8, #0
 8008766:	f04f 0900 	mov.w	r9, #0
 800876a:	9b07      	ldr	r3, [sp, #28]
 800876c:	429f      	cmp	r7, r3
 800876e:	dd08      	ble.n	8008782 <__kernel_rem_pio2+0x3da>
 8008770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008772:	aa72      	add	r2, sp, #456	; 0x1c8
 8008774:	18eb      	adds	r3, r5, r3
 8008776:	4413      	add	r3, r2
 8008778:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800877c:	3601      	adds	r6, #1
 800877e:	3508      	adds	r5, #8
 8008780:	e7d6      	b.n	8008730 <__kernel_rem_pio2+0x388>
 8008782:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8008786:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800878a:	f7f7 ff35 	bl	80005f8 <__aeabi_dmul>
 800878e:	4602      	mov	r2, r0
 8008790:	460b      	mov	r3, r1
 8008792:	4640      	mov	r0, r8
 8008794:	4649      	mov	r1, r9
 8008796:	f7f7 fd79 	bl	800028c <__adddf3>
 800879a:	3701      	adds	r7, #1
 800879c:	4680      	mov	r8, r0
 800879e:	4689      	mov	r9, r1
 80087a0:	e7e3      	b.n	800876a <__kernel_rem_pio2+0x3c2>
 80087a2:	3d01      	subs	r5, #1
 80087a4:	e741      	b.n	800862a <__kernel_rem_pio2+0x282>
 80087a6:	f1ca 0000 	rsb	r0, sl, #0
 80087aa:	ec47 6b10 	vmov	d0, r6, r7
 80087ae:	f000 fa87 	bl	8008cc0 <scalbn>
 80087b2:	ec57 6b10 	vmov	r6, r7, d0
 80087b6:	2200      	movs	r2, #0
 80087b8:	4b99      	ldr	r3, [pc, #612]	; (8008a20 <__kernel_rem_pio2+0x678>)
 80087ba:	ee10 0a10 	vmov	r0, s0
 80087be:	4639      	mov	r1, r7
 80087c0:	f7f8 f9a0 	bl	8000b04 <__aeabi_dcmpge>
 80087c4:	b1f8      	cbz	r0, 8008806 <__kernel_rem_pio2+0x45e>
 80087c6:	2200      	movs	r2, #0
 80087c8:	4b96      	ldr	r3, [pc, #600]	; (8008a24 <__kernel_rem_pio2+0x67c>)
 80087ca:	4630      	mov	r0, r6
 80087cc:	4639      	mov	r1, r7
 80087ce:	f7f7 ff13 	bl	80005f8 <__aeabi_dmul>
 80087d2:	f7f8 f9c1 	bl	8000b58 <__aeabi_d2iz>
 80087d6:	4680      	mov	r8, r0
 80087d8:	f7f7 fea4 	bl	8000524 <__aeabi_i2d>
 80087dc:	2200      	movs	r2, #0
 80087de:	4b90      	ldr	r3, [pc, #576]	; (8008a20 <__kernel_rem_pio2+0x678>)
 80087e0:	f7f7 ff0a 	bl	80005f8 <__aeabi_dmul>
 80087e4:	460b      	mov	r3, r1
 80087e6:	4602      	mov	r2, r0
 80087e8:	4639      	mov	r1, r7
 80087ea:	4630      	mov	r0, r6
 80087ec:	f7f7 fd4c 	bl	8000288 <__aeabi_dsub>
 80087f0:	f7f8 f9b2 	bl	8000b58 <__aeabi_d2iz>
 80087f4:	1c65      	adds	r5, r4, #1
 80087f6:	ab0e      	add	r3, sp, #56	; 0x38
 80087f8:	f10a 0a18 	add.w	sl, sl, #24
 80087fc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008800:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8008804:	e719      	b.n	800863a <__kernel_rem_pio2+0x292>
 8008806:	4630      	mov	r0, r6
 8008808:	4639      	mov	r1, r7
 800880a:	f7f8 f9a5 	bl	8000b58 <__aeabi_d2iz>
 800880e:	ab0e      	add	r3, sp, #56	; 0x38
 8008810:	4625      	mov	r5, r4
 8008812:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008816:	e710      	b.n	800863a <__kernel_rem_pio2+0x292>
 8008818:	ab0e      	add	r3, sp, #56	; 0x38
 800881a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800881e:	f7f7 fe81 	bl	8000524 <__aeabi_i2d>
 8008822:	4642      	mov	r2, r8
 8008824:	464b      	mov	r3, r9
 8008826:	f7f7 fee7 	bl	80005f8 <__aeabi_dmul>
 800882a:	2200      	movs	r2, #0
 800882c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8008830:	4b7c      	ldr	r3, [pc, #496]	; (8008a24 <__kernel_rem_pio2+0x67c>)
 8008832:	4640      	mov	r0, r8
 8008834:	4649      	mov	r1, r9
 8008836:	f7f7 fedf 	bl	80005f8 <__aeabi_dmul>
 800883a:	3f01      	subs	r7, #1
 800883c:	4680      	mov	r8, r0
 800883e:	4689      	mov	r9, r1
 8008840:	e708      	b.n	8008654 <__kernel_rem_pio2+0x2ac>
 8008842:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8008846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800884a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800884e:	f7f7 fed3 	bl	80005f8 <__aeabi_dmul>
 8008852:	4602      	mov	r2, r0
 8008854:	460b      	mov	r3, r1
 8008856:	4640      	mov	r0, r8
 8008858:	4649      	mov	r1, r9
 800885a:	f7f7 fd17 	bl	800028c <__adddf3>
 800885e:	3701      	adds	r7, #1
 8008860:	4680      	mov	r8, r0
 8008862:	4689      	mov	r9, r1
 8008864:	9b04      	ldr	r3, [sp, #16]
 8008866:	429f      	cmp	r7, r3
 8008868:	dc01      	bgt.n	800886e <__kernel_rem_pio2+0x4c6>
 800886a:	45ba      	cmp	sl, r7
 800886c:	dae9      	bge.n	8008842 <__kernel_rem_pio2+0x49a>
 800886e:	ab4a      	add	r3, sp, #296	; 0x128
 8008870:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008874:	e9c3 8900 	strd	r8, r9, [r3]
 8008878:	f10a 0a01 	add.w	sl, sl, #1
 800887c:	3e08      	subs	r6, #8
 800887e:	e6f0      	b.n	8008662 <__kernel_rem_pio2+0x2ba>
 8008880:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8008882:	2b03      	cmp	r3, #3
 8008884:	d85b      	bhi.n	800893e <__kernel_rem_pio2+0x596>
 8008886:	e8df f003 	tbb	[pc, r3]
 800888a:	264a      	.short	0x264a
 800888c:	0226      	.short	0x0226
 800888e:	ab9a      	add	r3, sp, #616	; 0x268
 8008890:	441c      	add	r4, r3
 8008892:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8008896:	46a2      	mov	sl, r4
 8008898:	46ab      	mov	fp, r5
 800889a:	f1bb 0f00 	cmp.w	fp, #0
 800889e:	dc6c      	bgt.n	800897a <__kernel_rem_pio2+0x5d2>
 80088a0:	46a2      	mov	sl, r4
 80088a2:	46ab      	mov	fp, r5
 80088a4:	f1bb 0f01 	cmp.w	fp, #1
 80088a8:	f300 8086 	bgt.w	80089b8 <__kernel_rem_pio2+0x610>
 80088ac:	2000      	movs	r0, #0
 80088ae:	2100      	movs	r1, #0
 80088b0:	2d01      	cmp	r5, #1
 80088b2:	f300 80a0 	bgt.w	80089f6 <__kernel_rem_pio2+0x64e>
 80088b6:	9b02      	ldr	r3, [sp, #8]
 80088b8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80088bc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	f040 809e 	bne.w	8008a02 <__kernel_rem_pio2+0x65a>
 80088c6:	9b01      	ldr	r3, [sp, #4]
 80088c8:	e9c3 7800 	strd	r7, r8, [r3]
 80088cc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80088d0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80088d4:	e033      	b.n	800893e <__kernel_rem_pio2+0x596>
 80088d6:	3408      	adds	r4, #8
 80088d8:	ab4a      	add	r3, sp, #296	; 0x128
 80088da:	441c      	add	r4, r3
 80088dc:	462e      	mov	r6, r5
 80088de:	2000      	movs	r0, #0
 80088e0:	2100      	movs	r1, #0
 80088e2:	2e00      	cmp	r6, #0
 80088e4:	da3a      	bge.n	800895c <__kernel_rem_pio2+0x5b4>
 80088e6:	9b02      	ldr	r3, [sp, #8]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d03d      	beq.n	8008968 <__kernel_rem_pio2+0x5c0>
 80088ec:	4602      	mov	r2, r0
 80088ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80088f2:	9c01      	ldr	r4, [sp, #4]
 80088f4:	e9c4 2300 	strd	r2, r3, [r4]
 80088f8:	4602      	mov	r2, r0
 80088fa:	460b      	mov	r3, r1
 80088fc:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8008900:	f7f7 fcc2 	bl	8000288 <__aeabi_dsub>
 8008904:	ae4c      	add	r6, sp, #304	; 0x130
 8008906:	2401      	movs	r4, #1
 8008908:	42a5      	cmp	r5, r4
 800890a:	da30      	bge.n	800896e <__kernel_rem_pio2+0x5c6>
 800890c:	9b02      	ldr	r3, [sp, #8]
 800890e:	b113      	cbz	r3, 8008916 <__kernel_rem_pio2+0x56e>
 8008910:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008914:	4619      	mov	r1, r3
 8008916:	9b01      	ldr	r3, [sp, #4]
 8008918:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800891c:	e00f      	b.n	800893e <__kernel_rem_pio2+0x596>
 800891e:	ab9a      	add	r3, sp, #616	; 0x268
 8008920:	441c      	add	r4, r3
 8008922:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8008926:	2000      	movs	r0, #0
 8008928:	2100      	movs	r1, #0
 800892a:	2d00      	cmp	r5, #0
 800892c:	da10      	bge.n	8008950 <__kernel_rem_pio2+0x5a8>
 800892e:	9b02      	ldr	r3, [sp, #8]
 8008930:	b113      	cbz	r3, 8008938 <__kernel_rem_pio2+0x590>
 8008932:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008936:	4619      	mov	r1, r3
 8008938:	9b01      	ldr	r3, [sp, #4]
 800893a:	e9c3 0100 	strd	r0, r1, [r3]
 800893e:	9b06      	ldr	r3, [sp, #24]
 8008940:	f003 0007 	and.w	r0, r3, #7
 8008944:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8008948:	ecbd 8b02 	vpop	{d8}
 800894c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008950:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008954:	f7f7 fc9a 	bl	800028c <__adddf3>
 8008958:	3d01      	subs	r5, #1
 800895a:	e7e6      	b.n	800892a <__kernel_rem_pio2+0x582>
 800895c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008960:	f7f7 fc94 	bl	800028c <__adddf3>
 8008964:	3e01      	subs	r6, #1
 8008966:	e7bc      	b.n	80088e2 <__kernel_rem_pio2+0x53a>
 8008968:	4602      	mov	r2, r0
 800896a:	460b      	mov	r3, r1
 800896c:	e7c1      	b.n	80088f2 <__kernel_rem_pio2+0x54a>
 800896e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8008972:	f7f7 fc8b 	bl	800028c <__adddf3>
 8008976:	3401      	adds	r4, #1
 8008978:	e7c6      	b.n	8008908 <__kernel_rem_pio2+0x560>
 800897a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800897e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8008982:	4640      	mov	r0, r8
 8008984:	ec53 2b17 	vmov	r2, r3, d7
 8008988:	4649      	mov	r1, r9
 800898a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800898e:	f7f7 fc7d 	bl	800028c <__adddf3>
 8008992:	4602      	mov	r2, r0
 8008994:	460b      	mov	r3, r1
 8008996:	4606      	mov	r6, r0
 8008998:	460f      	mov	r7, r1
 800899a:	4640      	mov	r0, r8
 800899c:	4649      	mov	r1, r9
 800899e:	f7f7 fc73 	bl	8000288 <__aeabi_dsub>
 80089a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089a6:	f7f7 fc71 	bl	800028c <__adddf3>
 80089aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80089ae:	e9ca 0100 	strd	r0, r1, [sl]
 80089b2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80089b6:	e770      	b.n	800889a <__kernel_rem_pio2+0x4f2>
 80089b8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80089bc:	ed3a 7b02 	vldmdb	sl!, {d7}
 80089c0:	4630      	mov	r0, r6
 80089c2:	ec53 2b17 	vmov	r2, r3, d7
 80089c6:	4639      	mov	r1, r7
 80089c8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80089cc:	f7f7 fc5e 	bl	800028c <__adddf3>
 80089d0:	4602      	mov	r2, r0
 80089d2:	460b      	mov	r3, r1
 80089d4:	4680      	mov	r8, r0
 80089d6:	4689      	mov	r9, r1
 80089d8:	4630      	mov	r0, r6
 80089da:	4639      	mov	r1, r7
 80089dc:	f7f7 fc54 	bl	8000288 <__aeabi_dsub>
 80089e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089e4:	f7f7 fc52 	bl	800028c <__adddf3>
 80089e8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80089ec:	e9ca 0100 	strd	r0, r1, [sl]
 80089f0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 80089f4:	e756      	b.n	80088a4 <__kernel_rem_pio2+0x4fc>
 80089f6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80089fa:	f7f7 fc47 	bl	800028c <__adddf3>
 80089fe:	3d01      	subs	r5, #1
 8008a00:	e756      	b.n	80088b0 <__kernel_rem_pio2+0x508>
 8008a02:	9b01      	ldr	r3, [sp, #4]
 8008a04:	9a01      	ldr	r2, [sp, #4]
 8008a06:	601f      	str	r7, [r3, #0]
 8008a08:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8008a0c:	605c      	str	r4, [r3, #4]
 8008a0e:	609d      	str	r5, [r3, #8]
 8008a10:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008a14:	60d3      	str	r3, [r2, #12]
 8008a16:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a1a:	6110      	str	r0, [r2, #16]
 8008a1c:	6153      	str	r3, [r2, #20]
 8008a1e:	e78e      	b.n	800893e <__kernel_rem_pio2+0x596>
 8008a20:	41700000 	.word	0x41700000
 8008a24:	3e700000 	.word	0x3e700000

08008a28 <__kernel_sin>:
 8008a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a2c:	ec55 4b10 	vmov	r4, r5, d0
 8008a30:	b085      	sub	sp, #20
 8008a32:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008a36:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008a3a:	ed8d 1b00 	vstr	d1, [sp]
 8008a3e:	9002      	str	r0, [sp, #8]
 8008a40:	da06      	bge.n	8008a50 <__kernel_sin+0x28>
 8008a42:	ee10 0a10 	vmov	r0, s0
 8008a46:	4629      	mov	r1, r5
 8008a48:	f7f8 f886 	bl	8000b58 <__aeabi_d2iz>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	d051      	beq.n	8008af4 <__kernel_sin+0xcc>
 8008a50:	4622      	mov	r2, r4
 8008a52:	462b      	mov	r3, r5
 8008a54:	4620      	mov	r0, r4
 8008a56:	4629      	mov	r1, r5
 8008a58:	f7f7 fdce 	bl	80005f8 <__aeabi_dmul>
 8008a5c:	4682      	mov	sl, r0
 8008a5e:	468b      	mov	fp, r1
 8008a60:	4602      	mov	r2, r0
 8008a62:	460b      	mov	r3, r1
 8008a64:	4620      	mov	r0, r4
 8008a66:	4629      	mov	r1, r5
 8008a68:	f7f7 fdc6 	bl	80005f8 <__aeabi_dmul>
 8008a6c:	a341      	add	r3, pc, #260	; (adr r3, 8008b74 <__kernel_sin+0x14c>)
 8008a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a72:	4680      	mov	r8, r0
 8008a74:	4689      	mov	r9, r1
 8008a76:	4650      	mov	r0, sl
 8008a78:	4659      	mov	r1, fp
 8008a7a:	f7f7 fdbd 	bl	80005f8 <__aeabi_dmul>
 8008a7e:	a33f      	add	r3, pc, #252	; (adr r3, 8008b7c <__kernel_sin+0x154>)
 8008a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a84:	f7f7 fc00 	bl	8000288 <__aeabi_dsub>
 8008a88:	4652      	mov	r2, sl
 8008a8a:	465b      	mov	r3, fp
 8008a8c:	f7f7 fdb4 	bl	80005f8 <__aeabi_dmul>
 8008a90:	a33c      	add	r3, pc, #240	; (adr r3, 8008b84 <__kernel_sin+0x15c>)
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	f7f7 fbf9 	bl	800028c <__adddf3>
 8008a9a:	4652      	mov	r2, sl
 8008a9c:	465b      	mov	r3, fp
 8008a9e:	f7f7 fdab 	bl	80005f8 <__aeabi_dmul>
 8008aa2:	a33a      	add	r3, pc, #232	; (adr r3, 8008b8c <__kernel_sin+0x164>)
 8008aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa8:	f7f7 fbee 	bl	8000288 <__aeabi_dsub>
 8008aac:	4652      	mov	r2, sl
 8008aae:	465b      	mov	r3, fp
 8008ab0:	f7f7 fda2 	bl	80005f8 <__aeabi_dmul>
 8008ab4:	a337      	add	r3, pc, #220	; (adr r3, 8008b94 <__kernel_sin+0x16c>)
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	f7f7 fbe7 	bl	800028c <__adddf3>
 8008abe:	9b02      	ldr	r3, [sp, #8]
 8008ac0:	4606      	mov	r6, r0
 8008ac2:	460f      	mov	r7, r1
 8008ac4:	b9db      	cbnz	r3, 8008afe <__kernel_sin+0xd6>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	460b      	mov	r3, r1
 8008aca:	4650      	mov	r0, sl
 8008acc:	4659      	mov	r1, fp
 8008ace:	f7f7 fd93 	bl	80005f8 <__aeabi_dmul>
 8008ad2:	a325      	add	r3, pc, #148	; (adr r3, 8008b68 <__kernel_sin+0x140>)
 8008ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad8:	f7f7 fbd6 	bl	8000288 <__aeabi_dsub>
 8008adc:	4642      	mov	r2, r8
 8008ade:	464b      	mov	r3, r9
 8008ae0:	f7f7 fd8a 	bl	80005f8 <__aeabi_dmul>
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	4620      	mov	r0, r4
 8008aea:	4629      	mov	r1, r5
 8008aec:	f7f7 fbce 	bl	800028c <__adddf3>
 8008af0:	4604      	mov	r4, r0
 8008af2:	460d      	mov	r5, r1
 8008af4:	ec45 4b10 	vmov	d0, r4, r5
 8008af8:	b005      	add	sp, #20
 8008afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008afe:	2200      	movs	r2, #0
 8008b00:	4b1b      	ldr	r3, [pc, #108]	; (8008b70 <__kernel_sin+0x148>)
 8008b02:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b06:	f7f7 fd77 	bl	80005f8 <__aeabi_dmul>
 8008b0a:	4632      	mov	r2, r6
 8008b0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b10:	463b      	mov	r3, r7
 8008b12:	4640      	mov	r0, r8
 8008b14:	4649      	mov	r1, r9
 8008b16:	f7f7 fd6f 	bl	80005f8 <__aeabi_dmul>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	460b      	mov	r3, r1
 8008b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b22:	f7f7 fbb1 	bl	8000288 <__aeabi_dsub>
 8008b26:	4652      	mov	r2, sl
 8008b28:	465b      	mov	r3, fp
 8008b2a:	f7f7 fd65 	bl	80005f8 <__aeabi_dmul>
 8008b2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b32:	f7f7 fba9 	bl	8000288 <__aeabi_dsub>
 8008b36:	a30c      	add	r3, pc, #48	; (adr r3, 8008b68 <__kernel_sin+0x140>)
 8008b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3c:	4606      	mov	r6, r0
 8008b3e:	460f      	mov	r7, r1
 8008b40:	4640      	mov	r0, r8
 8008b42:	4649      	mov	r1, r9
 8008b44:	f7f7 fd58 	bl	80005f8 <__aeabi_dmul>
 8008b48:	4602      	mov	r2, r0
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	4639      	mov	r1, r7
 8008b50:	f7f7 fb9c 	bl	800028c <__adddf3>
 8008b54:	4602      	mov	r2, r0
 8008b56:	460b      	mov	r3, r1
 8008b58:	4620      	mov	r0, r4
 8008b5a:	4629      	mov	r1, r5
 8008b5c:	f7f7 fb94 	bl	8000288 <__aeabi_dsub>
 8008b60:	e7c6      	b.n	8008af0 <__kernel_sin+0xc8>
 8008b62:	bf00      	nop
 8008b64:	f3af 8000 	nop.w
 8008b68:	55555549 	.word	0x55555549
 8008b6c:	3fc55555 	.word	0x3fc55555
 8008b70:	3fe00000 	.word	0x3fe00000
 8008b74:	5acfd57c 	.word	0x5acfd57c
 8008b78:	3de5d93a 	.word	0x3de5d93a
 8008b7c:	8a2b9ceb 	.word	0x8a2b9ceb
 8008b80:	3e5ae5e6 	.word	0x3e5ae5e6
 8008b84:	57b1fe7d 	.word	0x57b1fe7d
 8008b88:	3ec71de3 	.word	0x3ec71de3
 8008b8c:	19c161d5 	.word	0x19c161d5
 8008b90:	3f2a01a0 	.word	0x3f2a01a0
 8008b94:	1110f8a6 	.word	0x1110f8a6
 8008b98:	3f811111 	.word	0x3f811111

08008b9c <fabs>:
 8008b9c:	ec51 0b10 	vmov	r0, r1, d0
 8008ba0:	ee10 2a10 	vmov	r2, s0
 8008ba4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008ba8:	ec43 2b10 	vmov	d0, r2, r3
 8008bac:	4770      	bx	lr
	...

08008bb0 <floor>:
 8008bb0:	ec51 0b10 	vmov	r0, r1, d0
 8008bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8008bbc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008bc0:	2e13      	cmp	r6, #19
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	ee10 5a10 	vmov	r5, s0
 8008bc8:	4680      	mov	r8, r0
 8008bca:	dc34      	bgt.n	8008c36 <floor+0x86>
 8008bcc:	2e00      	cmp	r6, #0
 8008bce:	da16      	bge.n	8008bfe <floor+0x4e>
 8008bd0:	a335      	add	r3, pc, #212	; (adr r3, 8008ca8 <floor+0xf8>)
 8008bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd6:	f7f7 fb59 	bl	800028c <__adddf3>
 8008bda:	2200      	movs	r2, #0
 8008bdc:	2300      	movs	r3, #0
 8008bde:	f7f7 ff9b 	bl	8000b18 <__aeabi_dcmpgt>
 8008be2:	b148      	cbz	r0, 8008bf8 <floor+0x48>
 8008be4:	2c00      	cmp	r4, #0
 8008be6:	da59      	bge.n	8008c9c <floor+0xec>
 8008be8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008bec:	4a30      	ldr	r2, [pc, #192]	; (8008cb0 <floor+0x100>)
 8008bee:	432b      	orrs	r3, r5
 8008bf0:	2500      	movs	r5, #0
 8008bf2:	42ab      	cmp	r3, r5
 8008bf4:	bf18      	it	ne
 8008bf6:	4614      	movne	r4, r2
 8008bf8:	4621      	mov	r1, r4
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	e025      	b.n	8008c4a <floor+0x9a>
 8008bfe:	4f2d      	ldr	r7, [pc, #180]	; (8008cb4 <floor+0x104>)
 8008c00:	4137      	asrs	r7, r6
 8008c02:	ea01 0307 	and.w	r3, r1, r7
 8008c06:	4303      	orrs	r3, r0
 8008c08:	d01f      	beq.n	8008c4a <floor+0x9a>
 8008c0a:	a327      	add	r3, pc, #156	; (adr r3, 8008ca8 <floor+0xf8>)
 8008c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c10:	f7f7 fb3c 	bl	800028c <__adddf3>
 8008c14:	2200      	movs	r2, #0
 8008c16:	2300      	movs	r3, #0
 8008c18:	f7f7 ff7e 	bl	8000b18 <__aeabi_dcmpgt>
 8008c1c:	2800      	cmp	r0, #0
 8008c1e:	d0eb      	beq.n	8008bf8 <floor+0x48>
 8008c20:	2c00      	cmp	r4, #0
 8008c22:	bfbe      	ittt	lt
 8008c24:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008c28:	fa43 f606 	asrlt.w	r6, r3, r6
 8008c2c:	19a4      	addlt	r4, r4, r6
 8008c2e:	ea24 0407 	bic.w	r4, r4, r7
 8008c32:	2500      	movs	r5, #0
 8008c34:	e7e0      	b.n	8008bf8 <floor+0x48>
 8008c36:	2e33      	cmp	r6, #51	; 0x33
 8008c38:	dd0b      	ble.n	8008c52 <floor+0xa2>
 8008c3a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008c3e:	d104      	bne.n	8008c4a <floor+0x9a>
 8008c40:	ee10 2a10 	vmov	r2, s0
 8008c44:	460b      	mov	r3, r1
 8008c46:	f7f7 fb21 	bl	800028c <__adddf3>
 8008c4a:	ec41 0b10 	vmov	d0, r0, r1
 8008c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c52:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008c56:	f04f 33ff 	mov.w	r3, #4294967295
 8008c5a:	fa23 f707 	lsr.w	r7, r3, r7
 8008c5e:	4207      	tst	r7, r0
 8008c60:	d0f3      	beq.n	8008c4a <floor+0x9a>
 8008c62:	a311      	add	r3, pc, #68	; (adr r3, 8008ca8 <floor+0xf8>)
 8008c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c68:	f7f7 fb10 	bl	800028c <__adddf3>
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	2300      	movs	r3, #0
 8008c70:	f7f7 ff52 	bl	8000b18 <__aeabi_dcmpgt>
 8008c74:	2800      	cmp	r0, #0
 8008c76:	d0bf      	beq.n	8008bf8 <floor+0x48>
 8008c78:	2c00      	cmp	r4, #0
 8008c7a:	da02      	bge.n	8008c82 <floor+0xd2>
 8008c7c:	2e14      	cmp	r6, #20
 8008c7e:	d103      	bne.n	8008c88 <floor+0xd8>
 8008c80:	3401      	adds	r4, #1
 8008c82:	ea25 0507 	bic.w	r5, r5, r7
 8008c86:	e7b7      	b.n	8008bf8 <floor+0x48>
 8008c88:	2301      	movs	r3, #1
 8008c8a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008c8e:	fa03 f606 	lsl.w	r6, r3, r6
 8008c92:	4435      	add	r5, r6
 8008c94:	4545      	cmp	r5, r8
 8008c96:	bf38      	it	cc
 8008c98:	18e4      	addcc	r4, r4, r3
 8008c9a:	e7f2      	b.n	8008c82 <floor+0xd2>
 8008c9c:	2500      	movs	r5, #0
 8008c9e:	462c      	mov	r4, r5
 8008ca0:	e7aa      	b.n	8008bf8 <floor+0x48>
 8008ca2:	bf00      	nop
 8008ca4:	f3af 8000 	nop.w
 8008ca8:	8800759c 	.word	0x8800759c
 8008cac:	7e37e43c 	.word	0x7e37e43c
 8008cb0:	bff00000 	.word	0xbff00000
 8008cb4:	000fffff 	.word	0x000fffff

08008cb8 <matherr>:
 8008cb8:	2000      	movs	r0, #0
 8008cba:	4770      	bx	lr
 8008cbc:	0000      	movs	r0, r0
	...

08008cc0 <scalbn>:
 8008cc0:	b570      	push	{r4, r5, r6, lr}
 8008cc2:	ec55 4b10 	vmov	r4, r5, d0
 8008cc6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008cca:	4606      	mov	r6, r0
 8008ccc:	462b      	mov	r3, r5
 8008cce:	b9aa      	cbnz	r2, 8008cfc <scalbn+0x3c>
 8008cd0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008cd4:	4323      	orrs	r3, r4
 8008cd6:	d03b      	beq.n	8008d50 <scalbn+0x90>
 8008cd8:	4b31      	ldr	r3, [pc, #196]	; (8008da0 <scalbn+0xe0>)
 8008cda:	4629      	mov	r1, r5
 8008cdc:	2200      	movs	r2, #0
 8008cde:	ee10 0a10 	vmov	r0, s0
 8008ce2:	f7f7 fc89 	bl	80005f8 <__aeabi_dmul>
 8008ce6:	4b2f      	ldr	r3, [pc, #188]	; (8008da4 <scalbn+0xe4>)
 8008ce8:	429e      	cmp	r6, r3
 8008cea:	4604      	mov	r4, r0
 8008cec:	460d      	mov	r5, r1
 8008cee:	da12      	bge.n	8008d16 <scalbn+0x56>
 8008cf0:	a327      	add	r3, pc, #156	; (adr r3, 8008d90 <scalbn+0xd0>)
 8008cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf6:	f7f7 fc7f 	bl	80005f8 <__aeabi_dmul>
 8008cfa:	e009      	b.n	8008d10 <scalbn+0x50>
 8008cfc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008d00:	428a      	cmp	r2, r1
 8008d02:	d10c      	bne.n	8008d1e <scalbn+0x5e>
 8008d04:	ee10 2a10 	vmov	r2, s0
 8008d08:	4620      	mov	r0, r4
 8008d0a:	4629      	mov	r1, r5
 8008d0c:	f7f7 fabe 	bl	800028c <__adddf3>
 8008d10:	4604      	mov	r4, r0
 8008d12:	460d      	mov	r5, r1
 8008d14:	e01c      	b.n	8008d50 <scalbn+0x90>
 8008d16:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	3a36      	subs	r2, #54	; 0x36
 8008d1e:	4432      	add	r2, r6
 8008d20:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008d24:	428a      	cmp	r2, r1
 8008d26:	dd0b      	ble.n	8008d40 <scalbn+0x80>
 8008d28:	ec45 4b11 	vmov	d1, r4, r5
 8008d2c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8008d98 <scalbn+0xd8>
 8008d30:	f000 f83c 	bl	8008dac <copysign>
 8008d34:	a318      	add	r3, pc, #96	; (adr r3, 8008d98 <scalbn+0xd8>)
 8008d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3a:	ec51 0b10 	vmov	r0, r1, d0
 8008d3e:	e7da      	b.n	8008cf6 <scalbn+0x36>
 8008d40:	2a00      	cmp	r2, #0
 8008d42:	dd08      	ble.n	8008d56 <scalbn+0x96>
 8008d44:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d48:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d4c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008d50:	ec45 4b10 	vmov	d0, r4, r5
 8008d54:	bd70      	pop	{r4, r5, r6, pc}
 8008d56:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008d5a:	da0d      	bge.n	8008d78 <scalbn+0xb8>
 8008d5c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008d60:	429e      	cmp	r6, r3
 8008d62:	ec45 4b11 	vmov	d1, r4, r5
 8008d66:	dce1      	bgt.n	8008d2c <scalbn+0x6c>
 8008d68:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8008d90 <scalbn+0xd0>
 8008d6c:	f000 f81e 	bl	8008dac <copysign>
 8008d70:	a307      	add	r3, pc, #28	; (adr r3, 8008d90 <scalbn+0xd0>)
 8008d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d76:	e7e0      	b.n	8008d3a <scalbn+0x7a>
 8008d78:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d7c:	3236      	adds	r2, #54	; 0x36
 8008d7e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d82:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008d86:	4620      	mov	r0, r4
 8008d88:	4629      	mov	r1, r5
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	4b06      	ldr	r3, [pc, #24]	; (8008da8 <scalbn+0xe8>)
 8008d8e:	e7b2      	b.n	8008cf6 <scalbn+0x36>
 8008d90:	c2f8f359 	.word	0xc2f8f359
 8008d94:	01a56e1f 	.word	0x01a56e1f
 8008d98:	8800759c 	.word	0x8800759c
 8008d9c:	7e37e43c 	.word	0x7e37e43c
 8008da0:	43500000 	.word	0x43500000
 8008da4:	ffff3cb0 	.word	0xffff3cb0
 8008da8:	3c900000 	.word	0x3c900000

08008dac <copysign>:
 8008dac:	ec51 0b10 	vmov	r0, r1, d0
 8008db0:	ee11 0a90 	vmov	r0, s3
 8008db4:	ee10 2a10 	vmov	r2, s0
 8008db8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8008dc0:	ea41 0300 	orr.w	r3, r1, r0
 8008dc4:	ec43 2b10 	vmov	d0, r2, r3
 8008dc8:	4770      	bx	lr
	...

08008dcc <_init>:
 8008dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dce:	bf00      	nop
 8008dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dd2:	bc08      	pop	{r3}
 8008dd4:	469e      	mov	lr, r3
 8008dd6:	4770      	bx	lr

08008dd8 <_fini>:
 8008dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dda:	bf00      	nop
 8008ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dde:	bc08      	pop	{r3}
 8008de0:	469e      	mov	lr, r3
 8008de2:	4770      	bx	lr
