#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 14 10:32:03 2023
# Process ID: 19340
# Current directory: C:/Xilinx/SST/week6/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10044 C:\Xilinx\SST\week6\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/week6/project_1/vivado.log
# Journal file: C:/Xilinx/SST/week6/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/week6/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.141 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj detect_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d04e9b9be5444559568e57123e0cfff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5d04e9b9be5444559568e57123e0cfff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.detect_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot detect_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/detect_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 14 10:32:40 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 243 ns : File "C:/Xilinx/SST/week6/project_1/project_1.srcs/sim_1/new/FSM3_TB.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj detect_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week6/project_1/project_1.srcs/sim_1/new/FSM3_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/FSM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/FSM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/detecs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect
WARNING: [VRFC 10-3609] overwriting previous definition of module 'detect' [C:/Xilinx/SST/week6/project_1/project_1.srcs/sources_1/new/detecs.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week6/project_1/project_1.srcs/sim_1/new/fsm1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d04e9b9be5444559568e57123e0cfff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5d04e9b9be5444559568e57123e0cfff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot detect_tb_behav xil_defaultlib.detect_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.detect
Compiling module xil_defaultlib.detect_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot detect_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_tb_behav -key {Behavioral:sim_1:Functional:detect_tb} -tclbatch {detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 243 ns : File "C:/Xilinx/SST/week6/project_1/project_1.srcs/sim_1/new/FSM3_TB.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.141 ; gain = 0.000
update_compile_order -fileset sim_1
set_property top detect [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 10:38:40 2023...
