<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2022 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_banked="False" is_stub_entry="False">
      <reg_short_name>TRBPTR_EL1</reg_short_name>
        
        <reg_long_name>Trace Buffer Write Pointer Register</reg_long_name>



      
        <reg_condition otherwise="RES0">when FEAT_TRBE_EXT is implemented</reg_condition>
      
  <reg_address
      external_access="True"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>TRBE</reg_component>
    <reg_offset><hexnumber>0x008</hexnumber></reg_offset>
    <reg_instance>TRBPTR_EL1</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_level>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalTraceBufferAccess()</reg_access_level>
          <reg_access_type>ERROR</reg_access_type>
      </reg_access_state>
        
      <reg_access_state>
          <reg_access_type>RW</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value>

      </reg_reset_value>
      <reg_mappings>
        



      
      <reg_mapping>
        
  

    

    <mapped_name filename="AArch64-trbptr_el1.xml">TRBPTR_EL1</mapped_name>
  <mapped_type>Architectural</mapped_type>
      <mapped_execution_state>AArch64</mapped_execution_state>
    <mapped_from_startbit>63</mapped_from_startbit>
    <mapped_from_endbit>0</mapped_from_endbit>
    <mapped_to_startbit>63</mapped_to_startbit>
    <mapped_to_endbit>0</mapped_to_endbit>
    <mapped_from_rangeset output="63:0">
      <range>
        <msb>63</msb>
        <lsb>0</lsb>
      </range>
    </mapped_from_rangeset>
    <mapped_to_rangeset output="63:0">
      <range>
        <msb>63</msb>
        <lsb>0</lsb>
      </range>
    </mapped_to_rangeset>

      </reg_mapping>

      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Defines the current write pointer for the trace buffer.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>Trace Buffer Extension registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>TRBPTR_EL1 is in the Core power domain.</para>
      </configuration_text>

      </reg_configuration>
      
      <reg_attributes>
          
    
      <attributes_text>
        <para>TRBPTR_EL1 is a 64-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        




<fields id="fieldset_0" length="64">
  <fields_instance>TRBPTR_EL1</fields_instance>
  <text_before_fields/>
  <field id="fieldset_0-63_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>PTR</field_name>
    <field_msb>63</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>63:0</rel_range>
    <field_description order="before"><para>Trace Buffer current write pointer address.</para>
<para>Defines the virtual address of the next entry to be written to the trace buffer.</para>
<para>The architecture places restrictions on the values that software can write to the pointer.</para></field_description>
    <field_description order="after">
      <note>
        <para>As a result of the restrictions an implementation might treat some of PTR[M:0] as <arm-defined-word>RES0</arm-defined-word>, where M is defined by <register_link state="ext" id="ext-trbidr_el1.xml">TRBIDR_EL1</register_link>.Align.</para>
      </note>
    </field_description>
    <field_resets>
      <field_reset reset_type="Cold">
        <field_reset_standard_text>AU</field_reset_standard_text>
      </field_reset>
    </field_resets>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="64">
  <fieldat id="fieldset_0-63_0" msb="63" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          


  
    
      <access_permission_text>
        <para>The PE might ignore a write to TRBPTR_EL1 if any of the following apply:</para>

      </access_permission_text>
      <access_permission_text>
        <list type="unordered">
<listitem><content><register_link state="ext" id="ext-trblimitr_el1.xml">TRBLIMITR_EL1</register_link>.E == 1 and the Trace Buffer Unit is using Self-hosted mode.</content>
</listitem><listitem><content><register_link state="ext" id="ext-trblimitr_el1.xml">TRBLIMITR_EL1</register_link>.XE == 1 and the Trace Buffer Unit is using External mode.</content>
</listitem></list>
      </access_permission_text>






      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>16/12/2022 22:56; a71c0798221932a050ebb65b2030edfa84b9500f</timestamp>
</register_page>