rm -rf build
mkdir -p build
make EMU_TRACE=1 emu -j12 NOOP_HOME=/home/tmysam/Architecture NEMU_HOME=/home/tmysam/Architecture/ready-to-run
make[1]: Entering directory '/home/tmysam/Architecture'
make -C ./difftest emu 
make[2]: Entering directory '/home/tmysam/Architecture/difftest'
mkdir -p /home/tmysam/Architecture/build
gcc scripts/utils/lock-emu.c -o /home/tmysam/Architecture/build/lock-emu
Thu, 05 Jun 2025 07:10:08 +0800
verilator --cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=3 +define+BENCHMARK=0 -I/home/tmysam/Architecture/build/../vsrc --x-assign unique -O3 -CFLAGS "-g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1" -LDFLAGS "-lpthread -lSDL2 -ldl -lz" --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -y ../vsrc/ram  \
	-o /home/tmysam/Architecture/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/SimJTAG.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v /home/tmysam/Architecture/difftest/src/test/csrc/vcs/main.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/difftest.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/ref.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/interface.cpp /home/tmysam/Architecture/difftest/src/test/csrc/verilator/emu.cpp /home/tmysam/Architecture/difftest/src/test/csrc/verilator/main.cpp /home/tmysam/Architecture/difftest/src/test/csrc/verilator/snapshot.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/compress.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/uart.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/SimJTAG.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/ram.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/common.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/axi4.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/sdcard.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/vga.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/flash.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/keyboard.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/device.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/compress.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/uart.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/SimJTAG.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/ram.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/common.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/axi4.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/sdcard.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/vga.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/flash.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/keyboard.cpp /home/tmysam/Architecture/difftest/src/test/csrc/common/device.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/difftest.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/ref.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/tmysam/Architecture/difftest/src/test/csrc/difftest/interface.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev v5.032
- Verilator: Built from 5.971 MB sources in 47 modules, into 2.826 MB in 29 C++ files needing 0.002 MB
- Verilator: Walltime 0.298 s (elab=0.016, cvt=0.209, bld=0.000); cpu 0.298 s on 1 threads; alloced 48.523 MB
make build_emu_local
make[3]: Entering directory '/home/tmysam/Architecture/difftest'
Thu, 05 Jun 2025 07:10:09 +0800
make VM_PARALLEL_BUILDS=1 OPT_FAST="-O3" -C ../build/emu-compile -f VSimTop.mk 
make[4]: Entering directory '/home/tmysam/Architecture/build/emu-compile'
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o SimJTAG.o /home/tmysam/Architecture/difftest/src/test/csrc/common/SimJTAG.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o axi4.o /home/tmysam/Architecture/difftest/src/test/csrc/common/axi4.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o common.o /home/tmysam/Architecture/difftest/src/test/csrc/common/common.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o compress.o /home/tmysam/Architecture/difftest/src/test/csrc/common/compress.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o device.o /home/tmysam/Architecture/difftest/src/test/csrc/common/device.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o flash.o /home/tmysam/Architecture/difftest/src/test/csrc/common/flash.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o keyboard.o /home/tmysam/Architecture/difftest/src/test/csrc/common/keyboard.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o ram.o /home/tmysam/Architecture/difftest/src/test/csrc/common/ram.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o remote_bitbang.o /home/tmysam/Architecture/difftest/src/test/csrc/common/remote_bitbang.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o sdcard.o /home/tmysam/Architecture/difftest/src/test/csrc/common/sdcard.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o uart.o /home/tmysam/Architecture/difftest/src/test/csrc/common/uart.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o vga.o /home/tmysam/Architecture/difftest/src/test/csrc/common/vga.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o difftest.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/difftest.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o goldenmem.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/goldenmem.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o interface.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/interface.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o nemuproxy.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/nemuproxy.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o ref.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/ref.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o spikedasm.o /home/tmysam/Architecture/difftest/src/test/csrc/difftest/spikedasm.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o main.o /home/tmysam/Architecture/difftest/src/test/csrc/verilator/main.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o emu.o /home/tmysam/Architecture/difftest/src/test/csrc/verilator/emu.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -O3  -c -o snapshot.o /home/tmysam/Architecture/difftest/src/test/csrc/verilator/snapshot.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -x c++-header VSimTop__pch.h -o VSimTop__pch.h.fast.gch
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -x c++-header VSimTop__pch.h -o VSimTop__pch.h.slow.gch
echo "" > VSimTop__ALL.verilator_deplist.tmp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop__ConstPool_0.o VSimTop__ConstPool_0.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024root__Slow.o VSimTop___024root__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024root__DepSet_h278d43d2__0__Slow.o VSimTop___024root__DepSet_h278d43d2__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024root__DepSet_hd5918264__0__Slow.o VSimTop___024root__DepSet_hd5918264__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024unit__Slow.o VSimTop___024unit__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop___024unit__DepSet_hab1093f9__0__Slow.o VSimTop___024unit__DepSet_hab1093f9__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop__Syms.o VSimTop__Syms.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop__Trace__0__Slow.o VSimTop__Trace__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.slow -c -o VSimTop__TraceDecls__0__Slow.o VSimTop__TraceDecls__0__Slow.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop.o VSimTop.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop___024root__DepSet_h278d43d2__0.o VSimTop___024root__DepSet_h278d43d2__0.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop___024root__DepSet_hd5918264__0.o VSimTop___024root__DepSet_hd5918264__0.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop___024unit__DepSet_hd90c3539__0.o VSimTop___024unit__DepSet_hd90c3539__0.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop__Dpi.o VSimTop__Dpi.cpp
ccache g++ -O3  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -g -std=c++2a -static -Wall -I/home/tmysam/Architecture/difftest/src/test/csrc -I/home/tmysam/Architecture/difftest/src/test/csrc/common -I/home/tmysam/Architecture/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1   -include VSimTop__pch.h.fast -c -o VSimTop__Trace__0.o VSimTop__Trace__0.cpp
g++    SimJTAG.o axi4.o common.o compress.o device.o flash.o keyboard.o ram.o remote_bitbang.o sdcard.o uart.o vga.o difftest.o goldenmem.o interface.o nemuproxy.o ref.o spikedasm.o main.o emu.o snapshot.o verilated.o verilated_dpi.o verilated_fst_c.o verilated_threads.o VSimTop__ALL.a   -lpthread -lSDL2 -ldl -lz -lz  -pthread -lpthread -latomic   -o /home/tmysam/Architecture/build/emu
rm VSimTop__ALL.verilator_deplist.tmp
make[4]: Leaving directory '/home/tmysam/Architecture/build/emu-compile'
make[3]: Leaving directory '/home/tmysam/Architecture/difftest'
make[2]: Leaving directory '/home/tmysam/Architecture/difftest'
make[1]: Leaving directory '/home/tmysam/Architecture'
TEST= ./build/emu --diff /home/tmysam/Architecture/ready-to-run/riscv64-nemu-interpreter-so -i ./ready-to-run/lab+/microbench-riscv64-nutshell.bin  || true
[1;34m[src/device/io/mmio.c:18,add_mmio_map] Add mmio map 'clint' at [0xa2000000, 0xa200ffff][0m
[1;34m[src/device/io/mmio.c:18,add_mmio_map] Add mmio map 'uartlite' at [0x40600000, 0x4060000c][0m
[1;34m[src/device/io/mmio.c:18,add_mmio_map] Add mmio map 'uartlite1' at [0x23333000, 0x2333300f][0m
Emu compiled at Mar 31 2025, 19:58:25
The image is ./ready-to-run/lab+/microbench-riscv64-nutshell.bin
Using simulated 256MB RAM
Using /home/tmysam/Architecture/ready-to-run/riscv64-nemu-interpreter-so for difftest
The first instruction of core 0 has commited. Difftest enabled. 
Empty mainargs. Use "ref" by default
======= Running MicroBench [input *ref*] =======
[qsort] Quick sort: total_jump:863333.00 
branch success:3.81%
total_jump:1890875.00 
branch success:16.38%
total_jump:2900394.00 
branch success:20.99%
total_jump:3904094.00 
branch success:23.46%
total_jump:4919092.00 
branch success:24.44%
* Passed.
  min time: 6 ms [85233]
[queen] Queen placement: total_jump:5803400.00 
branch success:25.16%
total_jump:6537204.00 
branch success:27.41%
total_jump:7270749.00 
branch success:29.19%
total_jump:8003883.00 
branch success:30.63%
total_jump:8737405.00 
branch success:31.85%
total_jump:9471170.00 
branch success:32.88%
* Passed.
  min time: 7 ms [67242]
[bf] Brainf**k interpreter: total_jump:10641329.00 
branch success:33.94%
total_jump:12171494.00 
branch success:35.19%
total_jump:13709539.00 
branch success:36.22%
total_jump:15249684.00 
branch success:37.06%
total_jump:16791310.00 
branch success:37.76%
total_jump:18337706.00 
branch success:38.36%
total_jump:19882677.00 
branch success:38.86%
total_jump:21426201.00 
branch success:39.29%
total_jump:22970220.00 
branch success:39.67%
total_jump:24522550.00 
branch success:40.02%
total_jump:26072452.00 
branch success:40.33%
total_jump:27619129.00 
branch success:40.59%
total_jump:29170621.00 
branch success:40.83%
total_jump:30721104.00 
branch success:41.05%
total_jump:32273811.00 
branch success:41.26%
total_jump:33823153.00 
branch success:41.44%
total_jump:35354776.00 
branch success:41.55%
total_jump:36865575.00 
branch success:41.59%
total_jump:38396151.00 
branch success:41.68%
total_jump:39933005.00 
branch success:41.78%
total_jump:41470140.00 
branch success:41.88%
total_jump:43014892.00 
branch success:41.98%
total_jump:44516604.00 
branch success:41.99%
total_jump:46041860.00 
branch success:42.05%
total_jump:47564371.00 
branch success:42.10%
total_jump:49061175.00 
branch success:42.09%
total_jump:50517367.00 
branch success:42.02%
total_jump:52009047.00 
branch success:42.01%
total_jump:53498451.00 
branch success:41.99%
total_jump:54959989.00 
branch success:41.93%
total_jump:56451300.00 
branch success:41.93%
total_jump:57943514.00 
branch success:41.92%
total_jump:59410636.00 
branch success:41.88%
total_jump:60894025.00 
branch success:41.87%
total_jump:62423798.00 
branch success:41.92%
total_jump:63950223.00 
branch success:41.97%
total_jump:65439939.00 
branch success:41.96%
total_jump:66972516.00 
branch success:42.01%
total_jump:68501641.00 
branch success:42.05%
total_jump:70007226.00 
branch success:42.06%
total_jump:71465088.00 
branch success:42.01%
total_jump:72953189.00 
branch success:42.00%
total_jump:74434347.00 
branch success:41.98%
* Passed.
  min time: 56 ms [42273]
[fib] Fibonacci number: total_jump:75392116.00 
branch success:41.78%
total_jump:75971227.00 
branch success:41.47%
total_jump:76520855.00 
branch success:41.18%
total_jump:77103240.00 
branch success:40.88%
total_jump:77672102.00 
branch success:40.58%
total_jump:78224546.00 
branch success:40.31%
total_jump:78774184.00 
branch success:40.03%
total_jump:79326612.00 
branch success:39.76%
total_jump:79891460.00 
branch success:39.49%
total_jump:80477957.00 
branch success:39.21%
total_jump:81027595.00 
branch success:38.95%
total_jump:81580175.00 
branch success:38.69%
total_jump:82141340.00 
branch success:38.44%
total_jump:82725985.00 
branch success:38.17%
total_jump:83280950.00 
branch success:37.93%
total_jump:83852142.00 
branch success:37.67%
total_jump:84431996.00 
branch success:37.42%
total_jump:84981555.00 
branch success:37.19%
total_jump:85563126.00 
branch success:36.94%
total_jump:86132879.00 
branch success:36.71%
total_jump:86689442.00 
branch success:36.48%
total_jump:87274234.00 
branch success:36.24%
total_jump:87833725.00 
branch success:36.02%
total_jump:88400595.00 
branch success:35.79%
total_jump:88984831.00 
branch success:35.56%
total_jump:89534312.00 
branch success:35.35%
total_jump:90111415.00 
branch success:35.13%
total_jump:90685572.00 
branch success:34.92%
total_jump:91235869.00 
branch success:34.71%
total_jump:91822653.00 
branch success:34.50%
total_jump:92386467.00 
branch success:34.30%
total_jump:92948862.00 
branch success:34.09%
total_jump:93533561.00 
branch success:33.89%
total_jump:94087220.00 
branch success:33.70%
total_jump:94659856.00 
branch success:33.50%
total_jump:95238428.00 
branch success:33.30%
total_jump:95788117.00 
branch success:33.12%
total_jump:96371084.00 
branch success:32.92%
total_jump:96939334.00 
branch success:32.74%
total_jump:97497324.00 
branch success:32.56%
total_jump:98082126.00 
branch success:32.37%
total_jump:98640163.00 
branch success:32.19%
total_jump:99208499.00 
branch success:32.01%
total_jump:99791381.00 
branch success:31.83%
total_jump:100340893.00 
branch success:31.66%
total_jump:100919400.00 
branch success:31.49%
total_jump:101492194.00 
branch success:31.32%
total_jump:102045781.00 
branch success:31.15%
total_jump:102630518.00 
branch success:30.98%
total_jump:103192948.00 
branch success:30.82%
total_jump:103756730.00 
branch success:30.66%
total_jump:104344021.00 
branch success:30.49%
total_jump:104893705.00 
branch success:30.34%
total_jump:105467793.00 
branch success:30.18%
total_jump:106044963.00 
branch success:30.02%
total_jump:106594595.00 
branch success:29.87%
total_jump:107178989.00 
branch success:29.71%
total_jump:107745876.00 
branch success:29.56%
total_jump:108305154.00 
branch success:29.42%
total_jump:108889841.00 
branch success:29.26%
total_jump:109446583.00 
branch success:29.12%
total_jump:110016268.00 
branch success:28.98%
total_jump:110597799.00 
branch success:28.83%
total_jump:111147409.00 
branch success:28.69%
total_jump:111727399.00 
branch success:28.55%
total_jump:112298746.00 
branch success:28.41%
total_jump:112853871.00 
branch success:28.27%
total_jump:113438595.00 
branch success:28.13%
total_jump:113999591.00 
branch success:28.00%
total_jump:114564981.00 
branch success:27.87%
total_jump:115150855.00 
branch success:27.73%
total_jump:115700454.00 
branch success:27.61%
total_jump:116275948.00 
branch success:27.48%
total_jump:116851630.00 
branch success:27.35%
total_jump:117401246.00 
branch success:27.22%
total_jump:117986983.00 
branch success:27.09%
total_jump:118552435.00 
branch success:26.97%
total_jump:119113255.00 
branch success:26.85%
total_jump:119697993.00 
branch success:26.72%
total_jump:120253346.00 
branch success:26.60%
* Passed.
  min time: 103 ms [27493]
[sieve] Eratosthenes sieve: total_jump:121213865.00 
branch success:26.49%
total_jump:122592875.00 
branch success:26.75%
total_jump:123971769.00 
branch success:27.01%
total_jump:125350581.00 
branch success:27.27%
total_jump:126729263.00 
branch success:27.51%
total_jump:128108195.00 
branch success:27.75%
total_jump:129487110.00 
branch success:27.99%
total_jump:130865733.00 
branch success:28.22%
total_jump:132244971.00 
branch success:28.45%
total_jump:133624040.00 
branch success:28.67%
total_jump:135002799.00 
branch success:28.89%
total_jump:136381791.00 
branch success:29.10%
total_jump:137760951.00 
branch success:29.31%
total_jump:139139949.00 
branch success:29.52%
total_jump:140518851.00 
branch success:29.72%
total_jump:141362988.00 
branch success:29.71%
total_jump:141934977.00 
branch success:29.59%
total_jump:142506812.00 
branch success:29.47%
total_jump:143078777.00 
branch success:29.35%
total_jump:143650662.00 
branch success:29.23%
total_jump:144222628.00 
branch success:29.12%
total_jump:144794521.00 
branch success:29.00%
total_jump:145366475.00 
branch success:28.89%
total_jump:145938499.00 
branch success:28.78%
total_jump:146510450.00 
branch success:28.66%
total_jump:147082398.00 
branch success:28.55%
total_jump:147654298.00 
branch success:28.44%
total_jump:148226217.00 
branch success:28.33%
total_jump:148798139.00 
branch success:28.22%
total_jump:149369993.00 
branch success:28.11%
total_jump:149941889.00 
branch success:28.01%
total_jump:150513836.00 
branch success:27.90%
total_jump:151085810.00 
branch success:27.79%
total_jump:151657770.00 
branch success:27.69%
total_jump:152229708.00 
branch success:27.59%
total_jump:152801712.00 
branch success:27.48%
total_jump:153373643.00 
branch success:27.38%
total_jump:153945562.00 
branch success:27.28%
total_jump:154517491.00 
branch success:27.18%
total_jump:155089382.00 
branch success:27.08%
total_jump:155661510.00 
branch success:26.98%
total_jump:156233505.00 
branch success:26.88%
total_jump:156805459.00 
branch success:26.78%
total_jump:157377436.00 
branch success:26.68%
total_jump:157949469.00 
branch success:26.59%
total_jump:158521460.00 
branch success:26.49%
total_jump:159093492.00 
branch success:26.40%
total_jump:159665391.00 
branch success:26.30%
total_jump:160237442.00 
branch success:26.21%
total_jump:160809480.00 
branch success:26.11%
total_jump:161381600.00 
branch success:26.02%
total_jump:161953785.00 
branch success:25.93%
total_jump:162525996.00 
branch success:25.84%
total_jump:163098502.00 
branch success:25.75%
total_jump:163671023.00 
branch success:25.66%
total_jump:164244039.00 
branch success:25.57%
total_jump:165142896.00 
branch success:25.45%
total_jump:166272932.00 
branch success:25.30%
total_jump:167402697.00 
branch success:25.15%
total_jump:168532155.00 
branch success:25.01%
total_jump:169661806.00 
branch success:24.87%
total_jump:170791274.00 
branch success:24.72%
total_jump:171920632.00 
branch success:24.58%
total_jump:173049838.00 
branch success:24.44%
total_jump:174179033.00 
branch success:24.31%
total_jump:175308217.00 
branch success:24.17%
total_jump:176437342.00 
branch success:24.04%
total_jump:177566503.00 
branch success:23.90%
total_jump:178695697.00 
branch success:23.77%
total_jump:179824687.00 
branch success:23.64%
total_jump:180953875.00 
branch success:23.52%
total_jump:182083148.00 
branch success:23.39%
total_jump:183212109.00 
branch success:23.26%
total_jump:184340935.00 
branch success:23.14%
* Passed.
  min time: 94 ms [41873]
[15pz] A* 15-puzzle search: total_jump:185352638.00 
branch success:23.20%
total_jump:186336297.00 
branch success:23.31%
total_jump:187331150.00 
branch success:23.41%
total_jump:188330028.00 
branch success:23.52%
total_jump:189335210.00 
branch success:23.62%
total_jump:190353849.00 
branch success:23.73%
total_jump:191388526.00 
branch success:23.84%
total_jump:192434721.00 
branch success:23.95%
* Passed.
  min time: 11 ms [40781]
[dinic] Dinic's maxflow algorithm: total_jump:193350907.00 
branch success:24.02%
total_jump:194122743.00 
branch success:24.12%
total_jump:194792918.00 
branch success:24.18%
total_jump:195365619.00 
branch success:24.22%
total_jump:195930336.00 
branch success:24.27%
total_jump:196491718.00 
branch success:24.31%
total_jump:197050734.00 
branch success:24.35%
total_jump:197607726.00 
branch success:24.38%
total_jump:198162442.00 
branch success:24.42%
total_jump:198761576.00 
branch success:24.46%
total_jump:199476882.00 
branch success:24.55%
total_jump:200093122.00 
branch success:24.63%
total_jump:200714424.00 
branch success:24.71%
total_jump:201412321.00 
branch success:24.79%
total_jump:202126257.00 
branch success:24.88%
* Passed.
  min time: 18 ms [60455]
[lzip] Lzip compression: total_jump:202866565.00 
branch success:24.83%
total_jump:203372465.00 
branch success:24.77%
total_jump:203878256.00 
branch success:24.71%
total_jump:204384038.00 
branch success:24.64%
total_jump:204889834.00 
branch success:24.58%
total_jump:205395695.00 
branch success:24.52%
total_jump:206054927.00 
branch success:24.53%
total_jump:207085715.00 
branch success:24.70%
total_jump:208116709.00 
branch success:24.87%
total_jump:209147713.00 
branch success:25.04%
total_jump:210178816.00 
branch success:25.21%
total_jump:211210163.00 
branch success:25.38%
total_jump:212241496.00 
branch success:25.54%
total_jump:213271290.00 
branch success:25.71%
total_jump:214301459.00 
branch success:25.87%
total_jump:215331659.00 
branch success:26.03%
total_jump:216362531.00 
branch success:26.19%
total_jump:217349537.00 
branch success:26.20%
* Passed.
  min time: 14 ms [54235]
[ssort] Suffix sort: total_jump:218084346.00 
branch success:26.14%
total_jump:218687928.00 
branch success:26.12%
total_jump:219434922.00 
branch success:26.17%
total_jump:220063230.00 
branch success:26.14%
total_jump:220826590.00 
branch success:26.17%
total_jump:221836199.00 
branch success:26.27%
* Passed.
  min time: 6 ms [75066]
[md5] MD5 digest: total_jump:223151150.00 
branch success:26.13%
total_jump:223930745.00 
branch success:26.03%
total_jump:224687642.00 
branch success:25.95%
total_jump:225444553.00 
branch success:25.86%
total_jump:226201295.00 
branch success:25.77%
total_jump:226958178.00 
branch success:25.69%
total_jump:227715146.00 
branch success:25.60%
total_jump:228471956.00 
branch success:25.52%
total_jump:229228879.00 
branch success:25.43%
total_jump:229985816.00 
branch success:25.35%
total_jump:230742665.00 
branch success:25.27%
total_jump:231499521.00 
branch success:25.18%
total_jump:232256389.00 
branch success:25.10%
total_jump:233013239.00 
branch success:25.02%
total_jump:233769986.00 
branch success:24.94%
total_jump:234526778.00 
branch success:24.86%
total_jump:235283712.00 
branch success:24.78%
total_jump:236040461.00 
branch success:24.70%
total_jump:236797347.00 
branch success:24.62%
total_jump:237554205.00 
branch success:24.54%
total_jump:238311134.00 
branch success:24.46%
total_jump:239067884.00 
branch success:24.39%
total_jump:239824917.00 
branch success:24.31%
total_jump:240581739.00 
branch success:24.23%
total_jump:241338548.00 
branch success:24.16%
total_jump:242095536.00 
branch success:24.08%
total_jump:242852477.00 
branch success:24.01%
total_jump:243609392.00 
branch success:23.93%
total_jump:244366259.00 
branch success:23.86%
total_jump:245123109.00 
branch success:23.78%
total_jump:245879919.00 
branch success:23.71%
total_jump:246636774.00 
branch success:23.64%
total_jump:247393643.00 
branch success:23.57%
total_jump:248150365.00 
branch success:23.49%
total_jump:248907117.00 
branch success:23.42%
total_jump:249663998.00 
branch success:23.35%
total_jump:250420949.00 
branch success:23.28%
total_jump:251177960.00 
branch success:23.21%
total_jump:251934878.00 
branch success:23.14%
total_jump:252691799.00 
branch success:23.07%
total_jump:253393534.00 
branch success:23.02%
total_jump:253980734.00 
branch success:23.03%
total_jump:254568002.00 
branch success:23.03%
total_jump:255155258.00 
branch success:23.03%
total_jump:255742538.00 
branch success:23.03%
total_jump:256329830.00 
branch success:23.03%
total_jump:256917064.00 
branch success:23.03%
total_jump:257504279.00 
branch success:23.03%
total_jump:258091648.00 
branch success:23.03%
total_jump:258678815.00 
branch success:23.03%
total_jump:259266201.00 
branch success:23.03%
total_jump:259853431.00 
branch success:23.04%
total_jump:260440604.00 
branch success:23.04%
total_jump:261027959.00 
branch success:23.04%
total_jump:261615235.00 
branch success:23.04%
total_jump:262202559.00 
branch success:23.04%
total_jump:262789759.00 
branch success:23.04%
total_jump:263376955.00 
branch success:23.04%
total_jump:263964196.00 
branch success:23.04%
total_jump:264551353.00 
branch success:23.04%
total_jump:265138647.00 
branch success:23.04%
total_jump:265725894.00 
branch success:23.04%
total_jump:266313267.00 
branch success:23.05%
total_jump:266900502.00 
branch success:23.05%
total_jump:267487797.00 
branch success:23.05%
total_jump:268075141.00 
branch success:23.05%
total_jump:268662395.00 
branch success:23.05%
total_jump:269249615.00 
branch success:23.05%
total_jump:269836857.00 
branch success:23.05%
total_jump:270424082.00 
branch success:23.05%
total_jump:271011326.00 
branch success:23.05%
total_jump:271598620.00 
branch success:23.05%
total_jump:272185890.00 
branch success:23.05%
total_jump:272773083.00 
branch success:23.05%
total_jump:273360281.00 
branch success:23.06%
total_jump:273947511.00 
branch success:23.06%
total_jump:274534772.00 
branch success:23.06%
total_jump:275121938.00 
branch success:23.06%
total_jump:275709212.00 
branch success:23.06%
total_jump:276296506.00 
branch success:23.06%
total_jump:276883762.00 
branch success:23.06%
total_jump:277471056.00 
branch success:23.06%
total_jump:278058294.00 
branch success:23.06%
total_jump:278645501.00 
branch success:23.06%
total_jump:279232731.00 
branch success:23.06%
total_jump:279819900.00 
branch success:23.06%
total_jump:280407090.00 
branch success:23.07%
total_jump:280994385.00 
branch success:23.07%
total_jump:281581628.00 
branch success:23.07%
total_jump:282168803.00 
branch success:23.07%
total_jump:282756137.00 
branch success:23.07%
total_jump:283343369.00 
branch success:23.07%
total_jump:283930605.00 
branch success:23.07%
total_jump:284517734.00 
branch success:23.07%
total_jump:285105029.00 
branch success:23.07%
total_jump:285692258.00 
branch success:23.07%
* Passed.
  min time: 72 ms [23943]
==================================================
MicroBench PASS        51859 Marks
                   vs. 100000 Marks (i7-7700K @ 4.20GHz)
Total time: 453 ms

============== Commit Group Trace (Core 0) ==============
commit group [0]: pc 0080004fe4 cmtcnt 1 
commit group [1]: pc 0080004fe8 cmtcnt 1 <--
commit group [2]: pc 0080004534 cmtcnt 1 
commit group [3]: pc 0080004538 cmtcnt 1 
commit group [4]: pc 008000453c cmtcnt 1 
commit group [5]: pc 0080004540 cmtcnt 1 
commit group [6]: pc 0080004544 cmtcnt 1 
commit group [7]: pc 0080004548 cmtcnt 1 
commit group [8]: pc 008000454c cmtcnt 1 
commit group [9]: pc 0080004550 cmtcnt 1 
commit group [a]: pc 0080004554 cmtcnt 1 
commit group [b]: pc 0080004558 cmtcnt 1 
commit group [c]: pc 0080005014 cmtcnt 1 
commit group [d]: pc 0080004fd8 cmtcnt 1 
commit group [e]: pc 0080004fdc cmtcnt 1 
commit group [f]: pc 0080004fe0 cmtcnt 1 

============== Commit Instr Trace ==============
commit inst [0]: pc 0080004fe4 inst 00050513 wen 1 dst 0000000a data 0000000000000000 
commit inst [1]: pc 0080004fe8 inst 0005006b wen 0 dst 0000000a data 0000000000000000 <--
commit inst [2]: pc 0080004534 inst 06813a83 wen 1 dst 00000015 data 0000000000000000 
commit inst [3]: pc 0080004538 inst 06013b03 wen 1 dst 00000016 data 0000000000000000 
commit inst [4]: pc 008000453c inst 05813b83 wen 1 dst 00000017 data 0000000000000000 
commit inst [5]: pc 0080004540 inst 04813c83 wen 1 dst 00000019 data 0000000000000000 
commit inst [6]: pc 0080004544 inst 04013d03 wen 1 dst 0000001a data 0000000000000000 
commit inst [7]: pc 0080004548 inst 03813d83 wen 1 dst 0000001b data 0000000000000000 
commit inst [8]: pc 008000454c inst 001c4513 wen 1 dst 0000000a data 0000000000000000 
commit inst [9]: pc 0080004550 inst 05013c03 wen 1 dst 00000018 data 0000000000000000 
commit inst [a]: pc 0080004554 inst 0a010113 wen 1 dst 00000002 data 000000008000fff0 
commit inst [b]: pc 0080004558 inst 00008067 wen 1 dst 00000000 data 0000000080005014 
commit inst [c]: pc 0080005014 inst fc5ff0ef wen 1 dst 00000001 data 0000000080004fd8 
commit inst [d]: pc 0080004fd8 inst ff010113 wen 1 dst 00000002 data 000000008000ffe0 
commit inst [e]: pc 0080004fdc inst 00113423 wen 0 dst 00000002 data 000000008000ffe0 
commit inst [f]: pc 0080004fe0 inst 00050593 wen 1 dst 0000000b data 0000000000000000 

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
[1;34m[src/cpu/cpu-exec.c:390,cpu_exec] nemu: [1;32mHIT GOOD TRAP[0m at pc = 0x0000000080004fe8[0m
[1;34m[src/cpu/cpu-exec.c:394,cpu_exec] trap code:0[0m
[1;34m[src/cpu/cpu-exec.c:74,monitor_statistic] host time spent = 83068397 us[0m
[1;34m[src/cpu/cpu-exec.c:76,monitor_statistic] total guest instructions = 1970039041[0m
[1;34m[src/cpu/cpu-exec.c:77,monitor_statistic] simulation frequency = 23715866 instr/s[0m
  $0: 0x0000000000000000   ra: 0x0000000080005018   sp: 0x000000008000ffe0   gp: 0x0000000000000000 
  tp: 0x0000000000000000   t0: 0x0000000000000000   t1: 0x0000000000000000   t2: 0x0000000000000009 
  s0: 0x0000000000000000   s1: 0x0000000000000000   a0: 0x0000000000000000   a1: 0x0000000000000000 
  a2: 0x0000000000000013   a3: 0xffffffffffffffff   a4: 0x0000000040600000   a5: 0x0000000000000000 
  a6: 0x0000000000000000   a7: 0x0000000000000000   s2: 0x0000000000000000   s3: 0x0000000000000000 
  s4: 0x0000000000000000   s5: 0x0000000000000000   s6: 0x0000000000000000   s7: 0x0000000000000000 
  s8: 0x0000000000000000   s9: 0x0000000000000000  s10: 0x0000000000000000  s11: 0x0000000000000000 
  t3: 0x0000000000000000   t4: 0x000000000000000a   t5: 0x000000008000fe03   t6: 0x0000000000000034 
 ft0: 0x0000000000000024  ft1: 0x0000000000030d02  ft2: 0x0000000000000025  ft3: 0x0000000000000002 
 ft4: 0x0000000000000026  ft5: 0x0000000000989602  ft6: 0x0000000000000027  ft7: 0x0000000000009902 
 fs0: 0x0000000000000028  fs1: 0x0000000080000002  fa0: 0x0000000000000029  fa1: 0x0000000080000002 
 fa2: 0x000000000000002a  fa3: 0x0000000080006c02  fa4: 0x000000000000002b  fa5: 0x0000000000000402 
 fa6: 0x000000000000002c  fa7: 0x0000000000000002  fs2: 0x000000000000002d  fs3: 0x0000000000040002 
 fs4: 0x000000000000002e  fs5: 0x000000000000b002  fs6: 0x000000000000002f  fs7: 0x0000000000200002 
 fs8: 0x0000000000000030  fs9: 0x0000000000068b02 fs10: 0x0000000000000031 fs11: 0x0000000080001602 
 ft8: 0x0000000000000032  ft9: 0x0000000080006c02 ft10: 0x0000000000000033 ft11: 0x0000000000000002 
pc: 0x0000000080004fec mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3
v0 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v1 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v2 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v3 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v4 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v5 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v6 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v7 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v8 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v9 : 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v10: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v11: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v12: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v13: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v14: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v15: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v16: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v17: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v18: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v19: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v20: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v21: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v22: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v23: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v24: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v25: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v26: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v27: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v28: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v29: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
v30: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  v31: 0x0000000000000000_0000000000000000_0000000000000000_0000000000000000  
vtype: 0x0000000000000000 vstart: 0x0000000000000000 vxsat: 0x0000000000000000
vxrm: 0x0000000000000000 vl: 0x0000000000000000
priviledgeMode: 3
mstatus different at pc = 0x0080004fe8, right= 0x0000000000000000, wrong = 0x0000000000001800
 mcause different at pc = 0x0080004fe8, right= 0x0000000000000000, wrong = 0x0000000000000002
   mepc different at pc = 0x0080004fe8, right= 0x0000000000000000, wrong = 0x0000000080004fe8
Core 0: [31mABORT at pc = 0x0
[0m[35mtotal guest instructions = 0
[0m[35minstrCnt = 0, cycleCnt = 0, IPC = -nan
[0m[34mSeed=0 Guest cycle spent: 11787172324 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 2402612ms
[0m