{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414116610041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414116610042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 21:10:09 2014 " "Processing started: Thu Oct 23 21:10:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414116610042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414116610042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414116610042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414116610344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "reg_32b.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/reg_32b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instaddgen.v 1 1 " "Found 1 design units, including 1 entities, in source file instaddgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstAddGen " "Found entity 1: InstAddGen" {  } { { "InstAddGen.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/InstAddGen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile(verilogcode).v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile(verilogcode).v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile(VerilogCode).v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/RegisterFile(VerilogCode).v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputtohex.v 1 1 " "Found 1 design units, including 1 entities, in source file outputtohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputToHex " "Found entity 1: OutputToHex" {  } { { "OutputToHex.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/OutputToHex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610412 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Display.v(13) " "Verilog HDL information at Display.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Display.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/Display.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414116610415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610415 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "RegisterFile RegisterFile.v(26) " "Verilog HDL error at RegisterFile.v(26): module \"RegisterFile\" cannot be declared more than once" {  } { { "RegisterFile.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/RegisterFile.v" 26 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1414116610418 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "RegisterFile RegisterFile(VerilogCode).v(26) " "HDL info at RegisterFile(VerilogCode).v(26): see declaration for object \"RegisterFile\"" {  } { { "RegisterFile(VerilogCode).v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/RegisterFile(VerilogCode).v" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414116610418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 0 0 " "Found 0 design units, including 0 entities, in source file registerfile.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.v" "" { Text "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414116610422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414116610422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg " "Generated suppressed messages file C:/Users/DIGITLAB7/Desktop/CSC317-Project-1/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414116610448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414116610525 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 23 21:10:10 2014 " "Processing ended: Thu Oct 23 21:10:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414116610525 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414116610525 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414116610525 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414116610525 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414116611122 ""}
