
---------- Begin Simulation Statistics ----------
final_tick                               1423472943500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246161                       # Simulator instruction rate (inst/s)
host_mem_usage                                4396068                       # Number of bytes of host memory used
host_op_rate                                   421146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6093.57                       # Real time elapsed on the host
host_tick_rate                               62536064                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2566282482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.381068                       # Number of seconds simulated
sim_ticks                                381067835000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       200330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        400645                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    153557901                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         6399                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     21530007                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    131211614                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     43544378                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    153557901                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    110013523                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       176194754                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        17397783                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     18282233                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         473547450                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        438926616                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     21530128                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           75086694                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      38997569                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    621182531                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      839678819                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    610237092                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.375988                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.304822                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    359322544     58.88%     58.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     83727361     13.72%     72.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     42435240      6.95%     79.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     35603169      5.83%     85.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     21806776      3.57%     88.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11539850      1.89%     90.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10267519      1.68%     92.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6537064      1.07%     93.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     38997569      6.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    610237092                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             818338                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     10052312                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         836921134                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             123874952                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2112896      0.25%      0.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    650240730     77.44%     77.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6520113      0.78%     78.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1503927      0.18%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           60      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       204480      0.02%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          292      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          577      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    123874733     14.75%     93.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54608255      6.50%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          219      0.00%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       612536      0.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    839678818                       # Class of committed instruction
system.switch_cpus.commit.refs              179095743                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             839678818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.524271                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.524271                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     111460952                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1738939869                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        315409667                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         236615571                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       21709746                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      19178503                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           181285862                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                306929                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            69605850                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25522                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           176194754                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         130533479                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             327721048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       8955956                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles     68377276                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1094211358                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     10391917                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1026                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        43419492                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.231186                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    276173433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     60942161                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.435717                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    704374446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.644936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.474849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        415113255     58.93%     58.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         14788778      2.10%     61.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         11388099      1.62%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         17167197      2.44%     65.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         14535620      2.06%     67.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         27961546      3.97%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18771328      2.66%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13808701      1.96%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        170839922     24.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    704374446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1096852                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           234750                       # number of floating regfile writes
system.switch_cpus.idleCycles                57761224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     28480740                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        100824971                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.577535                       # Inst execution rate
system.switch_cpus.iew.exec_refs            266209200                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           69605845                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        85941292                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     218877763                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      3136425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     94642304                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1460837248                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     196603355                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     47665432                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1202295441                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1153312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         39283                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       21709746                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1577519                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3120339                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     16168635                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       345412                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       211817                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        56771                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     95002805                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     39421511                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       211817                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     25350659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3130081                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1383486514                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1163644242                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.627109                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         867597175                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.526820                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1171723453                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1807902063                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       999843132                       # number of integer regfile writes
system.switch_cpus.ipc                       0.656051                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.656051                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10804213      0.86%      0.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     949448506     75.96%     76.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6887210      0.55%     77.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1536662      0.12%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           65      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       235394      0.02%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          292      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          591      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    206886110     16.55%     94.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     73531170      5.88%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          343      0.00%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       630322      0.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1249960879                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          928171                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1795632                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       862436                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       919588                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            18072006                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014458                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12697230     70.26%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             11      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             7      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     70.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4673559     25.86%     96.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        640233      3.54%     99.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           14      0.00%     99.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        60952      0.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1256300501                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3227742635                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1162781806                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2081281205                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1460837219                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1249960879                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           29                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    621158366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      7170063                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    897183398                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    704374446                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.774569                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.288492                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    352140696     49.99%     49.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     73829245     10.48%     60.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     60495020      8.59%     69.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     52079238      7.39%     76.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     48541164      6.89%     83.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     43968395      6.24%     89.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     39598666      5.62%     95.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     22470923      3.19%     98.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     11251099      1.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    704374446                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.640077                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           130533757                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   329                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     16104485                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9357322                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    218877763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     94642304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       508107137                       # number of misc regfile reads
system.switch_cpus.numCycles                762135670                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        95689406                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1077491149                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       14600586                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        330997347                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         227151                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        307395                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4051254036                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1648505504                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2054894161                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         238246495                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         112668                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       21709746                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      17731422                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        977402922                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      1131939                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2601404519                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           24                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            4                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          48641180                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2032100873                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3016803924                       # The number of ROB writes
system.switch_cpus.timesIdled                 6053312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        16556                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14107749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4352                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     28177159                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4357                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             171520                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       116431                       # Transaction distribution
system.membus.trans_dist::CleanEvict            83899                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28795                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28795                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        171520                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       600960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       600960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 600960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20271744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20271744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20271744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200315                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200315    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200315                       # Request fanout histogram
system.membus.reqLayer2.occupancy           913913859                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1083326458                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1423472943500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13291511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1467746                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     10624669                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2126813                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           725472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          725472                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      10624687                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2666824                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     31874028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10176918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42050946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1359957824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    303591104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1663548928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          202278                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7452544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14271581                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038181                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14250761     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20815      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14271581                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26135943454                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5088538326                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       15937317924                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     10614803                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      3201850                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13816653                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     10614803                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      3201850                       # number of overall hits
system.l2.overall_hits::total                13816653                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         9869                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       190446                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200315                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         9869                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       190446                       # number of overall misses
system.l2.overall_misses::total                200315                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    801892588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15948279586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16750172174                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    801892588                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15948279586                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16750172174                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     10624672                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3392296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14016968                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     10624672                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3392296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14016968                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.000929                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.056141                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014291                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.000929                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.056141                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014291                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81253.682035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83741.740892                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83619.160692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81253.682035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83741.740892                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83619.160692                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           29493220                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    200315                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     147.234206                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              116431                       # number of writebacks
system.l2.writebacks::total                    116431                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         9869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       190446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200315                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         9869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       190446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200315                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    703202588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  14043819586                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14747022174                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    703202588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  14043819586                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14747022174                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.000929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.056141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014291                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.000929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.056141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014291                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71253.682035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73741.740892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73619.160692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71253.682035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73741.740892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73619.160692                       # average overall mshr miss latency
system.l2.replacements                         202263                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1351315                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1351315                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1351315                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1351315                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10624608                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10624608                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10624608                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10624608                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2027                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2027                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data       696677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                696677                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        28795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28795                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2229343432                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2229343432                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       725472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            725472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.039691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.039691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77421.199236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77421.199236                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        28795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1941393432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1941393432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.039691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039691                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67421.199236                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67421.199236                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     10614803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10614803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         9869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    801892588                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    801892588                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     10624672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       10624672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.000929                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000929                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81253.682035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81253.682035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         9869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    703202588                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    703202588                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.000929                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000929                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71253.682035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71253.682035                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2505173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2505173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       161651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          161651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13718936154                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13718936154                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2666824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2666824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.060616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84867.623176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84867.623176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       161651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       161651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12102426154                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12102426154                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.060616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74867.623176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74867.623176                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    13240586                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202263                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     65.462225                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     161.746144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       204.033860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        79.329876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   235.823228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1367.066892                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.078978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.099626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.038735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.115148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.667513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          728                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 224473143                       # Number of tag accesses
system.l2.tags.data_accesses                224473143                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       631616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12188544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12820160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       631616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        631616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7451584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7451584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         9869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       190446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       116431                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             116431                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1657490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     31985234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33642724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1657490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1657490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19554482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19554482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19554482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1657490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31985234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             53197206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      9869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    187825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001477768500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6702                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6702                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              607333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             109771                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200315                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     116431                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200315                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   116431                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2621                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6892                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2823943042                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  988470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6530705542                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14284.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33034.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    76949                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                17.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200315                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               116431                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  197694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       216963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     92.646802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.919853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    69.733827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       153123     70.58%     70.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57411     26.46%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3605      1.66%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1422      0.66%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          636      0.29%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          326      0.15%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          184      0.08%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          114      0.05%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          142      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       216963                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.497314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.047026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.244413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             3      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            59      0.88%      0.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           216      3.22%      4.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           451      6.73%     10.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           819     12.22%     23.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           997     14.88%     37.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29          1086     16.20%     54.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           932     13.91%     68.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           757     11.30%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35           521      7.77%     87.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37           372      5.55%     92.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39           214      3.19%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41           125      1.87%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43            79      1.18%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45            29      0.43%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47            17      0.25%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49            16      0.24%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             3      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::54-55             2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-57             1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58-59             3      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6702                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.365712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.339922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2123     31.68%     31.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.31%     31.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4542     67.77%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6702                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12652416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  167744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7448640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12820160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7451584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        33.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        19.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     33.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  381067758000                       # Total gap between requests
system.mem_ctrls.avgGap                    1203070.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       631616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12020800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7448640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1657489.669785433216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 31545039.743383221328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19546756.025734890252                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         9869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       190446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       116431                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    296827526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6233878016                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9047359051500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30076.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32733.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  77705757.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    30.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            819057960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            435335835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           748571880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          371721420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30081096240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      83248680120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      76225107360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       191929570815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.662480                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 197315004223                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12724660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 171028170777                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            730072140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            388038750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           662963280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          235808280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30081096240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      81078861120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      78053085600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       191229925410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.826467                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 202082271228                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12724660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166260903772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1042405108500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   381067835000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1346119525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    119456360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1465575885                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1346119525                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    119456360                       # number of overall hits
system.cpu.icache.overall_hits::total      1465575885                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     12087040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     10624688                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       22711728                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     12087040                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     10624688                       # number of overall misses
system.cpu.icache.overall_misses::total      22711728                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 149238893603                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 149238893603                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 149238893603                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 149238893603                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358206565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    130081048                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1488287613                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358206565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    130081048                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1488287613                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008899                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.081677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015260                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008899                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.081677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015260                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14046.425985                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6571.005676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14046.425985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6571.005676                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    276392192                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          10624688                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.014147                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     22711453                       # number of writebacks
system.cpu.icache.writebacks::total          22711453                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     10624688                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     10624688                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     10624688                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     10624688                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 138614206603                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 138614206603                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 138614206603                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 138614206603                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.081677                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007139                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.081677                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007139                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13046.426079                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13046.426079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13046.426079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13046.426079                       # average overall mshr miss latency
system.cpu.icache.replacements               22711453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1346119525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    119456360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1465575885                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     12087040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     10624688                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      22711728                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 149238893603                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 149238893603                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358206565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    130081048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1488287613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.081677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14046.425985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6571.005676                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     10624688                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     10624688                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 138614206603                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 138614206603                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.081677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007139                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13046.426079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13046.426079                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.961050                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1487969235                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          22711471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.516198                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   186.459389                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    68.501661                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.728357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.267585                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2999286953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2999286953                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    452829314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    214438071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        667267385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    452829314                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    214438071                       # number of overall hits
system.cpu.dcache.overall_hits::total       667267385                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27827007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3392311                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       31219318                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27827007                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3392311                       # number of overall misses
system.cpu.dcache.overall_misses::total      31219318                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58613322193                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58613322193                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58613322193                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58613322193                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    480656321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    217830382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    698486703                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    480656321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    217830382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    698486703                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015573                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015573                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 17278.286747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  1877.469655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 17278.286747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  1877.469655                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    110425748                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3392311                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.551776                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     26155157                       # number of writebacks
system.cpu.dcache.writebacks::total          26155157                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3392311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3392311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3392311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3392311                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  55221011193                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55221011193                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  55221011193                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55221011193                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004857                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.015573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16278.286747                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16278.286747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16278.286747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16278.286747                       # average overall mshr miss latency
system.cpu.dcache.replacements               31219047                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    203451724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    159942763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       363394487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3960680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2666824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6627504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  47155519000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47155519000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    207412404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    162609587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    370021991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17682.276371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7115.124940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2666824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2666824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  44488695000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44488695000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16682.276371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16682.276371                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    249377590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54495308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      303872898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     23866327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       725487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     24591814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11457803193                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11457803193                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    273243917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     55220795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    328464712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.087344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15793.257761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   465.919399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       725487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       725487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10732316193                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10732316193                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14793.257761                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14793.257761                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1423472943500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.996741                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           698143610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          31219047                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.362746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   187.488921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    68.507819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732379                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.267609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1428192709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1428192709                       # Number of data accesses

---------- End Simulation Statistics   ----------
