module top_module(
    input wire [31:0] a,
    input wire [31:0] b,
    input wire sub,
    output reg [31:0] sum
);
    wire n;
    wire [31:0] x;
    reg cout;
    
    assign x = b ^ {32{sub}};
    
    add16 a1 (.a(a[15:0]), .b(x[15:0]), .cin(sub), .sum(sum [15:0]), .cout(n));
    add16 a2 (.a(a[31:16]), .b(x[31:16]), .cin(n), .sum(sum [31:16]), .cout(cout));
    
    assign sum = {{sum [31:16]}, {sum [15:0]}};

endmodule
