verilog work "../../CPU FILES/Aaron a-z80 - Py Export/inc_dec_2bit.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_slice.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/reg_latch.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/inc_dec.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_shifter_core.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_prep_daa.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_8.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_4.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_3z.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_2z.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_mux_2.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_core.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_bit_select.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/address_mux.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/sequencer.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/resets.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/reg_file.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/reg_control.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/pla_decode.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/pin_control.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/memory_ifc.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/ir.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/interrupts.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/execute.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/decode_state.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/data_switch_mask.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/data_switch.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/data_pins.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/control_pins_n.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/clk_delay.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/bus_switch.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/bus_control.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_select.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_flags.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu_control.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/alu.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/address_pins.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/address_latch.v"
verilog work "../../CPU FILES/Aaron a-z80 - Py Export/z80_top_direct_n.v"
verilog work "top.v"
verilog work "test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
