PPA Report for digital_clock_pipeline.v (Module: digital_clock_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 41
FF Count: 76
IO Count: 23
Cell Count: 184

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 531.07 MHz
Reg-to-Reg Critical Path Delay: 1.593 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
