#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
# IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
# Start of session at: Thu Jul 28 19:36:49 2016
# Process ID: 24710
# Log file: /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDRelease/_sds/p0/ipi/vivado.log
# Journal file: /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDRelease/_sds/p0/ipi/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zc702.xpr
INFO: [Project 1-313] Project file moved from 'C:/labs/lab1_prebuilt/SDRelease/_sds/p0/ipi' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/trungnguyen/SDSoC/tutorial/Xilinx/SDSoC/2014.4/data/ip/xilinx', nor could it be found using path '/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDRelease/_sds/p0/ipi/C:/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDRelease/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/trungnguyen/SDSoC/tutorial/Xilinx/SDSoC/2014.4/data/ip/xilinx'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 5933.223 ; gain = 201.008 ; free physical = 4811 ; free virtual = 21286
open_bd_design {/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/zc702.bd}
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_2
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_3
Adding component instance block -- xilinx.com:hls:madd:1.0 - madd_0
Adding component instance block -- xilinx.com:hls:mmult:1.0 - mmult_0
Adding component instance block -- xilinx.com:ip:axis_accelerator_adapter:2.1 - madd_0_if
Adding component instance block -- xilinx.com:ip:axis_accelerator_adapter:2.1 - mmult_0_if
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - acp_axcache_0xF
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s03_mmu
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s03_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s03_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s02_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s02_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zc702> from BD file </home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1_prebuilt/SDRelease/_sds/p0/ipi/zc702.srcs/sources_1/bd/zc702/zc702.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 5999.105 ; gain = 57.645 ; free physical = 4693 ; free virtual = 21185
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 19:47:07 2016...
