[VERILOG2HIF] 18:21:46 - INFO: Running command:
    verilog2hif verilog-a/accelerometer.va -o hif/design

-- INFO: Parsing file: verilog-a/accelerometer.va Line:1
[VERILOG2HIF] 18:21:46 - INFO: Performing post-parsing refinements - step 1
[VERILOG2HIF] 18:21:46 - INFO: Performing post-parsing refinements - step 2
[VERILOG2HIF] 18:21:46 - INFO: Renaming conflicting declarations
[VERILOG2HIF] 18:21:46 - INFO: Binding open ports (if any)
[VERILOG2HIF] 18:21:46 - INFO: Performing post-parsing refinements - step 3
[VERILOG2HIF] 18:21:46 - INFO: Performing standardization
[VERILOG2HIF] 18:21:46 - INFO:    - STD 01: Simplifying source tree
[VERILOG2HIF] 18:21:46 - INFO:    - STD 02: Prefixing source tree symbols
[VERILOG2HIF] 18:21:46 - INFO:    - STD 03: Perform tree standardization
[VERILOG2HIF] 18:21:47 - INFO:    - STD 04: Mapping destination tree standard symbols
[VERILOG2HIF] 18:21:47 - INFO:    - STD 05: Simplifying destination tree -- 1
[VERILOG2HIF] 18:21:47 - INFO:    - STD 06: Managing destination tree casts
[VERILOG2HIF] 18:21:47 - INFO:    - STD 07: Simplifying destination tree -- 2
[VERILOG2HIF] 18:21:47 - INFO:    - STD 08: Renaming destination tree forbidden names
[VERILOG2HIF] 18:21:47 - INFO:    - STD 09: Final cleanup
[VERILOG2HIF] 18:21:47 - INFO: Refining possible AMS units
[VERILOG2HIF] 18:21:47 - INFO: Performing HIF description sanity checks
[VERILOG2HIF] 18:21:47 - INFO: Performing final HIF sanity checks
[VERILOG2HIF] 18:21:47 - INFO: HIF description written in: hif/design.hif.xml
[VERILOG2HIF] 18:21:47 - INFO: HIF translation has been completed.
[ANALyST] 18:21:47 - INFO: Running command:
    analyst -t 20e-06 --no-parametric hif/design.hif.xml -o hif/design.analyst.hif.xml

[HIF] [XML_PARSER] 18:21:47 - INFO: Parsed input file.
[ANALyST] 18:21:48 - INFO: Running Occam...
[ANALyST] 18:21:48 - INFO:     Running DisciplineGatherer...
[ANALyST] 18:21:48 - INFO:         Acquiring natures...
[ANALyST] 18:21:48 - INFO:         Acquiring DDT and IDT natures...
[ANALyST] 18:21:48 - INFO:         Acquiring disciplines...
[ANALyST] 18:21:48 - INFO:         Acquiring access functions...
[ANALyST] 18:21:48 - INFO:     Running Instantiator...
[ANALyST] 18:21:48 - INFO:         Acquiring instances...
[ANALyST] 18:21:48 - INFO:         Instantiating the Design Units...
[ANALyST] 18:21:48 - INFO:         Setting the template parameters...
[ANALyST] 18:21:48 - INFO:     Running DesignUnitGatherer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running NodeGatherer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running AliasGatherer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running TopologyGatherer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running AnalogProcessGatherer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running ValueGatherer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running Interconnector...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running EquationGatherer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running AccessFunctionReplacer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running EquationClassifier...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running EquationInversion...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running RequiredBranchesCreator...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running Configuration File Parser...
[ANALyST] 18:21:48 - INFO:     Running ValueOfInterestIdentifier...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running ControlledSourcesIdentifier...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running reference nodes connector...
[ANALyST] 18:21:48 - INFO:     Running sub-circuits updater...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:         Elapsed Time : 5.5767e-05 s
[ANALyST] 18:21:48 - INFO:     Running Kirchhoff...
[ANALyST] 18:21:48 - INFO:         Kirchhoff flow law...
[ANALyST] 18:21:48 - INFO:         Kirchhoff potential law...
[ANALyST] 18:21:48 - INFO:         Elapsed Time : 3.1272e-05 s
[ANALyST] 18:21:48 - INFO:     Running EquationSystemSimplifier...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:         Elapsed Time : 3.0894e-05 s
[ANALyST] 18:21:48 - INFO:     Running EquationSystemSolver...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:         Elapsed Time : 0.00535317 s
[ANALyST] 18:21:48 - INFO:     Running AnalogStructureInstrumenter...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running AnalogClockCreator...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running AnalogNodesStandardizer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running TransformLogicNodes...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running BranchAliasRemover...
[ANALyST] 18:21:48 - INFO:     Running CustomDisciplineRemover...
[ANALyST] 18:21:48 - INFO:     Running EquationReplacer...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running AnalogValueUpdateInstrumenter...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running InterfaceBuilder...
[ANALyST] 18:21:48 - INFO:         [accelerometer]
[ANALyST] 18:21:48 - INFO:     Running VariableBinder...
[ANALyST] 18:21:48 - INFO: Transformation completed.
[DDT] 18:21:48 - INFO: Running command:
    ddt hif/design.analyst.hif.xml -o hif/design.analyst.ddt.hif.xml

[DDT] 18:21:48 - INFO: Command line parsed.
[HIF] [XML_PARSER] 18:21:48 - INFO: Parsed input file.
[DDT] 18:21:48 - INFO: 01 Performing fixes
[DDT] 18:21:48 - INFO:    01 Fixing nested declarations
[DDT] 18:21:48 - INFO:    02 Expanding generate constructs
[DDT] 18:21:48 - INFO:    03 Resolving template arguments
[DDT] 18:21:48 - INFO:    04 Simplify tree
[DDT] 18:21:48 - INFO:    05 Removing unused declarations
[DDT] 18:21:48 - INFO:    06 Rebasing type spans
[DDT] 18:21:48 - INFO:    07 Fixing ranges direction
[DDT] 18:21:48 - INFO:    08 Transform global actions
[DDT] 18:21:48 - INFO:    09 Remove Standard Methods
[DDT] 18:21:48 - INFO:    10 Splitting partially written signals
[DDT] 18:21:48 - INFO:    11 Splitting targets representing concats
[DDT] 18:21:48 - INFO:    12 Fixing instance bindings
[DDT] 18:21:48 - INFO:    13 Fixing multiple signal/port assignments
[DDT] 18:21:48 - INFO:    14 Fixing unsupported bits
[DDT] 18:21:48 - INFO: 02 Padding Bitwidths
[DDT] 18:21:48 - INFO:    01 Bitwidth Padding
[DDT] 18:21:48 - INFO:    02 Padding Refinements
[DDT] 18:21:48 - INFO:    03 Simplify after padding refinements
[DDT] 18:21:48 - INFO:       - Checking after_bitwidthPadding
[DDT] 18:21:48 - INFO: 03 Splitting bits
[DDT] 18:21:48 - INFO:    01 Fix Instance Bindings
[DDT] 18:21:48 - INFO:    02 Replicate Assign
[DDT] 18:21:48 - INFO:    03 Splitting Bits
[DDT] 18:21:48 - INFO:    04 Splitting Refinements
[DDT] 18:21:48 - INFO:       - Checking after_splitBits
[DDT] 18:21:48 - INFO: 04 Abstracting data types
[DDT] 18:21:48 - INFO:       - Checking after_abstractTypes
[DDT] 18:21:48 - INFO:       - Checking after_abstractTypesSimplify
[DDT] 18:21:48 - INFO: 05 miscFixes
[DDT] 18:21:48 - INFO:       - Checking after_miscFixes
[DDT] 18:21:48 - INFO: 06 Simplifying HIF tree
[DDT] 18:21:49 - INFO: Performing HIF description sanity checks
[DDT] 18:21:49 - INFO: HIF description written in: /home/fdl/fmi_lesson/models/accelerometer/hif/design.analyst.ddt.hif.xml
[DDT] 18:21:49 - INFO: Data types abstraction has been completed.
[A2T] 18:21:49 - INFO: Running command:
    a2tool hif/design.analyst.ddt.hif.xml -o hif/design.analyst.ddt.a2t.hif.xml --protocol CPP

[A2T] 18:21:49 - INFO: Reading input HIF file hif/design.analyst.ddt.hif.xml...
[HIF] [XML_PARSER] 18:21:49 - INFO: Parsed input file.
[A2T] 18:21:49 - INFO: ### Start of analysis phase ###
[A2T] 18:21:49 - INFO: [Hierarchy] Analysis of design hierarchy tree is completed.
[A2T] 18:21:49 - INFO: [Clocks] Analysis of module clock signals is completed.
[A2T] 18:21:49 - INFO: [Interface] Analysis of interfaces is completed.
[A2T] 18:21:49 - INFO: [Process] Analysis of processes is completed.
[A2T] 18:21:49 - INFO: ### End of analysis phase ###
[A2T] 18:21:49 - INFO: ### Start of code generation phase ###
[A2T] 18:21:49 - INFO: [Backbone] Generation of abstracted system backbone is completed.
[A2T] 18:21:49 - INFO: [Functionality] Generation of functionality code is completed.
[A2T] 18:21:49 - INFO: [Optimization] Optimization of functionality code is completed.
[A2T] 18:21:49 - INFO: [Communication] Generation of C++ communication code is completed.
[A2T] 18:21:49 - INFO: ### End of code generation phase ###
[A2T] 18:21:49 - INFO: Performing HIF description sanity checks
[A2T] 18:21:49 - INFO: HIF description written in: hif/design.analyst.ddt.a2t.hif.xml
[A2T] 18:21:49 - INFO: Abstraction completed.
[HIF2VP] 18:21:49 - INFO: Running command:
    hif2vp hif/design.analyst.ddt.a2t.hif.xml -o hif/design.analyst.ddt.a2t.fmi.hif.xml -p fmi

[HIF] [XML_PARSER] 18:21:49 - INFO: Parsed input file.
[HIF2VP] [FMI] 18:21:49 - INFO: Checking model I/O ports and retrieve infos.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Real port found.
[HIF2VP] [FMI] 18:21:49 - INFO:    [I/O]: Boolean port found.
[HIF2VP] [FMI] 18:21:49 - INFO: Generate FMU interface
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Add the ModelInstance struct.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2Instantiate function.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2SetupExperiment function.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2*InitializationMode functions.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2terminate function.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2Reset function.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2FreeInstance function.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2GetVersione and fmi2GetTypesPlatform functions.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2SetDebugLogging function.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2Get* functions.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2Set* functions.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2CancelStep function.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2DoStep function.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2Get*Status functions.
[HIF2VP] [FMI] 18:21:49 - INFO:    [FMU]: Generate the fmi2SetRealInputDerivatives and fmi2GetRealOutputDerivatives functions.
[HIF2VP] [FMI] 18:21:49 - INFO: Generate XML modelDescription.
[HIF2VP] [FMI] 18:21:49 - INFO:    [XML]: FMI model description population.
[HIF2VP] [FMI] 18:21:49 - INFO:    [XML]: Co-Simulation population.
[HIF2VP] [FMI] 18:21:49 - INFO:    [XML]: Log categories population.
[HIF2VP] [FMI] 18:21:49 - INFO:    [XML]: Model variables population.
[HIF2VP] [FMI] 18:21:49 - INFO:    [XML]: Model structure population.
[HIF2VP] [FMI] 18:21:49 - INFO:    [XML]: Writing XML file.
[HIF2VP] 18:21:49 - INFO: Performing HIF description sanity checks
[HIF2VP] 18:21:50 - INFO: HIF description written in: hif/design.analyst.ddt.a2t.fmi.hif.xml
[HIF2VP] 18:21:50 - INFO: Operation completed.
[HIF2VP] 18:21:50 - INFO:  -- Command "hif2vp -o hif/design.analyst.ddt.a2t.fmi.hif.xml -p fmi hif/design.analyst.ddt.a2t.hif.xml " Done --
[HIF2SC] 18:21:50 - INFO: Running command:
    hif2sc hif/design.analyst.ddt.a2t.fmi.hif.xml --directory cpp --extensions cpp_hpp

[HIF] [XML_PARSER] 18:21:50 - INFO: Parsed input file.
[HIF2SC] 18:21:50 - INFO: Performing refinement steps...
[HIF2SC] 18:21:50 - INFO: 01 Fixing nested declarations
[HIF2SC] 18:21:50 - INFO: 02 Fixing generate statements
[HIF2SC] 18:21:50 - INFO: 03 Fixing troublesome template parameters
[HIF2SC] 18:21:52 - INFO: 04 Fixing port bindings of component instances
[HIF2SC] 18:21:52 - INFO: 05 Fixing multiple signal/port assignments
[HIF2SC] 18:21:52 - INFO: 06 Rebasing type spans
[HIF2SC] 18:21:52 - INFO: 07 Fixing direction of ranges
[HIF2SC] 18:21:52 - INFO: 08 Fixing conflicting subprograms
[HIF2SC] 18:21:52 - INFO: 09 Expanding aliases
[HIF2SC] 18:21:52 - INFO: 10 Performing miscellaneous fixes
[HIF2SC] 18:21:52 - INFO: 11 Introducing support utility libraries
[HIF2SC] 18:21:52 - INFO: 12 Performing standardization
[HIF2SC] 18:21:52 - INFO:    - STD 01: Simplifying source tree
[HIF2SC] 18:21:53 - INFO:    - STD 02: Prefixing source tree symbols
[HIF2SC] 18:21:54 - INFO:    - STD 03: Perform tree standardization
[HIF2SC] 18:21:54 - INFO:    - STD 04: Mapping destination tree standard symbols
[HIF2SC] 18:21:54 - INFO:    - STD 05: Simplifying destination tree -- 1
[HIF2SC] 18:21:54 - INFO:    - STD 06: Managing destination tree casts
[HIF2SC] 18:21:54 - INFO:    - STD 07: Simplifying destination tree -- 2
[HIF2SC] 18:21:54 - INFO:    - STD 08: Renaming destination tree forbidden names
[HIF2SC] 18:21:55 - INFO:    - STD 09: Final cleanup
[HIF2SC] 18:21:55 - INFO: 13 Refining for C++98 standard compliance
[HIF2SC] 18:21:55 - INFO: 15 Performing final manipulations
[HIF2SC] 18:21:55 - INFO: Refinement steps completed.
[HIF2SC] 18:21:55 - INFO: Generating output directory structure
[HIF2SC] 18:21:55 - INFO: Generating code...
[HIF2SC] [PrintHeaderVisitor] 18:21:55 - INFO: Generating C++ code for library fmuInterface.
[HIF2SC] [PrintHeaderVisitor] 18:21:55 - INFO: Generating C++ code for unit accelerometer.
[HIF2SC] 18:21:55 - INFO: Code generation completed.
[HIF2SC] 18:21:55 - INFO:  -- Command "hif2sc --directory cpp --extensions cpp_hpp hif/design.analyst.ddt.a2t.fmi.hif.xml " Done --
