Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 10 18:52:13 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_control_sets_placed.rpt
| Design       : wrapper
| Device       : xc7z007s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               8 |            8 |
| No           | Yes                   | No                     |               5 |            5 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------+-----------------------------------+------------------+----------------+--------------+
|              Clock Signal              |  Enable Signal  |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------+-----------------------------------+------------------+----------------+--------------+
|  newclk/out                            |                 | count_input/I0_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  newclk/out                            |                 | count_input/I0_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  newclk/out                            |                 | count_input/I0_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  newclk/out                            |                 | count_input/I0_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  newclk/out                            |                 | count_input/I0_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  newclk/out                            |                 | count_input/I0_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  newclk/out                            |                 | count_input/I0_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  newclk/out                            |                 | count_input/I0_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  count_input/I0_reg[0]_LDC_i_1_n_0     |                 | count_input/I0_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  count_input/I0_reg[3]_LDC_i_1_n_0     |                 | count_input/I0_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  count_input/I0_reg[1]_LDC_i_1_n_0     |                 | count_input/I0_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  count_input/I0_reg[2]_LDC_i_1_n_0     |                 | count_input/I0_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  start_IBUF_BUFG                       |                 | stop_IBUF                         |                1 |              1 |         1.00 |
|  seg_output/dispClk/counterout_reg[16] |                 |                                   |                1 |              2 |         2.00 |
|  newclk/out                            | count_input/I20 | rst_IBUF                          |                1 |              4 |         4.00 |
|  newclk/out                            | count_input/I10 | rst_IBUF                          |                1 |              4 |         4.00 |
|  newclk/out                            | count_input/I30 | rst_IBUF                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                         | enabeled        |                                   |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                         |                 |                                   |                6 |             18 |         3.00 |
+----------------------------------------+-----------------+-----------------------------------+------------------+----------------+--------------+


