Loading plugins phase: Elapsed time ==> 1s.010ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\StepperM.cyprj -d CY8C3866AXI-040 -s E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "ADC_DelSig_1.vminus" on TopDesign is unconnected.
 * E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\TopDesign\TopDesign.cysch (Signal: Net_682)
 * E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\TopDesign\TopDesign.cysch (Shape_291.4)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.616ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.110ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  StepperM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\StepperM.cyprj -dcpsoc3 StepperM.v -verilog
======================================================================

======================================================================
Compiling:  StepperM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\StepperM.cyprj -dcpsoc3 StepperM.v -verilog
======================================================================

======================================================================
Compiling:  StepperM.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\StepperM.cyprj -dcpsoc3 -verilog StepperM.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 22 14:27:23 2017


======================================================================
Compiling:  StepperM.v
Program  :   vpp
Options  :    -yv2 -q10 StepperM.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 22 14:27:23 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'StepperM.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  StepperM.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\StepperM.cyprj -dcpsoc3 -verilog StepperM.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 22 14:27:24 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\codegentemp\StepperM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\codegentemp\StepperM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  StepperM.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\StepperM.cyprj -dcpsoc3 -verilog StepperM.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 22 14:27:25 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\codegentemp\StepperM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\codegentemp\StepperM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_638
	Net_639
	Net_640
	Net_641
	Net_642
	Net_643
	\PWM_A:PWMUDB:km_run\
	\PWM_A:PWMUDB:ctrl_cmpmode2_2\
	\PWM_A:PWMUDB:ctrl_cmpmode2_1\
	\PWM_A:PWMUDB:ctrl_cmpmode2_0\
	\PWM_A:PWMUDB:ctrl_cmpmode1_2\
	\PWM_A:PWMUDB:ctrl_cmpmode1_1\
	\PWM_A:PWMUDB:ctrl_cmpmode1_0\
	\PWM_A:PWMUDB:capt_rising\
	\PWM_A:PWMUDB:capt_falling\
	\PWM_A:PWMUDB:trig_rise\
	\PWM_A:PWMUDB:trig_fall\
	\PWM_A:PWMUDB:min_kill\
	\PWM_A:PWMUDB:db_tc\
	\PWM_A:PWMUDB:dith_sel\
	\PWM_A:PWMUDB:compare2\
	\PWM_A:Net_101\
	Net_647
	Net_648
	\PWM_A:PWMUDB:MODULE_1:b_31\
	\PWM_A:PWMUDB:MODULE_1:b_30\
	\PWM_A:PWMUDB:MODULE_1:b_29\
	\PWM_A:PWMUDB:MODULE_1:b_28\
	\PWM_A:PWMUDB:MODULE_1:b_27\
	\PWM_A:PWMUDB:MODULE_1:b_26\
	\PWM_A:PWMUDB:MODULE_1:b_25\
	\PWM_A:PWMUDB:MODULE_1:b_24\
	\PWM_A:PWMUDB:MODULE_1:b_23\
	\PWM_A:PWMUDB:MODULE_1:b_22\
	\PWM_A:PWMUDB:MODULE_1:b_21\
	\PWM_A:PWMUDB:MODULE_1:b_20\
	\PWM_A:PWMUDB:MODULE_1:b_19\
	\PWM_A:PWMUDB:MODULE_1:b_18\
	\PWM_A:PWMUDB:MODULE_1:b_17\
	\PWM_A:PWMUDB:MODULE_1:b_16\
	\PWM_A:PWMUDB:MODULE_1:b_15\
	\PWM_A:PWMUDB:MODULE_1:b_14\
	\PWM_A:PWMUDB:MODULE_1:b_13\
	\PWM_A:PWMUDB:MODULE_1:b_12\
	\PWM_A:PWMUDB:MODULE_1:b_11\
	\PWM_A:PWMUDB:MODULE_1:b_10\
	\PWM_A:PWMUDB:MODULE_1:b_9\
	\PWM_A:PWMUDB:MODULE_1:b_8\
	\PWM_A:PWMUDB:MODULE_1:b_7\
	\PWM_A:PWMUDB:MODULE_1:b_6\
	\PWM_A:PWMUDB:MODULE_1:b_5\
	\PWM_A:PWMUDB:MODULE_1:b_4\
	\PWM_A:PWMUDB:MODULE_1:b_3\
	\PWM_A:PWMUDB:MODULE_1:b_2\
	\PWM_A:PWMUDB:MODULE_1:b_1\
	\PWM_A:PWMUDB:MODULE_1:b_0\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_646
	\PWM_A:Net_113\
	\PWM_A:Net_107\
	\PWM_A:Net_114\
	\PWM_B:PWMUDB:km_run\
	\PWM_B:PWMUDB:ctrl_cmpmode2_2\
	\PWM_B:PWMUDB:ctrl_cmpmode2_1\
	\PWM_B:PWMUDB:ctrl_cmpmode2_0\
	\PWM_B:PWMUDB:ctrl_cmpmode1_2\
	\PWM_B:PWMUDB:ctrl_cmpmode1_1\
	\PWM_B:PWMUDB:ctrl_cmpmode1_0\
	\PWM_B:PWMUDB:capt_rising\
	\PWM_B:PWMUDB:capt_falling\
	\PWM_B:PWMUDB:trig_rise\
	\PWM_B:PWMUDB:trig_fall\
	\PWM_B:PWMUDB:min_kill\
	\PWM_B:PWMUDB:db_tc\
	\PWM_B:PWMUDB:dith_sel\
	\PWM_B:PWMUDB:compare2\
	\PWM_B:Net_101\
	Net_657
	Net_658
	\PWM_B:PWMUDB:MODULE_2:b_31\
	\PWM_B:PWMUDB:MODULE_2:b_30\
	\PWM_B:PWMUDB:MODULE_2:b_29\
	\PWM_B:PWMUDB:MODULE_2:b_28\
	\PWM_B:PWMUDB:MODULE_2:b_27\
	\PWM_B:PWMUDB:MODULE_2:b_26\
	\PWM_B:PWMUDB:MODULE_2:b_25\
	\PWM_B:PWMUDB:MODULE_2:b_24\
	\PWM_B:PWMUDB:MODULE_2:b_23\
	\PWM_B:PWMUDB:MODULE_2:b_22\
	\PWM_B:PWMUDB:MODULE_2:b_21\
	\PWM_B:PWMUDB:MODULE_2:b_20\
	\PWM_B:PWMUDB:MODULE_2:b_19\
	\PWM_B:PWMUDB:MODULE_2:b_18\
	\PWM_B:PWMUDB:MODULE_2:b_17\
	\PWM_B:PWMUDB:MODULE_2:b_16\
	\PWM_B:PWMUDB:MODULE_2:b_15\
	\PWM_B:PWMUDB:MODULE_2:b_14\
	\PWM_B:PWMUDB:MODULE_2:b_13\
	\PWM_B:PWMUDB:MODULE_2:b_12\
	\PWM_B:PWMUDB:MODULE_2:b_11\
	\PWM_B:PWMUDB:MODULE_2:b_10\
	\PWM_B:PWMUDB:MODULE_2:b_9\
	\PWM_B:PWMUDB:MODULE_2:b_8\
	\PWM_B:PWMUDB:MODULE_2:b_7\
	\PWM_B:PWMUDB:MODULE_2:b_6\
	\PWM_B:PWMUDB:MODULE_2:b_5\
	\PWM_B:PWMUDB:MODULE_2:b_4\
	\PWM_B:PWMUDB:MODULE_2:b_3\
	\PWM_B:PWMUDB:MODULE_2:b_2\
	\PWM_B:PWMUDB:MODULE_2:b_1\
	\PWM_B:PWMUDB:MODULE_2:b_0\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_659
	Net_656
	\PWM_B:Net_113\
	\PWM_B:Net_107\
	\PWM_B:Net_114\
	\Comp_A:Net_9\
	\Comp_B:Net_9\
	Net_679
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	Net_688
	Net_689
	Net_690
	Net_691
	Net_692
	Net_693
	Net_694
	\UART_1:BUART:reset_sr\
	Net_705
	\UART_1:BUART:rx_bitclk_pre16x\
	\UART_1:BUART:rx_count7_bit8_wire\
	Net_701
	\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_4:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_4:lt\
	\UART_1:BUART:sRX:MODULE_4:eq\
	\UART_1:BUART:sRX:MODULE_4:gt\
	\UART_1:BUART:sRX:MODULE_4:gte\
	\UART_1:BUART:sRX:MODULE_4:lte\

    Synthesized names
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_A:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_B:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 305 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__PWM_2L_net_0 to tmpOE__PWM_3H_net_0
Aliasing tmpOE__PWM_2H_net_0 to tmpOE__PWM_3H_net_0
Aliasing tmpOE__PWM_1L_net_0 to tmpOE__PWM_3H_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing \PWM_A:PWMUDB:hwCapture\ to zero
Aliasing \PWM_A:PWMUDB:trig_out\ to one
Aliasing Net_607 to zero
Aliasing \PWM_A:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_A:PWMUDB:ltch_kill_reg\\R\ to \PWM_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_A:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_A:PWMUDB:km_tc\ to zero
Aliasing \PWM_A:PWMUDB:min_kill_reg\\R\ to \PWM_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_A:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_A:PWMUDB:dith_count_1\\R\ to \PWM_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_A:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_A:PWMUDB:dith_count_0\\R\ to \PWM_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_A:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_A:PWMUDB:status_6\ to zero
Aliasing \PWM_A:PWMUDB:status_4\ to zero
Aliasing \PWM_A:PWMUDB:cmp2\ to zero
Aliasing \PWM_A:PWMUDB:cmp1_status_reg\\R\ to \PWM_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_A:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_A:PWMUDB:cmp2_status_reg\\R\ to \PWM_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_A:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_A:PWMUDB:final_kill_reg\\R\ to \PWM_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_A:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_A:PWMUDB:cs_addr_0\ to \PWM_A:PWMUDB:runmode_enable\\R\
Aliasing \PWM_A:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_A:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_B:PWMUDB:hwCapture\ to zero
Aliasing \PWM_B:PWMUDB:trig_out\ to one
Aliasing Net_215 to zero
Aliasing \PWM_B:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_B:PWMUDB:ltch_kill_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:km_tc\ to zero
Aliasing \PWM_B:PWMUDB:min_kill_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:dith_count_1\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_B:PWMUDB:dith_count_0\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_B:PWMUDB:status_6\ to zero
Aliasing \PWM_B:PWMUDB:status_4\ to zero
Aliasing \PWM_B:PWMUDB:cmp2\ to zero
Aliasing \PWM_B:PWMUDB:cmp1_status_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:cmp2_status_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:final_kill_reg\\R\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_B:PWMUDB:cs_addr_0\ to \PWM_B:PWMUDB:runmode_enable\\R\
Aliasing \PWM_B:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_B:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Curr_B_net_0 to one
Aliasing \VDAC8_IrefA:Net_83\ to zero
Aliasing \VDAC8_IrefA:Net_81\ to zero
Aliasing \VDAC8_IrefA:Net_82\ to zero
Aliasing \Comp_A:clock\ to zero
Aliasing tmpOE__PWM_1H_net_0 to tmpOE__PWM_3H_net_0
Aliasing \VDAC8_IrefB:Net_83\ to zero
Aliasing \VDAC8_IrefB:Net_81\ to zero
Aliasing \VDAC8_IrefB:Net_82\ to zero
Aliasing \PGA_2:Net_37\ to zero
Aliasing \PGA_2:Net_40\ to zero
Aliasing \PGA_2:Net_38\ to zero
Aliasing \PGA_2:Net_39\ to zero
Aliasing \Comp_B:clock\ to zero
Aliasing \Timer_1:Net_260\ to zero
Aliasing Net_273 to zero
Aliasing \Timer_1:Net_102\ to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to one
Aliasing \Control_Start:clk\ to zero
Aliasing \Control_Start:rst\ to zero
Aliasing \PGA_1:Net_37\ to zero
Aliasing \PGA_1:Net_40\ to zero
Aliasing \PGA_1:Net_38\ to zero
Aliasing \PGA_1:Net_39\ to zero
Aliasing Net_533 to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__UART_OUT_net_0 to one
Aliasing tmpOE__Curr_A_net_0 to one
Aliasing tmpOE__UART_IN_net_0 to one
Aliasing tmpOE__PWM_3L_net_0 to tmpOE__PWM_3H_net_0
Aliasing tmpOE__PWM_4H_net_0 to tmpOE__PWM_3H_net_0
Aliasing tmpOE__PWM_4L_net_0 to tmpOE__PWM_3H_net_0
Aliasing tmpOE__Pot_net_0 to one
Aliasing tmpOE__Switch1_net_0 to one
Aliasing tmpOE__Switch2_net_0 to one
Aliasing \PWM_A:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_A:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_A:PWMUDB:prevCompare1\\D\ to \PWM_A:PWMUDB:pwm_temp\
Aliasing \PWM_A:PWMUDB:tc_i_reg\\D\ to \PWM_A:PWMUDB:status_2\
Aliasing \PWM_B:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_B:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_B:PWMUDB:prevCompare1\\D\ to \PWM_B:PWMUDB:pwm_temp\
Aliasing \PWM_B:PWMUDB:tc_i_reg\\D\ to \PWM_B:PWMUDB:status_2\
Aliasing Net_702D to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire tmpOE__PWM_3H_net_0[1] = Net_571[9]
Removing Rhs of wire tmpOE__PWM_3H_net_0[1] = \Control_Start:control_out_0\[885]
Removing Rhs of wire tmpOE__PWM_3H_net_0[1] = \Control_Start:control_0\[908]
Removing Rhs of wire Net_66[2] = \LUT_1:tmp__LUT_1_reg_4\[42]
Removing Lhs of wire tmpOE__PWM_2L_net_0[11] = tmpOE__PWM_3H_net_0[1]
Removing Rhs of wire Net_61[12] = \LUT_1:tmp__LUT_1_reg_3\[43]
Removing Rhs of wire Net_61[12] = \LUT_1:tmp__LUT_1_ins_3\[31]
Removing Rhs of wire Net_61[12] = Net_151[32]
Removing Rhs of wire Net_61[12] = \Control_Reg_1:control_out_1\[54]
Removing Rhs of wire Net_61[12] = \Control_Reg_1:control_1\[74]
Removing Lhs of wire tmpOE__PWM_2H_net_0[18] = tmpOE__PWM_3H_net_0[1]
Removing Rhs of wire Net_56[19] = \LUT_1:tmp__LUT_1_reg_2\[44]
Removing Lhs of wire tmpOE__PWM_1L_net_0[25] = tmpOE__PWM_3H_net_0[1]
Removing Rhs of wire Net_51[26] = \LUT_1:tmp__LUT_1_reg_1\[45]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[33] = Net_154[34]
Removing Rhs of wire Net_154[34] = \Control_Reg_1:control_out_0\[53]
Removing Rhs of wire Net_154[34] = \Control_Reg_1:control_0\[75]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[35] = Net_130[36]
Removing Rhs of wire Net_130[36] = \PWM_B:Net_96\[535]
Removing Rhs of wire Net_130[36] = \PWM_B:PWMUDB:pwm_i_reg\[527]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[37] = Net_128[38]
Removing Rhs of wire Net_128[38] = \PWM_A:Net_96\[202]
Removing Rhs of wire Net_128[38] = \PWM_A:PWMUDB:pwm_i_reg\[194]
Removing Rhs of wire Net_81[47] = \LUT_1:tmp__LUT_1_reg_7\[39]
Removing Rhs of wire Net_76[48] = \LUT_1:tmp__LUT_1_reg_6\[40]
Removing Rhs of wire Net_71[49] = \LUT_1:tmp__LUT_1_reg_5\[41]
Removing Rhs of wire Net_568[50] = \LUT_1:tmp__LUT_1_reg_0\[46]
Removing Lhs of wire \Control_Reg_1:clk\[51] = zero[6]
Removing Lhs of wire \Control_Reg_1:rst\[52] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:ctrl_enable\[90] = \PWM_A:PWMUDB:control_7\[82]
Removing Lhs of wire \PWM_A:PWMUDB:hwCapture\[100] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:hwEnable\[101] = \PWM_A:PWMUDB:control_7\[82]
Removing Lhs of wire \PWM_A:PWMUDB:trig_out\[105] = one[7]
Removing Lhs of wire \PWM_A:PWMUDB:runmode_enable\\R\[107] = zero[6]
Removing Lhs of wire Net_607[108] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:runmode_enable\\S\[109] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:final_enable\[110] = \PWM_A:PWMUDB:runmode_enable\[106]
Removing Rhs of wire Net_257[113] = \Comp_A:Net_1\[760]
Removing Lhs of wire \PWM_A:PWMUDB:ltch_kill_reg\\R\[115] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:ltch_kill_reg\\S\[116] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:km_tc\[117] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:min_kill_reg\\R\[118] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:min_kill_reg\\S\[119] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:final_kill\[122] = \PWM_A:PWMUDB:sc_kill\[120]
Removing Lhs of wire \PWM_A:PWMUDB:add_vi_vv_MODGEN_1_1\[125] = \PWM_A:PWMUDB:MODULE_1:g2:a0:s_1\[364]
Removing Lhs of wire \PWM_A:PWMUDB:add_vi_vv_MODGEN_1_0\[127] = \PWM_A:PWMUDB:MODULE_1:g2:a0:s_0\[365]
Removing Lhs of wire \PWM_A:PWMUDB:dith_count_1\\R\[128] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:dith_count_1\\S\[129] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:dith_count_0\\R\[130] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:dith_count_0\\S\[131] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:status_6\[134] = zero[6]
Removing Rhs of wire \PWM_A:PWMUDB:status_5\[135] = \PWM_A:PWMUDB:final_kill_reg\[149]
Removing Lhs of wire \PWM_A:PWMUDB:status_4\[136] = zero[6]
Removing Rhs of wire \PWM_A:PWMUDB:status_3\[137] = \PWM_A:PWMUDB:fifo_full\[156]
Removing Rhs of wire \PWM_A:PWMUDB:status_1\[139] = \PWM_A:PWMUDB:cmp2_status_reg\[148]
Removing Rhs of wire \PWM_A:PWMUDB:status_0\[140] = \PWM_A:PWMUDB:cmp1_status_reg\[147]
Removing Lhs of wire \PWM_A:PWMUDB:cmp2_status\[145] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:cmp2\[146] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:cmp1_status_reg\\R\[150] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:cmp1_status_reg\\S\[151] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:cmp2_status_reg\\R\[152] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:cmp2_status_reg\\S\[153] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:final_kill_reg\\R\[154] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:final_kill_reg\\S\[155] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:cs_addr_2\[157] = \PWM_A:PWMUDB:tc_i\[112]
Removing Lhs of wire \PWM_A:PWMUDB:cs_addr_1\[158] = \PWM_A:PWMUDB:runmode_enable\[106]
Removing Lhs of wire \PWM_A:PWMUDB:cs_addr_0\[159] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:compare1\[192] = \PWM_A:PWMUDB:cmp1_less\[163]
Removing Lhs of wire \PWM_A:PWMUDB:pwm1_i\[197] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:pwm2_i\[199] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:pwm_temp\[205] = \PWM_A:PWMUDB:cmp1\[143]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_23\[246] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_22\[247] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_21\[248] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_20\[249] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_19\[250] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_18\[251] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_17\[252] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_16\[253] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_15\[254] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_14\[255] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_13\[256] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_12\[257] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_11\[258] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_10\[259] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_9\[260] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_8\[261] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_7\[262] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_6\[263] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_5\[264] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_4\[265] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_3\[266] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_2\[267] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_1\[268] = \PWM_A:PWMUDB:MODIN1_1\[269]
Removing Lhs of wire \PWM_A:PWMUDB:MODIN1_1\[269] = \PWM_A:PWMUDB:dith_count_1\[124]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:a_0\[270] = \PWM_A:PWMUDB:MODIN1_0\[271]
Removing Lhs of wire \PWM_A:PWMUDB:MODIN1_0\[271] = \PWM_A:PWMUDB:dith_count_0\[126]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[403] = one[7]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[404] = one[7]
Removing Rhs of wire Net_649[405] = \PWM_A:Net_55\[141]
Removing Lhs of wire \PWM_B:PWMUDB:ctrl_enable\[423] = \PWM_B:PWMUDB:control_7\[415]
Removing Lhs of wire \PWM_B:PWMUDB:hwCapture\[433] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:hwEnable\[434] = \PWM_B:PWMUDB:control_7\[415]
Removing Lhs of wire \PWM_B:PWMUDB:trig_out\[438] = one[7]
Removing Lhs of wire \PWM_B:PWMUDB:runmode_enable\\R\[440] = zero[6]
Removing Lhs of wire Net_215[441] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:runmode_enable\\S\[442] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:final_enable\[443] = \PWM_B:PWMUDB:runmode_enable\[439]
Removing Rhs of wire Net_507[446] = \Comp_B:Net_1\[789]
Removing Lhs of wire \PWM_B:PWMUDB:ltch_kill_reg\\R\[448] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:ltch_kill_reg\\S\[449] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:km_tc\[450] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:min_kill_reg\\R\[451] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:min_kill_reg\\S\[452] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill\[455] = \PWM_B:PWMUDB:sc_kill\[453]
Removing Lhs of wire \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_1\[458] = \PWM_B:PWMUDB:MODULE_2:g2:a0:s_1\[697]
Removing Lhs of wire \PWM_B:PWMUDB:add_vi_vv_MODGEN_2_0\[460] = \PWM_B:PWMUDB:MODULE_2:g2:a0:s_0\[698]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_1\\R\[461] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_1\\S\[462] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_0\\R\[463] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:dith_count_0\\S\[464] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:status_6\[467] = zero[6]
Removing Rhs of wire \PWM_B:PWMUDB:status_5\[468] = \PWM_B:PWMUDB:final_kill_reg\[482]
Removing Lhs of wire \PWM_B:PWMUDB:status_4\[469] = zero[6]
Removing Rhs of wire \PWM_B:PWMUDB:status_3\[470] = \PWM_B:PWMUDB:fifo_full\[489]
Removing Rhs of wire \PWM_B:PWMUDB:status_1\[472] = \PWM_B:PWMUDB:cmp2_status_reg\[481]
Removing Rhs of wire \PWM_B:PWMUDB:status_0\[473] = \PWM_B:PWMUDB:cmp1_status_reg\[480]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status\[478] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2\[479] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:cmp1_status_reg\\R\[483] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:cmp1_status_reg\\S\[484] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status_reg\\R\[485] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status_reg\\S\[486] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill_reg\\R\[487] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:final_kill_reg\\S\[488] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:cs_addr_2\[490] = \PWM_B:PWMUDB:tc_i\[445]
Removing Lhs of wire \PWM_B:PWMUDB:cs_addr_1\[491] = \PWM_B:PWMUDB:runmode_enable\[439]
Removing Lhs of wire \PWM_B:PWMUDB:cs_addr_0\[492] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:compare1\[525] = \PWM_B:PWMUDB:cmp1_less\[496]
Removing Lhs of wire \PWM_B:PWMUDB:pwm1_i\[530] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:pwm2_i\[532] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:pwm_temp\[538] = \PWM_B:PWMUDB:cmp1\[476]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_23\[579] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_22\[580] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_21\[581] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_20\[582] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_19\[583] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_18\[584] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_17\[585] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_16\[586] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_15\[587] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_14\[588] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_13\[589] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_12\[590] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_11\[591] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_10\[592] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_9\[593] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_8\[594] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_7\[595] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_6\[596] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_5\[597] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_4\[598] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_3\[599] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_2\[600] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_1\[601] = \PWM_B:PWMUDB:MODIN2_1\[602]
Removing Lhs of wire \PWM_B:PWMUDB:MODIN2_1\[602] = \PWM_B:PWMUDB:dith_count_1\[457]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:a_0\[603] = \PWM_B:PWMUDB:MODIN2_0\[604]
Removing Lhs of wire \PWM_B:PWMUDB:MODIN2_0\[604] = \PWM_B:PWMUDB:dith_count_0\[459]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[736] = one[7]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[737] = one[7]
Removing Lhs of wire tmpOE__Curr_B_net_0[744] = one[7]
Removing Lhs of wire \VDAC8_IrefA:Net_83\[751] = zero[6]
Removing Lhs of wire \VDAC8_IrefA:Net_81\[752] = zero[6]
Removing Lhs of wire \VDAC8_IrefA:Net_82\[753] = zero[6]
Removing Lhs of wire \Comp_A:clock\[759] = zero[6]
Removing Lhs of wire tmpOE__PWM_1H_net_0[764] = tmpOE__PWM_3H_net_0[1]
Removing Lhs of wire \VDAC8_IrefB:Net_83\[770] = zero[6]
Removing Lhs of wire \VDAC8_IrefB:Net_81\[771] = zero[6]
Removing Lhs of wire \VDAC8_IrefB:Net_82\[772] = zero[6]
Removing Lhs of wire \PGA_2:Net_37\[778] = zero[6]
Removing Lhs of wire \PGA_2:Net_40\[779] = zero[6]
Removing Lhs of wire \PGA_2:Net_38\[780] = zero[6]
Removing Lhs of wire \PGA_2:Net_39\[781] = zero[6]
Removing Lhs of wire \Comp_B:clock\[788] = zero[6]
Removing Lhs of wire \Timer_1:Net_260\[793] = zero[6]
Removing Lhs of wire \Timer_1:Net_266\[794] = one[7]
Removing Lhs of wire Net_273[795] = zero[6]
Removing Rhs of wire Net_605[799] = \Timer_1:Net_57\[798]
Removing Lhs of wire \Timer_1:Net_102\[801] = one[7]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[805] = one[7]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[806] = one[7]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[807] = one[7]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[808] = one[7]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[809] = one[7]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[810] = one[7]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[811] = one[7]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[840] = \ADC_DelSig_1:Net_250\[876]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[843] = zero[6]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[844] = zero[6]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[878] = zero[6]
Removing Lhs of wire \ADC_DelSig_1:soc\[880] = one[7]
Removing Lhs of wire \Control_Start:clk\[883] = zero[6]
Removing Lhs of wire \Control_Start:rst\[884] = zero[6]
Removing Lhs of wire \PGA_1:Net_37\[912] = zero[6]
Removing Lhs of wire \PGA_1:Net_40\[913] = zero[6]
Removing Lhs of wire \PGA_1:Net_38\[914] = zero[6]
Removing Lhs of wire \PGA_1:Net_39\[915] = zero[6]
Removing Rhs of wire Net_706[923] = \UART_1:BUART:rx_interrupt_out\[952]
Removing Lhs of wire \UART_1:Net_61\[924] = \UART_1:Net_9\[921]
Removing Lhs of wire Net_533[937] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[938] = zero[6]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[939] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[940] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[941] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[942] = \UART_1:BUART:control_7\[928]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[943] = \UART_1:BUART:control_6\[929]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[944] = \UART_1:BUART:control_5\[930]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[945] = zero[6]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[956] = \UART_1:BUART:tx_bitclk_dp\[992]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[1002] = \UART_1:BUART:tx_counter_dp\[993]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1003] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1004] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1005] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1007] = \UART_1:BUART:tx_fifo_empty\[970]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1009] = \UART_1:BUART:tx_fifo_notfull\[969]
Removing Lhs of wire \UART_1:BUART:rx_postpoll\[1023] = Net_704[1072]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[1075] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[1076] = \UART_1:BUART:rx_parity_error_status\[1077]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[1078] = \UART_1:BUART:rx_stop_bit_error\[1079]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_3\[1089] = \UART_1:BUART:sRX:MODULE_3:g2:a0:lta_0\[1138]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[1093] = \UART_1:BUART:sRX:MODULE_4:g1:a0:xneq\[1160]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_6\[1094] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_5\[1095] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_4\[1096] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_3\[1097] = \UART_1:BUART:sRX:MODIN3_6\[1098]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN3_6\[1098] = \UART_1:BUART:rx_count_6\[1064]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_2\[1099] = \UART_1:BUART:sRX:MODIN3_5\[1100]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN3_5\[1100] = \UART_1:BUART:rx_count_5\[1065]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_1\[1101] = \UART_1:BUART:sRX:MODIN3_4\[1102]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN3_4\[1102] = \UART_1:BUART:rx_count_4\[1066]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_0\[1103] = \UART_1:BUART:sRX:MODIN3_3\[1104]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN3_3\[1104] = \UART_1:BUART:rx_count_3\[1067]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_6\[1105] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_5\[1106] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_4\[1107] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_3\[1108] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_2\[1109] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_1\[1110] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_0\[1111] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_6\[1112] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_5\[1113] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_4\[1114] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_3\[1115] = \UART_1:BUART:rx_count_6\[1064]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_2\[1116] = \UART_1:BUART:rx_count_5\[1065]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_1\[1117] = \UART_1:BUART:rx_count_4\[1066]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_0\[1118] = \UART_1:BUART:rx_count_3\[1067]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_6\[1119] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_5\[1120] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_4\[1121] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_3\[1122] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_2\[1123] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_1\[1124] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_0\[1125] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:newa_0\[1140] = Net_704[1072]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:newb_0\[1141] = \UART_1:BUART:rx_parity_bit\[1092]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:dataa_0\[1142] = Net_704[1072]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:datab_0\[1143] = \UART_1:BUART:rx_parity_bit\[1092]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[1144] = Net_704[1072]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[1145] = \UART_1:BUART:rx_parity_bit\[1092]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[1147] = one[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[1148] = \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1146]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[1149] = \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1146]
Removing Lhs of wire tmpOE__UART_OUT_net_0[1171] = one[7]
Removing Lhs of wire tmpOE__Curr_A_net_0[1177] = one[7]
Removing Lhs of wire tmpOE__UART_IN_net_0[1183] = one[7]
Removing Lhs of wire tmpOE__PWM_3L_net_0[1188] = tmpOE__PWM_3H_net_0[1]
Removing Lhs of wire tmpOE__PWM_4H_net_0[1194] = tmpOE__PWM_3H_net_0[1]
Removing Lhs of wire tmpOE__PWM_4L_net_0[1200] = tmpOE__PWM_3H_net_0[1]
Removing Lhs of wire tmpOE__Pot_net_0[1207] = one[7]
Removing Lhs of wire tmpOE__Switch1_net_0[1213] = one[7]
Removing Lhs of wire tmpOE__Switch2_net_0[1219] = one[7]
Removing Lhs of wire \PWM_A:PWMUDB:prevCapture\\D\[1225] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:trig_last\\D\[1226] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:prevCompare1\\D\[1232] = \PWM_A:PWMUDB:cmp1\[143]
Removing Lhs of wire \PWM_A:PWMUDB:cmp1_status_reg\\D\[1233] = \PWM_A:PWMUDB:cmp1_status\[144]
Removing Lhs of wire \PWM_A:PWMUDB:cmp2_status_reg\\D\[1234] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:pwm_i_reg\\D\[1236] = \PWM_A:PWMUDB:pwm_i\[195]
Removing Lhs of wire \PWM_A:PWMUDB:pwm1_i_reg\\D\[1237] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:pwm2_i_reg\\D\[1238] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:tc_i_reg\\D\[1239] = \PWM_A:PWMUDB:status_2\[138]
Removing Lhs of wire \PWM_B:PWMUDB:prevCapture\\D\[1241] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:trig_last\\D\[1242] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:prevCompare1\\D\[1248] = \PWM_B:PWMUDB:cmp1\[476]
Removing Lhs of wire \PWM_B:PWMUDB:cmp1_status_reg\\D\[1249] = \PWM_B:PWMUDB:cmp1_status\[477]
Removing Lhs of wire \PWM_B:PWMUDB:cmp2_status_reg\\D\[1250] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:pwm_i_reg\\D\[1252] = \PWM_B:PWMUDB:pwm_i\[528]
Removing Lhs of wire \PWM_B:PWMUDB:pwm1_i_reg\\D\[1253] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:pwm2_i_reg\\D\[1254] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:tc_i_reg\\D\[1255] = \PWM_B:PWMUDB:status_2\[471]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1256] = zero[6]
Removing Lhs of wire Net_702D[1261] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1271] = \UART_1:BUART:rx_bitclk_pre\[1058]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1278] = \UART_1:BUART:rx_parity_error_pre\[1087]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1279] = zero[6]

------------------------------------------------------
Aliased 0 equations, 304 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:sc_kill\' (cost = 3):
\PWM_A:PWMUDB:sc_kill\ <= ((not \PWM_A:PWMUDB:sc_kill_tmp\ and not Net_257));

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:cmp1\' (cost = 2):
\PWM_A:PWMUDB:cmp1\ <= ((not \PWM_A:PWMUDB:sc_kill_tmp\ and not Net_257 and \PWM_A:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_A:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_A:PWMUDB:dith_count_1\ and \PWM_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:sc_kill\' (cost = 3):
\PWM_B:PWMUDB:sc_kill\ <= ((not \PWM_B:PWMUDB:sc_kill_tmp\ and not Net_507));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:cmp1\' (cost = 2):
\PWM_B:PWMUDB:cmp1\ <= ((not \PWM_B:PWMUDB:sc_kill_tmp\ and not Net_507 and \PWM_B:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_B:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 80):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_704 and not \UART_1:BUART:rx_parity_bit\)
	OR (Net_704 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not Net_704 and not \UART_1:BUART:rx_parity_bit\)
	OR (Net_704 and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_A:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_A:PWMUDB:dith_count_0\ and \PWM_A:PWMUDB:dith_count_1\)
	OR (not \PWM_A:PWMUDB:dith_count_1\ and \PWM_A:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_B:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_B:PWMUDB:dith_count_0\ and \PWM_B:PWMUDB:dith_count_1\)
	OR (not \PWM_B:PWMUDB:dith_count_1\ and \PWM_B:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 69 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_A:PWMUDB:final_capture\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_B:PWMUDB:final_capture\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Removing Lhs of wire \PWM_A:PWMUDB:final_capture\[161] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[374] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[384] = zero[6]
Removing Lhs of wire \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[394] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:final_capture\[494] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[707] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[717] = zero[6]
Removing Lhs of wire \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[727] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[1022] = \UART_1:BUART:rx_bitclk\[1070]
Removing Lhs of wire \PWM_A:PWMUDB:runmode_enable\\D\[1227] = \PWM_A:PWMUDB:control_7\[82]
Removing Lhs of wire \PWM_B:PWMUDB:runmode_enable\\D\[1243] = \PWM_B:PWMUDB:control_7\[415]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1263] = \UART_1:BUART:tx_ctrl_mark_last\[1013]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1274] = zero[6]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_704)
	OR (not Net_704 and \UART_1:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya "-.fftprj=E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\StepperM.cyprj" -dcpsoc3 StepperM.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.334ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Monday, 22 May 2017 14:27:26
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\StepperM.cyprj -d CY8C3866AXI-040 StepperM.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_A:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_B:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_A:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_A:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_A:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_A:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_A:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_B:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_702 from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clock_pwm'. Fanout=2, Signal=Net_188
    Digital Clock 1: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'clock_pulse_1'. Fanout=1, Signal=Net_606
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_A:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clock_pwm was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock_pwm, EnableOut: Constant 1
    UDB Clk/Enable \PWM_B:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clock_pwm was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock_pwm, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(0)\, \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=16)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM_3H(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_3H(0)__PA ,
            oe => tmpOE__PWM_3H_net_0 ,
            input => Net_66 ,
            pad => PWM_3H(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_2L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_2L(0)__PA ,
            oe => tmpOE__PWM_3H_net_0 ,
            input => Net_61 ,
            pad => PWM_2L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_2H(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_2H(0)__PA ,
            oe => tmpOE__PWM_3H_net_0 ,
            input => Net_56 ,
            pad => PWM_2H(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_1L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_1L(0)__PA ,
            oe => tmpOE__PWM_3H_net_0 ,
            input => Net_51 ,
            pad => PWM_1L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Curr_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Curr_B(0)__PA ,
            analog_term => Net_666 ,
            pad => Curr_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_1H(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_1H(0)__PA ,
            oe => tmpOE__PWM_3H_net_0 ,
            input => Net_568 ,
            pad => PWM_1H(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );

    Pin : Name = UART_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_OUT(0)__PA ,
            input => Net_700 ,
            pad => UART_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Curr_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Curr_A(0)__PA ,
            analog_term => Net_697 ,
            pad => Curr_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_IN(0)__PA ,
            fb => Net_704 ,
            pad => UART_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_3L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_3L(0)__PA ,
            oe => tmpOE__PWM_3H_net_0 ,
            input => Net_71 ,
            pad => PWM_3L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_4H(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_4H(0)__PA ,
            oe => tmpOE__PWM_3H_net_0 ,
            input => Net_76 ,
            pad => PWM_4H(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_4L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_4L(0)__PA ,
            oe => tmpOE__PWM_3H_net_0 ,
            input => Net_81 ,
            pad => PWM_4L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pot(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pot(0)__PA ,
            analog_term => Net_681 ,
            pad => Pot(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Switch1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Switch1(0)__PA ,
            pad => Switch1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Switch2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Switch2(0)__PA ,
            pad => Switch2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART_1:BUART:rx_load_fifo_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:control_7\ * !\UART_1:BUART:control_5\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:control_6\ * \UART_1:BUART:control_5\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo_split\ (fanout=1)

    MacroCell: Name=Net_81, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * !Net_154
            + Net_61 * Net_154
        );
        Output = Net_81 (fanout=1)

    MacroCell: Name=Net_76, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * Net_154 * Net_130
            + Net_61 * !Net_154 * Net_130
        );
        Output = Net_76 (fanout=1)

    MacroCell: Name=Net_71, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * Net_154
            + Net_61 * !Net_154
        );
        Output = Net_71 (fanout=1)

    MacroCell: Name=Net_66, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * !Net_154 * Net_130
            + Net_61 * Net_154 * Net_130
        );
        Output = Net_66 (fanout=1)

    MacroCell: Name=Net_56, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_61 * Net_128
        );
        Output = Net_56 (fanout=1)

    MacroCell: Name=Net_51, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_61
        );
        Output = Net_51 (fanout=1)

    MacroCell: Name=Net_568, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_61 * Net_128
        );
        Output = Net_568 (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * \PWM_A:PWMUDB:tc_i\
        );
        Output = \PWM_A:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:tc_i\
        );
        Output = \PWM_B:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_700, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_700 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\
            + !\UART_1:BUART:rx_markspace_status\
        );
        Output = \UART_1:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\
            + !\UART_1:BUART:rx_addr_match_status\
        );
        Output = \UART_1:BUART:rx_status_6\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\PWM_A:PWMUDB:min_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_A:PWMUDB:min_kill_reg\ * !Net_257
        );
        Output = \PWM_A:PWMUDB:min_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:control_7\
        );
        Output = \PWM_A:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_A:PWMUDB:sc_kill_tmp\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_A:PWMUDB:sc_kill_tmp\ * !\PWM_A:PWMUDB:tc_i\
            + !\PWM_A:PWMUDB:tc_i\ * Net_257
        );
        Output = \PWM_A:PWMUDB:sc_kill_tmp\ (fanout=5)

    MacroCell: Name=\PWM_A:PWMUDB:ltch_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_257 * !\PWM_A:PWMUDB:ltch_kill_reg\
        );
        Output = \PWM_A:PWMUDB:ltch_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_A:PWMUDB:sc_kill_tmp\ * !Net_257 * 
              \PWM_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_A:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_A:PWMUDB:sc_kill_tmp\ * !Net_257 * 
              !\PWM_A:PWMUDB:prevCompare1\ * \PWM_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_A:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_markspace_pre_split\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_markspace_pre\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_markspace_pre\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_markspace_pre\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
        );
        Output = \UART_1:BUART:rx_markspace_pre_split\ (fanout=1)

    MacroCell: Name=\PWM_A:PWMUDB:status_5\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_A:PWMUDB:sc_kill_tmp\ * !Net_257
        );
        Output = \PWM_A:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=Net_128, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * !\PWM_A:PWMUDB:sc_kill_tmp\ * 
              !Net_257 * \PWM_A:PWMUDB:cmp1_less\
        );
        Output = Net_128 (fanout=2)

    MacroCell: Name=\PWM_B:PWMUDB:min_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_B:PWMUDB:min_kill_reg\ * !Net_507
        );
        Output = \PWM_B:PWMUDB:min_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:control_7\
        );
        Output = \PWM_B:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_B:PWMUDB:sc_kill_tmp\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_B:PWMUDB:sc_kill_tmp\ * !\PWM_B:PWMUDB:tc_i\
            + !\PWM_B:PWMUDB:tc_i\ * Net_507
        );
        Output = \PWM_B:PWMUDB:sc_kill_tmp\ (fanout=5)

    MacroCell: Name=\PWM_B:PWMUDB:ltch_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_507 * !\PWM_B:PWMUDB:ltch_kill_reg\
        );
        Output = \PWM_B:PWMUDB:ltch_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:sc_kill_tmp\ * !Net_507 * 
              \PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:sc_kill_tmp\ * !Net_507 * 
              !\PWM_B:PWMUDB:prevCompare1\ * \PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_state_2_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_address_detected\ * !Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_state_2_split_1\ (fanout=1)

    MacroCell: Name=\PWM_B:PWMUDB:status_5\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_B:PWMUDB:sc_kill_tmp\ * !Net_507
        );
        Output = \PWM_B:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=Net_130, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * !\PWM_B:PWMUDB:sc_kill_tmp\ * 
              !Net_507 * \PWM_B:PWMUDB:cmp1_less\
        );
        Output = Net_130 (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_1:BUART:control_7\ * !\UART_1:BUART:control_5\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + \UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:control_6\ * \UART_1:BUART:control_5\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=16)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=16)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_address_detected\ * 
              !Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + \UART_1:BUART:rx_load_fifo_split\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
            + \UART_1:BUART:rx_state_3_split\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=15)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_2_split\ * 
              !\UART_1:BUART:rx_state_2_split_1\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=15)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=13)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_markspace_status\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\
        );
        Output = \UART_1:BUART:rx_markspace_status\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_state_3_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_addressmatch1\ * 
              !\UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              Net_704_SYNCOUT
            + !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\ * 
              !Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_3_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_704_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_addr_match_status\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_addr_match_status\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:rx_markspace_pre_split\
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=3)

    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_addressmatch1\ * 
              !\UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_address_detected\ * 
              Net_704_SYNCOUT
            + !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * Net_704_SYNCOUT
            + !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_addressmatch1\ * 
              !\UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_address_detected\ * 
              Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * Net_704_SYNCOUT
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_704_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_A:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_188 ,
            cs_addr_2 => \PWM_A:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_A:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_A:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_A:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_A:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_B:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_188 ,
            cs_addr_2 => \PWM_B:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_B:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_B:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_B:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_B:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => Net_704_SYNCOUT ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            ce0_comb => \UART_1:BUART:rx_addressmatch1\ ,
            ce1_comb => \UART_1:BUART:rx_addressmatch2\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_A:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_188 ,
            status_5 => \PWM_A:PWMUDB:status_5\ ,
            status_3 => \PWM_A:PWMUDB:status_3\ ,
            status_2 => \PWM_A:PWMUDB:status_2\ ,
            status_0 => \PWM_A:PWMUDB:status_0\ ,
            interrupt => Net_649 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_B:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_188 ,
            status_5 => \PWM_B:PWMUDB:status_5\ ,
            status_3 => \PWM_B:PWMUDB:status_3\ ,
            status_2 => \PWM_B:PWMUDB:status_2\ ,
            status_0 => \PWM_B:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_6 => \UART_1:BUART:rx_status_6\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            status_0 => \UART_1:BUART:rx_status_0\ ,
            interrupt => Net_706 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =UART_IN(0)_SYNC
        PORT MAP (
            in => Net_704 ,
            out => Net_704_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => Net_61 ,
            control_0 => Net_154 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_A:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_188 ,
            control_7 => \PWM_A:PWMUDB:control_7\ ,
            control_6 => \PWM_A:PWMUDB:control_6\ ,
            control_5 => \PWM_A:PWMUDB:control_5\ ,
            control_4 => \PWM_A:PWMUDB:control_4\ ,
            control_3 => \PWM_A:PWMUDB:control_3\ ,
            control_2 => \PWM_A:PWMUDB:control_2\ ,
            control_1 => \PWM_A:PWMUDB:control_1\ ,
            control_0 => \PWM_A:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_B:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_188 ,
            control_7 => \PWM_B:PWMUDB:control_7\ ,
            control_6 => \PWM_B:PWMUDB:control_6\ ,
            control_5 => \PWM_B:PWMUDB:control_5\ ,
            control_4 => \PWM_B:PWMUDB:control_4\ ,
            control_3 => \PWM_B:PWMUDB:control_3\ ,
            control_2 => \PWM_B:PWMUDB:control_2\ ,
            control_1 => \PWM_B:PWMUDB:control_1\ ,
            control_0 => \PWM_B:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Start:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Start:control_7\ ,
            control_6 => \Control_Start:control_6\ ,
            control_5 => \Control_Start:control_5\ ,
            control_4 => \Control_Start:control_4\ ,
            control_3 => \Control_Start:control_3\ ,
            control_2 => \Control_Start:control_2\ ,
            control_1 => \Control_Start:control_1\ ,
            control_0 => tmpOE__PWM_3H_net_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\UART_1:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            control_7 => \UART_1:BUART:control_7\ ,
            control_6 => \UART_1:BUART:control_6\ ,
            control_5 => \UART_1:BUART:control_5\ ,
            control_4 => \UART_1:BUART:control_4\ ,
            control_3 => \UART_1:BUART:control_3\ ,
            control_2 => \UART_1:BUART:control_2\ ,
            control_1 => \UART_1:BUART:control_1\ ,
            control_0 => \UART_1:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_605 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_706 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_pwm
        PORT MAP (
            interrupt => Net_649 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   25 :   47 :   72 : 34.72 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   58 :  134 :  192 : 30.21 %
  Unique P-terms              :  108 :  276 :  384 : 28.13 %
  Total P-terms               :  121 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.150ms
Tech Mapping phase: Elapsed time ==> 0s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Curr_A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Curr_B(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : PWM_1H(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : PWM_1L(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : PWM_2H(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : PWM_2L(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : PWM_3H(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : PWM_3L(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : PWM_4H(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : PWM_4L(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pot(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Switch1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Switch2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : UART_IN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : UART_OUT(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Comparator[3]@[FFB(Comparator,3)] : \Comp_A:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Comp_B:ctComp\
SC[0]@[FFB(SC,0)] : \PGA_1:SC\
SC[1]@[FFB(SC,1)] : \PGA_2:SC\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_IrefA:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_IrefB:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 59% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Curr_A(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Curr_B(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : PWM_1H(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : PWM_1L(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : PWM_2H(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : PWM_2L(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : PWM_3H(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : PWM_3L(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : PWM_4H(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : PWM_4L(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pot(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Switch1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Switch2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : UART_IN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : UART_OUT(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Comparator[3]@[FFB(Comparator,3)] : \Comp_A:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_B:ctComp\
SC[3]@[FFB(SC,3)] : \PGA_1:SC\
SC[1]@[FFB(SC,1)] : \PGA_2:SC\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_IrefA:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_IrefB:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.696ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_666" overuses wire "AGR[4]"
Net "Net_373" overuses wire "AGR[4]"
Analog Routing phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: Net_697 {
    sc_3_vin
    agr6_x_sc_3_vin
    agr6
    agr6_x_p3_6
    p3_6
  }
  Net: Net_666 {
    sc_1_vin
    agr4_x_sc_1_vin
    agr4
    agr4_x_p3_4
    p3_4
  }
  Net: Net_681 {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: Net_373 {
    sc_3_vout
    agr2_x_sc_3_vout
    agr2
    agr2_x_comp_3_vplus
    comp_3_vplus
  }
  Net: Net_517 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_comp_3_vminus
    comp_3_vminus
  }
  Net: Net_267 {
    sc_1_vout
    agr7_x_sc_1_vout
    agr7
    agl7_x_agr7
    agl7
    agl7_x_comp_2_vplus
    comp_2_vplus
  }
  Net: Net_265 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_comp_2_vminus
    comp_2_vminus
  }
  Net: \PGA_1:Net_17\ {
  }
  Net: \PGA_2:Net_17\ {
  }
  Net: \VDAC8_IrefA:Net_77\ {
  }
  Net: \VDAC8_IrefB:Net_77\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  sc_3_vin                                         -> Net_697
  agr6_x_sc_3_vin                                  -> Net_697
  agr6                                             -> Net_697
  agr6_x_p3_6                                      -> Net_697
  p3_6                                             -> Net_697
  sc_1_vin                                         -> Net_666
  agr4_x_sc_1_vin                                  -> Net_666
  agr4                                             -> Net_666
  agr4_x_p3_4                                      -> Net_666
  p3_4                                             -> Net_666
  dsm_0_vplus                                      -> Net_681
  agl4_x_dsm_0_vplus                               -> Net_681
  agl4                                             -> Net_681
  agl4_x_p0_0                                      -> Net_681
  p0_0                                             -> Net_681
  sc_3_vout                                        -> Net_373
  agr2_x_sc_3_vout                                 -> Net_373
  agr2                                             -> Net_373
  agr2_x_comp_3_vplus                              -> Net_373
  comp_3_vplus                                     -> Net_373
  vidac_3_vout                                     -> Net_517
  agr5_x_vidac_3_vout                              -> Net_517
  agr5                                             -> Net_517
  agr5_x_comp_3_vminus                             -> Net_517
  comp_3_vminus                                    -> Net_517
  sc_1_vout                                        -> Net_267
  agr7_x_sc_1_vout                                 -> Net_267
  agr7                                             -> Net_267
  agl7_x_agr7                                      -> Net_267
  agl7                                             -> Net_267
  agl7_x_comp_2_vplus                              -> Net_267
  comp_2_vplus                                     -> Net_267
  vidac_2_vout                                     -> Net_265
  agl5_x_vidac_2_vout                              -> Net_265
  agl5                                             -> Net_265
  agl5_x_comp_2_vminus                             -> Net_265
  comp_2_vminus                                    -> Net_265
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.346ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.91
                   Pterms :            5.00
               Macrocells :            2.52
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.091ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      11.08 :       4.83
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_addr_match_status\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_addr_match_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\
            + !\UART_1:BUART:rx_addr_match_status\
        );
        Output = \UART_1:BUART:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:rx_markspace_pre_split\
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_markspace_status\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\
        );
        Output = \UART_1:BUART:rx_markspace_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\
            + !\UART_1:BUART:rx_markspace_status\
        );
        Output = \UART_1:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_704_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_6 => \UART_1:BUART:rx_status_6\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        status_0 => \UART_1:BUART:rx_status_0\ ,
        interrupt => Net_706 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_B:PWMUDB:sc_kill_tmp\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_B:PWMUDB:sc_kill_tmp\ * !\PWM_B:PWMUDB:tc_i\
            + !\PWM_B:PWMUDB:tc_i\ * Net_507
        );
        Output = \PWM_B:PWMUDB:sc_kill_tmp\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_130, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * !\PWM_B:PWMUDB:sc_kill_tmp\ * 
              !Net_507 * \PWM_B:PWMUDB:cmp1_less\
        );
        Output = Net_130 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_B:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:control_7\
        );
        Output = \PWM_B:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_B:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_B:PWMUDB:runmode_enable\ * \PWM_B:PWMUDB:tc_i\
        );
        Output = \PWM_B:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_markspace_pre_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_markspace_pre\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_markspace_pre\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_6\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_markspace_pre\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_markspace_pre\ * !Net_704_SYNCOUT
        );
        Output = \UART_1:BUART:rx_markspace_pre_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_B:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_188 ,
        cs_addr_2 => \PWM_B:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_B:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_B:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_B:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_B:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_B:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_188 ,
        control_7 => \PWM_B:PWMUDB:control_7\ ,
        control_6 => \PWM_B:PWMUDB:control_6\ ,
        control_5 => \PWM_B:PWMUDB:control_5\ ,
        control_4 => \PWM_B:PWMUDB:control_4\ ,
        control_3 => \PWM_B:PWMUDB:control_3\ ,
        control_2 => \PWM_B:PWMUDB:control_2\ ,
        control_1 => \PWM_B:PWMUDB:control_1\ ,
        control_0 => \PWM_B:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_51, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_61
        );
        Output = Net_51 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => Net_704_SYNCOUT ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        ce0_comb => \UART_1:BUART:rx_addressmatch1\ ,
        ce1_comb => \UART_1:BUART:rx_addressmatch2\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART_1:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        control_7 => \UART_1:BUART:control_7\ ,
        control_6 => \UART_1:BUART:control_6\ ,
        control_5 => \UART_1:BUART:control_5\ ,
        control_4 => \UART_1:BUART:control_4\ ,
        control_3 => \UART_1:BUART:control_3\ ,
        control_2 => \UART_1:BUART:control_2\ ,
        control_1 => \UART_1:BUART:control_1\ ,
        control_0 => \UART_1:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_B:PWMUDB:ltch_kill_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_507 * !\PWM_B:PWMUDB:ltch_kill_reg\
        );
        Output = \PWM_B:PWMUDB:ltch_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_A:PWMUDB:ltch_kill_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_257 * !\PWM_A:PWMUDB:ltch_kill_reg\
        );
        Output = \PWM_A:PWMUDB:ltch_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_B:PWMUDB:min_kill_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_B:PWMUDB:min_kill_reg\ * !Net_507
        );
        Output = \PWM_B:PWMUDB:min_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_A:PWMUDB:min_kill_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_A:PWMUDB:min_kill_reg\ * !Net_257
        );
        Output = \PWM_A:PWMUDB:min_kill_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_B:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:sc_kill_tmp\ * !Net_507 * 
              !\PWM_B:PWMUDB:prevCompare1\ * \PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_B:PWMUDB:status_5\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_B:PWMUDB:sc_kill_tmp\ * !Net_507
        );
        Output = \PWM_B:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_B:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_B:PWMUDB:sc_kill_tmp\ * !Net_507 * 
              \PWM_B:PWMUDB:cmp1_less\
        );
        Output = \PWM_B:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_B:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_188 ,
        status_5 => \PWM_B:PWMUDB:status_5\ ,
        status_3 => \PWM_B:PWMUDB:status_3\ ,
        status_2 => \PWM_B:PWMUDB:status_2\ ,
        status_0 => \PWM_B:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_700, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_700 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_56, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_61 * Net_128
        );
        Output = Net_56 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_568, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_61 * Net_128
        );
        Output = Net_568 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Start:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Start:control_7\ ,
        control_6 => \Control_Start:control_6\ ,
        control_5 => \Control_Start:control_5\ ,
        control_4 => \Control_Start:control_4\ ,
        control_3 => \Control_Start:control_3\ ,
        control_2 => \Control_Start:control_2\ ,
        control_1 => \Control_Start:control_1\ ,
        control_0 => tmpOE__PWM_3H_net_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_addressmatch1\ * 
              !\UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_address_detected\ * 
              Net_704_SYNCOUT
            + !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * Net_704_SYNCOUT
            + !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_addressmatch1\ * 
              !\UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_address_detected\ * 
              Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * Net_704_SYNCOUT
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =UART_IN(0)_SYNC
    PORT MAP (
        in => Net_704 ,
        out => Net_704_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_3_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_addressmatch1\ * 
              !\UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              Net_704_SYNCOUT
            + !\UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\ * 
              !Net_704_SYNCOUT
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:control_7\ * !\UART_1:BUART:control_6\ * 
              !\UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_3_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_1:BUART:control_7\ * !\UART_1:BUART:control_5\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + \UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:control_6\ * \UART_1:BUART:control_5\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
            + \UART_1:BUART:rx_state_3_split\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_2_split\ * 
              !\UART_1:BUART:rx_state_2_split_1\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_704_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2_split_1\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_address_detected\ * !Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_state_2_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch1\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_address_detected\ * 
              !Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + \UART_1:BUART:rx_load_fifo_split\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:control_7\ * !\UART_1:BUART:control_5\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_7\ * \UART_1:BUART:control_6\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:control_6\ * \UART_1:BUART:control_5\ * 
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + \UART_1:BUART:control_5\ * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              \UART_1:BUART:rx_addressmatch2\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * Net_704_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=3, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_66, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * !Net_154 * Net_130
            + Net_61 * Net_154 * Net_130
        );
        Output = Net_66 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_81, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * !Net_154
            + Net_61 * Net_154
        );
        Output = Net_81 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_76, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * Net_154 * Net_130
            + Net_61 * !Net_154 * Net_130
        );
        Output = Net_76 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_71, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * Net_154
            + Net_61 * !Net_154
        );
        Output = Net_71 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => Net_61 ,
        control_0 => Net_154 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_A:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_A:PWMUDB:sc_kill_tmp\ * !Net_257 * 
              !\PWM_A:PWMUDB:prevCompare1\ * \PWM_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_A:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_A:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_A:PWMUDB:sc_kill_tmp\ * !Net_257 * 
              \PWM_A:PWMUDB:cmp1_less\
        );
        Output = \PWM_A:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_128, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * !\PWM_A:PWMUDB:sc_kill_tmp\ * 
              !Net_257 * \PWM_A:PWMUDB:cmp1_less\
        );
        Output = Net_128 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_A:PWMUDB:sc_kill_tmp\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_A:PWMUDB:sc_kill_tmp\ * !\PWM_A:PWMUDB:tc_i\
            + !\PWM_A:PWMUDB:tc_i\ * Net_257
        );
        Output = \PWM_A:PWMUDB:sc_kill_tmp\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_A:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:runmode_enable\ * \PWM_A:PWMUDB:tc_i\
        );
        Output = \PWM_A:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_A:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_A:PWMUDB:control_7\
        );
        Output = \PWM_A:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_A:PWMUDB:status_5\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_A:PWMUDB:sc_kill_tmp\ * !Net_257
        );
        Output = \PWM_A:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_A:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_188 ,
        cs_addr_2 => \PWM_A:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_A:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_A:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_A:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_A:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_A:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_188 ,
        status_5 => \PWM_A:PWMUDB:status_5\ ,
        status_3 => \PWM_A:PWMUDB:status_3\ ,
        status_2 => \PWM_A:PWMUDB:status_2\ ,
        status_0 => \PWM_A:PWMUDB:status_0\ ,
        interrupt => Net_649 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_A:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_188 ,
        control_7 => \PWM_A:PWMUDB:control_7\ ,
        control_6 => \PWM_A:PWMUDB:control_6\ ,
        control_5 => \PWM_A:PWMUDB:control_5\ ,
        control_4 => \PWM_A:PWMUDB:control_4\ ,
        control_3 => \PWM_A:PWMUDB:control_3\ ,
        control_2 => \PWM_A:PWMUDB:control_2\ ,
        control_1 => \PWM_A:PWMUDB:control_1\ ,
        control_0 => \PWM_A:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_706 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_pwm
        PORT MAP (
            interrupt => Net_649 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_605 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pot(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pot(0)__PA ,
        analog_term => Net_681 ,
        pad => Pot(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Switch1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Switch1(0)__PA ,
        pad => Switch1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Switch2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Switch2(0)__PA ,
        pad => Switch2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = UART_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_IN(0)__PA ,
        fb => Net_704 ,
        pad => UART_IN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = UART_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_OUT(0)__PA ,
        input => Net_700 ,
        pad => UART_OUT(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = Curr_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Curr_B(0)__PA ,
        analog_term => Net_666 ,
        pad => Curr_B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Curr_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Curr_A(0)__PA ,
        analog_term => Net_697 ,
        pad => Curr_A(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_4H(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_4H(0)__PA ,
        oe => tmpOE__PWM_3H_net_0 ,
        input => Net_76 ,
        pad => PWM_4H(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWM_4L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_4L(0)__PA ,
        oe => tmpOE__PWM_3H_net_0 ,
        input => Net_81 ,
        pad => PWM_4L(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWM_2L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_2L(0)__PA ,
        oe => tmpOE__PWM_3H_net_0 ,
        input => Net_61 ,
        pad => PWM_2L(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM_1L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_1L(0)__PA ,
        oe => tmpOE__PWM_3H_net_0 ,
        input => Net_51 ,
        pad => PWM_1L(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM_1H(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_1H(0)__PA ,
        oe => tmpOE__PWM_3H_net_0 ,
        input => Net_568 ,
        pad => PWM_1H(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_3L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_3L(0)__PA ,
        oe => tmpOE__PWM_3H_net_0 ,
        input => Net_71 ,
        pad => PWM_3L(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWM_3H(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_3H(0)__PA ,
        oe => tmpOE__PWM_3H_net_0 ,
        input => Net_66 ,
        pad => PWM_3H(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_2H(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_2H(0)__PA ,
        oe => tmpOE__PWM_3H_net_0 ,
        input => Net_56 ,
        pad => PWM_2H(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_188 ,
            dclk_0 => Net_188_local ,
            dclk_glb_1 => \ADC_DelSig_1:Net_93\ ,
            dclk_1 => \ADC_DelSig_1:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_2 => Net_606 ,
            dclk_2 => Net_606_local ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Comp_B:ctComp\
        PORT MAP (
            vplus => Net_267 ,
            vminus => Net_265 ,
            out => Net_507 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp_A:ctComp\
        PORT MAP (
            vplus => Net_373 ,
            vminus => Net_517 ,
            out => Net_257 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_681 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 9
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_684 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,1): 
    sccell: Name =\PGA_2:SC\
        PORT MAP (
            vref => \PGA_2:Net_17\ ,
            vin => Net_666 ,
            modout => \PGA_2:Net_41\ ,
            vout => Net_267 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,3): 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => \PGA_1:Net_17\ ,
            vin => Net_697 ,
            modout => \PGA_1:Net_41\ ,
            vout => Net_373 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_606 ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_605 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_IrefB:viDAC8\
        PORT MAP (
            vout => Net_265 ,
            iout => \VDAC8_IrefB:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC8_IrefA:viDAC8\
        PORT MAP (
            vout => Net_517 ,
            iout => \VDAC8_IrefA:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |           Pot(0) | Analog(Net_681)
     |   1 |     * |      NONE |      RES_PULL_UP |       Switch1(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |       Switch2(0) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |       UART_IN(0) | FB(Net_704)
     |   7 |     * |      NONE |         CMOS_OUT |      UART_OUT(0) | In(Net_700)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------
   2 |   0 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------
   3 |   4 |     * |      NONE |      HI_Z_ANALOG |        Curr_B(0) | Analog(Net_666)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        Curr_A(0) | Analog(Net_697)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |        PWM_4H(0) | In(Net_76), OE(tmpOE__PWM_3H_net_0)
     |   1 |     * |      NONE |         CMOS_OUT |        PWM_4L(0) | In(Net_81), OE(tmpOE__PWM_3H_net_0)
     |   2 |     * |      NONE |         CMOS_OUT |        PWM_2L(0) | In(Net_61), OE(tmpOE__PWM_3H_net_0)
     |   3 |     * |      NONE |         CMOS_OUT |        PWM_1L(0) | In(Net_51), OE(tmpOE__PWM_3H_net_0)
     |   4 |     * |      NONE |         CMOS_OUT |        PWM_1H(0) | In(Net_568), OE(tmpOE__PWM_3H_net_0)
     |   5 |     * |      NONE |         CMOS_OUT |        PWM_3L(0) | In(Net_71), OE(tmpOE__PWM_3H_net_0)
     |   6 |     * |      NONE |         CMOS_OUT |        PWM_3H(0) | In(Net_66), OE(tmpOE__PWM_3H_net_0)
     |   7 |     * |      NONE |         CMOS_OUT |        PWM_2H(0) | In(Net_56), OE(tmpOE__PWM_3H_net_0)
-----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 4s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: StepperM_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/clk_bus_glb" to "ClockBlock/dclk_glb_3". See the timing report for details. (File=E:\Alex\Dropbox\Projects\Ventmatika\Stepper\Stepper Control\software\Cypress\SMControl\StepperM.cydsn\StepperM_timing.html)
Timing report is in StepperM_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.797ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.318ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.006ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.008ms
API generation phase: Elapsed time ==> 8s.906ms
Dependency generation phase: Elapsed time ==> 0s.041ms
Cleanup phase: Elapsed time ==> 0s.003ms
