<Results/19_02_20_21.19.08/multi_tcp_bi_2_1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16a5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5127.77 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6101.29 --|
|-- Mem Ch  2: Reads (MB/s):  7553.49 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7561.03 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7553.49 --||-- NODE 1 Mem Read (MB/s) :  5127.77 --|
|-- NODE 0 Mem Write(MB/s) :  7561.03 --||-- NODE 1 Mem Write(MB/s) :  6101.29 --|
|-- NODE 0 P. Write (T/s):     129415 --||-- NODE 1 P. Write (T/s):      76554 --|
|-- NODE 0 Memory (MB/s):    15114.52 --||-- NODE 1 Memory (MB/s):    11229.07 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12681.26                --|
            |--                System Write Throughput(MB/s):      13662.33                --|
            |--               System Memory Throughput(MB/s):      26343.59                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17e0
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8112          36      19 M   152 M   3156      12     694 K
 1     103 M       365 K    23 M   151 M    147 M     0     413 K
-----------------------------------------------------------------------
 *     103 M       365 K    42 M   303 M    147 M    12    1107 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.80        Core1: 46.66        
Core2: 36.67        Core3: 19.86        
Core4: 34.18        Core5: 34.65        
Core6: 71.92        Core7: 20.01        
Core8: 44.87        Core9: 40.98        
Core10: 74.56        Core11: 46.82        
Core12: 50.57        Core13: 24.86        
Core14: 37.04        Core15: 32.27        
Core16: 65.27        Core17: 19.57        
Core18: 20.07        Core19: 25.88        
Core20: 22.23        Core21: 51.38        
Core22: 76.76        Core23: 17.54        
Core24: 58.59        Core25: 16.74        
Core26: 48.68        Core27: 17.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.14
Socket1: 27.76
DDR read Latency(ns)
Socket0: 179.58
Socket1: 347.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.18        Core1: 46.28        
Core2: 42.72        Core3: 21.21        
Core4: 34.20        Core5: 34.20        
Core6: 71.36        Core7: 21.17        
Core8: 43.53        Core9: 42.12        
Core10: 75.23        Core11: 19.95        
Core12: 53.04        Core13: 24.81        
Core14: 34.66        Core15: 31.84        
Core16: 65.72        Core17: 19.84        
Core18: 20.65        Core19: 23.88        
Core20: 21.98        Core21: 55.90        
Core22: 79.03        Core23: 17.65        
Core24: 56.25        Core25: 17.16        
Core26: 47.37        Core27: 23.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.89
Socket1: 30.38
DDR read Latency(ns)
Socket0: 183.41
Socket1: 331.13
irq_total: 255272.73169652
cpu_total: 26.60
cpu_0: 35.31
cpu_1: 1.66
cpu_2: 13.30
cpu_3: 34.18
cpu_4: 33.31
cpu_5: 9.24
cpu_6: 18.22
cpu_7: 29.19
cpu_8: 18.95
cpu_9: 1.46
cpu_10: 50.66
cpu_11: 1.06
cpu_12: 21.48
cpu_13: 37.63
cpu_14: 3.06
cpu_15: 1.80
cpu_16: 76.99
cpu_17: 20.08
cpu_18: 40.69
cpu_19: 4.52
cpu_20: 47.21
cpu_21: 75.86
cpu_22: 49.60
cpu_23: 34.18
cpu_24: 21.21
cpu_25: 24.34
cpu_26: 10.64
cpu_27: 28.59
enp130s0f0_tx_bytes_phy: 3319849167
enp130s0f1_tx_bytes_phy: 3325999072
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 6645848239
enp130s0f0_tx_bytes: 3314451784
enp130s0f1_tx_bytes: 3320737464
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6635189248
enp130s0f0_rx_packets_phy: 605073
enp130s0f1_rx_packets_phy: 563217
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1168290
enp130s0f0_rx_packets: 605072
enp130s0f1_rx_packets: 563224
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1168296
enp130s0f0_rx_bytes: 4800465807
enp130s0f1_rx_bytes: 4605147969
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9405613776
enp130s0f0_tx_packets: 412415
enp130s0f1_tx_packets: 410978
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 823393
enp130s0f0_rx_bytes_phy: 4831879152
enp130s0f1_rx_bytes_phy: 4634645412
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9466524564
enp130s0f0_tx_packets_phy: 470825
enp130s0f1_tx_packets_phy: 468225
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 939050


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.33        Core1: 47.49        
Core2: 38.67        Core3: 20.07        
Core4: 32.48        Core5: 30.74        
Core6: 67.79        Core7: 20.23        
Core8: 43.49        Core9: 41.13        
Core10: 74.54        Core11: 48.85        
Core12: 56.95        Core13: 24.46        
Core14: 35.54        Core15: 31.65        
Core16: 65.59        Core17: 19.31        
Core18: 19.59        Core19: 23.09        
Core20: 20.96        Core21: 39.31        
Core22: 76.39        Core23: 17.52        
Core24: 51.68        Core25: 16.52        
Core26: 45.05        Core27: 21.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.49
Socket1: 25.57
DDR read Latency(ns)
Socket0: 179.48
Socket1: 358.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.95        Core1: 45.23        
Core2: 35.68        Core3: 20.88        
Core4: 34.32        Core5: 35.94        
Core6: 68.06        Core7: 21.24        
Core8: 43.10        Core9: 42.73        
Core10: 74.63        Core11: 50.99        
Core12: 48.47        Core13: 24.55        
Core14: 34.81        Core15: 32.20        
Core16: 65.54        Core17: 20.17        
Core18: 20.25        Core19: 24.94        
Core20: 21.49        Core21: 52.38        
Core22: 78.28        Core23: 18.15        
Core24: 56.58        Core25: 16.98        
Core26: 44.68        Core27: 24.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.16
Socket1: 29.86
DDR read Latency(ns)
Socket0: 182.22
Socket1: 327.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.70        Core1: 47.03        
Core2: 34.94        Core3: 21.25        
Core4: 34.22        Core5: 34.24        
Core6: 70.78        Core7: 20.87        
Core8: 44.10        Core9: 43.69        
Core10: 75.09        Core11: 48.50        
Core12: 52.72        Core13: 24.82        
Core14: 35.93        Core15: 31.10        
Core16: 65.81        Core17: 20.22        
Core18: 20.70        Core19: 25.22        
Core20: 21.70        Core21: 53.89        
Core22: 78.88        Core23: 17.62        
Core24: 57.89        Core25: 17.06        
Core26: 40.85        Core27: 21.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.55
Socket1: 29.82
DDR read Latency(ns)
Socket0: 183.58
Socket1: 341.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.21        Core1: 47.55        
Core2: 41.94        Core3: 20.05        
Core4: 35.26        Core5: 33.30        
Core6: 52.76        Core7: 20.11        
Core8: 45.24        Core9: 39.37        
Core10: 75.50        Core11: 51.25        
Core12: 50.69        Core13: 24.89        
Core14: 33.99        Core15: 33.34        
Core16: 65.51        Core17: 19.03        
Core18: 20.47        Core19: 23.01        
Core20: 22.08        Core21: 49.53        
Core22: 78.95        Core23: 17.45        
Core24: 54.96        Core25: 16.59        
Core26: 44.88        Core27: 17.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.73
Socket1: 27.33
DDR read Latency(ns)
Socket0: 183.50
Socket1: 366.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6728
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419341938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419297126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209650916; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209650916; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209766299; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209766299; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008104440; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5298899; Consumed Joules: 323.42; Watts: 53.83; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1542721; Consumed DRAM Joules: 23.60; DRAM Watts: 3.93
S1P0; QPIClocks: 14419203986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419210698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209718304; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209718304; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209612804; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209612804; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008113097; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5015146; Consumed Joules: 306.10; Watts: 50.95; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1478697; Consumed DRAM Joules: 22.62; DRAM Watts: 3.77
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b6e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.31   0.30    0.77      24 M     32 M    0.26    0.35    0.03    0.04     4816     3385        7     67
   1    1     0.00   0.21   0.02    0.60     390 K    822 K    0.53    0.11    0.01    0.02      672        6       14     62
   2    0     0.08   0.70   0.11    0.65    3497 K   5437 K    0.36    0.32    0.00    0.01      336      102       13     65
   3    1     0.12   0.43   0.28    0.73      15 M     24 M    0.38    0.50    0.01    0.02     5208     1005       53     62
   4    0     0.07   0.29   0.26    0.71      21 M     29 M    0.26    0.38    0.03    0.04     5488     3407       11     66
   5    1     0.07   0.59   0.11    0.62    3025 K   3672 K    0.18    0.30    0.00    0.01      224       72        8     62
   6    0     0.07   0.56   0.13    0.61    5120 K   5456 K    0.06    0.22    0.01    0.01      280        9      143     66
   7    1     0.10   0.43   0.22    0.66      14 M     22 M    0.36    0.51    0.02    0.02     3192     1022       18     62
   8    0     0.10   0.60   0.17    0.63    5236 K   7250 K    0.28    0.37    0.01    0.01      336       78      137     65
   9    1     0.01   0.97   0.01    0.60     279 K    490 K    0.43    0.15    0.00    0.00       56        5       13     61
  10    0     0.06   0.10   0.56    1.10      68 M     80 M    0.15    0.17    0.12    0.14     3472     9405       22     64
  11    1     0.00   0.68   0.01    0.60     274 K    384 K    0.29    0.10    0.01    0.01       56       16        3     60
  12    0     0.11   0.57   0.19    0.65    6745 K   7692 K    0.12    0.40    0.01    0.01      336       25      348     65
  13    1     0.08   0.26   0.32    0.79      18 M     28 M    0.33    0.57    0.02    0.03      616        1      581     61
  14    0     0.02   0.41   0.05    0.72     697 K   1519 K    0.54    0.11    0.00    0.01      168       37        7     66
  15    1     0.01   0.31   0.03    0.60     388 K   1317 K    0.70    0.08    0.00    0.02      448        8       11     60
  16    0     0.08   0.09   0.95    1.20     134 M    153 M    0.12    0.14    0.16    0.19     6720       44    16952     64
  17    1     0.03   0.21   0.12    0.61      12 M     15 M    0.22    0.56    0.05    0.06     4368     1007        9     61
  18    0     0.11   0.30   0.38    0.86      17 M     28 M    0.40    0.49    0.02    0.03     4704     3600      150     65
  19    1     0.04   0.70   0.06    0.61    1399 K   1789 K    0.22    0.35    0.00    0.00      168       50        7     61
  20    0     0.16   0.34   0.49    0.99      20 M     32 M    0.36    0.46    0.01    0.02     4032     3396       10     65
  21    1     0.12   0.13   0.93    1.21      69 M     91 M    0.24    0.33    0.06    0.08     8008     1178     5200     60
  22    0     0.05   0.08   0.59    1.08      78 M     89 M    0.13    0.16    0.16    0.19     3640     7677        1     66
  23    1     0.14   0.50   0.29    0.74      11 M     22 M    0.50    0.62    0.01    0.02      448      218        4     62
  24    0     0.11   0.69   0.17    0.63    5902 K   7289 K    0.19    0.24    0.01    0.01       56       77      117     66
  25    1     0.03   0.20   0.15    0.60    9842 K     14 M    0.33    0.64    0.03    0.05     4760     1237       22     62
  26    0     0.07   0.57   0.12    0.65    2316 K   3102 K    0.25    0.37    0.00    0.00       56       44       96     66
  27    1     0.09   0.43   0.22    0.66      12 M     21 M    0.42    0.62    0.01    0.02      504      381       27     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.27   0.32    0.89     395 M    484 M    0.18    0.26    0.03    0.04    34440    31286    18014     59
 SKT    1     0.06   0.31   0.20    0.80     169 M    249 M    0.32    0.50    0.02    0.03    28728     6206     5970     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.28   0.26    0.86     564 M    733 M    0.23    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   72 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.20 %

 C1 core residency: 51.09 %; C3 core residency: 2.45 %; C6 core residency: 16.26 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 7.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.82 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       32 G     32 G   |   34%    34%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    38.66    37.63     272.96      19.74         268.11
 SKT   1    24.83    30.58     256.23      18.95         243.02
---------------------------------------------------------------------------------------------------------------
       *    63.49    68.21     529.19      38.69         261.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/19_02_20_21.19.08/multi_tcp_bi_2_1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d51
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4857.54 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  3822.84 --|
|-- Mem Ch  2: Reads (MB/s):  7883.97 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7532.78 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7883.97 --||-- NODE 1 Mem Read (MB/s) :  4857.54 --|
|-- NODE 0 Mem Write(MB/s) :  7532.78 --||-- NODE 1 Mem Write(MB/s) :  3822.84 --|
|-- NODE 0 P. Write (T/s):     137594 --||-- NODE 1 P. Write (T/s):      68984 --|
|-- NODE 0 Memory (MB/s):    15416.75 --||-- NODE 1 Memory (MB/s):     8680.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12741.51                --|
            |--                System Write Throughput(MB/s):      11355.63                --|
            |--               System Memory Throughput(MB/s):      24097.13                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e79
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      16 K       324      20 M   131 M     60       0     464 K
 1      93 M       247 K    18 M   145 M    135 M     0     445 K
-----------------------------------------------------------------------
 *      93 M       247 K    38 M   276 M    135 M     0     910 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.04        Core1: 43.46        
Core2: 90.16        Core3: 24.48        
Core4: 31.77        Core5: 28.42        
Core6: 71.49        Core7: 22.02        
Core8: 81.18        Core9: 28.14        
Core10: 75.64        Core11: 41.86        
Core12: 79.40        Core13: 44.05        
Core14: 53.44        Core15: 41.30        
Core16: 79.54        Core17: 21.84        
Core18: 25.41        Core19: 39.78        
Core20: 24.80        Core21: 37.90        
Core22: 70.57        Core23: 98.16        
Core24: 64.42        Core25: 22.09        
Core26: 53.98        Core27: 52.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.87
Socket1: 43.07
DDR read Latency(ns)
Socket0: 174.88
Socket1: 455.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.64        Core1: 44.80        
Core2: 83.81        Core3: 24.89        
Core4: 31.90        Core5: 30.25        
Core6: 70.61        Core7: 21.64        
Core8: 71.66        Core9: 28.52        
Core10: 75.39        Core11: 42.99        
Core12: 74.11        Core13: 44.38        
Core14: 51.16        Core15: 31.31        
Core16: 80.69        Core17: 21.62        
Core18: 25.07        Core19: 36.02        
Core20: 24.71        Core21: 37.55        
Core22: 70.51        Core23: 98.05        
Core24: 63.11        Core25: 21.86        
Core26: 53.68        Core27: 51.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.73
Socket1: 42.93
DDR read Latency(ns)
Socket0: 175.22
Socket1: 464.32
irq_total: 187638.952407629
cpu_total: 26.29
cpu_0: 32.11
cpu_1: 0.60
cpu_2: 10.37
cpu_3: 31.98
cpu_4: 38.76
cpu_5: 12.50
cpu_6: 2.13
cpu_7: 17.82
cpu_8: 37.50
cpu_9: 12.50
cpu_10: 59.51
cpu_11: 3.32
cpu_12: 9.24
cpu_13: 42.95
cpu_14: 18.68
cpu_15: 8.91
cpu_16: 48.80
cpu_17: 19.28
cpu_18: 35.90
cpu_19: 5.72
cpu_20: 32.91
cpu_21: 58.11
cpu_22: 55.92
cpu_23: 46.88
cpu_24: 4.85
cpu_25: 31.32
cpu_26: 9.31
cpu_27: 48.47
enp130s0f0_rx_packets: 532312
enp130s0f1_rx_packets: 492923
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1025235
enp130s0f0_tx_bytes_phy: 2984153499
enp130s0f1_tx_bytes_phy: 2985948525
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5970102024
enp130s0f0_rx_bytes: 4367533193
enp130s0f1_rx_bytes: 4047247345
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8414780538
enp130s0f0_tx_packets_phy: 407319
enp130s0f1_tx_packets_phy: 434031
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 841350
enp130s0f0_rx_packets_phy: 532303
enp130s0f1_rx_packets_phy: 492918
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1025221
enp130s0f0_tx_packets: 350573
enp130s0f1_tx_packets: 379350
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 729923
enp130s0f0_tx_bytes: 2979175481
enp130s0f1_tx_bytes: 2980873774
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5960049255
enp130s0f0_rx_bytes_phy: 4395835637
enp130s0f1_rx_bytes_phy: 4061064208
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8456899845


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.93        Core1: 41.88        
Core2: 87.81        Core3: 24.23        
Core4: 32.26        Core5: 30.80        
Core6: 60.81        Core7: 21.78        
Core8: 82.60        Core9: 28.82        
Core10: 76.13        Core11: 41.75        
Core12: 74.04        Core13: 45.99        
Core14: 53.29        Core15: 41.42        
Core16: 80.45        Core17: 21.80        
Core18: 25.47        Core19: 37.85        
Core20: 24.39        Core21: 37.34        
Core22: 70.84        Core23: 98.61        
Core24: 58.13        Core25: 22.18        
Core26: 36.38        Core27: 52.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.92
Socket1: 43.43
DDR read Latency(ns)
Socket0: 174.26
Socket1: 474.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.45        Core1: 51.05        
Core2: 95.23        Core3: 24.17        
Core4: 32.29        Core5: 30.60        
Core6: 73.94        Core7: 21.51        
Core8: 71.59        Core9: 28.19        
Core10: 75.82        Core11: 41.57        
Core12: 72.86        Core13: 44.68        
Core14: 53.66        Core15: 42.28        
Core16: 80.61        Core17: 21.52        
Core18: 25.53        Core19: 40.80        
Core20: 24.88        Core21: 36.84        
Core22: 71.60        Core23: 98.75        
Core24: 66.28        Core25: 21.58        
Core26: 53.77        Core27: 51.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.21
Socket1: 42.82
DDR read Latency(ns)
Socket0: 175.32
Socket1: 469.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.92        Core1: 49.43        
Core2: 86.40        Core3: 24.11        
Core4: 32.08        Core5: 24.85        
Core6: 81.45        Core7: 21.35        
Core8: 79.37        Core9: 28.69        
Core10: 75.44        Core11: 39.96        
Core12: 76.43        Core13: 45.63        
Core14: 53.74        Core15: 40.37        
Core16: 80.24        Core17: 21.42        
Core18: 25.20        Core19: 38.29        
Core20: 24.18        Core21: 37.43        
Core22: 70.56        Core23: 98.02        
Core24: 66.17        Core25: 21.70        
Core26: 58.16        Core27: 51.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.86
Socket1: 42.87
DDR read Latency(ns)
Socket0: 174.75
Socket1: 467.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.67        Core1: 47.69        
Core2: 82.26        Core3: 24.61        
Core4: 33.06        Core5: 30.72        
Core6: 27.73        Core7: 21.72        
Core8: 83.36        Core9: 28.07        
Core10: 76.27        Core11: 42.27        
Core12: 75.71        Core13: 46.18        
Core14: 54.74        Core15: 41.50        
Core16: 81.32        Core17: 21.87        
Core18: 25.98        Core19: 37.32        
Core20: 26.20        Core21: 37.69        
Core22: 71.21        Core23: 99.29        
Core24: 47.64        Core25: 21.89        
Core26: 49.95        Core27: 52.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.57
Socket1: 43.71
DDR read Latency(ns)
Socket0: 175.28
Socket1: 475.71
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8416
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414539334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414547598; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207282582; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207282582; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207359454; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207359454; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006146436; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5139870; Consumed Joules: 313.71; Watts: 52.23; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1572357; Consumed DRAM Joules: 24.06; DRAM Watts: 4.01
S1P0; QPIClocks: 14414511122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414515842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207375929; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207375929; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207264309; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207264309; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006138365; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5091834; Consumed Joules: 310.78; Watts: 51.75; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1327465; Consumed DRAM Joules: 20.31; DRAM Watts: 3.38
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2215
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.24   0.23    0.67      21 M     27 M    0.22    0.38    0.04    0.05     4424     3684       10     67
   1    1     0.00   0.42   0.00    0.60     229 K    366 K    0.37    0.12    0.01    0.02      392        4        8     63
   2    0     0.05   0.61   0.08    0.63    3909 K   4618 K    0.15    0.15    0.01    0.01      112      122       13     65
   3    1     0.11   0.39   0.30    0.75      21 M     27 M    0.22    0.43    0.02    0.02     4536     1657      227     62
   4    0     0.11   0.33   0.34    0.82      21 M     30 M    0.30    0.40    0.02    0.03     4256     3704       11     66
   5    1     0.09   0.62   0.14    0.65    2917 K   4122 K    0.29    0.38    0.00    0.00      224       81        9     62
   6    0     0.02   0.54   0.03    0.62     818 K   1047 K    0.22    0.15    0.01    0.01       56       16        8     65
   7    1     0.02   0.21   0.12    0.60      16 M     19 M    0.17    0.46    0.07    0.08     4144     1678       14     62
   8    0     0.19   0.66   0.28    0.75      11 M     12 M    0.11    0.21    0.01    0.01       56       92       17     65
   9    1     0.08   0.88   0.09    0.61    4265 K   6304 K    0.32    0.35    0.01    0.01      168       70       33     62
  10    0     0.04   0.05   0.73    1.20      97 M    111 M    0.12    0.13    0.26    0.30     9408       10    14083     63
  11    1     0.02   0.40   0.04    0.60    1090 K   1780 K    0.39    0.07    0.01    0.01       56       19       37     60
  12    0     0.06   0.58   0.11    0.68    3899 K   4378 K    0.11    0.26    0.01    0.01      336      101      174     64
  13    1     0.06   0.15   0.40    0.88      29 M     38 M    0.24    0.44    0.05    0.07     1904       77     1769     60
  14    0     0.10   0.79   0.12    0.61    3396 K   5719 K    0.41    0.25    0.00    0.01      280       44       41     66
  15    1     0.06   0.76   0.08    0.62    3051 K   4337 K    0.30    0.14    0.01    0.01        0       47       25     61
  16    0     0.03   0.07   0.49    0.99      70 M     80 M    0.13    0.15    0.20    0.23     3976     7039        0     65
  17    1     0.03   0.28   0.12    0.61      16 M     20 M    0.18    0.46    0.05    0.06     4424     1754       26     62
  18    0     0.07   0.26   0.28    0.73      17 M     24 M    0.28    0.49    0.02    0.03     4648     3988       41     65
  19    1     0.05   0.72   0.07    0.66    1941 K   2424 K    0.20    0.32    0.00    0.00      448       39       40     62
  20    0     0.07   0.27   0.25    0.70      16 M     24 M    0.30    0.48    0.03    0.04     6048     4290       21     65
  21    1     0.10   0.14   0.71    1.20      45 M     64 M    0.29    0.38    0.05    0.06     4424     1779      243     61
  22    0     0.12   0.18   0.70    1.20      61 M     74 M    0.18    0.25    0.05    0.06     2912     9430      151     66
  23    1     0.04   0.09   0.48    1.00      48 M     55 M    0.13    0.21    0.11    0.13     3976       20     3723     62
  24    0     0.03   0.48   0.05    0.61    1428 K   1953 K    0.27    0.09    0.01    0.01        0       23       16     66
  25    1     0.08   0.37   0.21    0.63      17 M     24 M    0.29    0.49    0.02    0.03     5376     2099      144     61
  26    0     0.05   0.57   0.09    0.63    1999 K   2441 K    0.18    0.31    0.00    0.00      112       76       79     65
  27    1     0.08   0.16   0.49    0.98      37 M     48 M    0.24    0.30    0.05    0.06      504        5      369     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.26   0.27    0.87     333 M    405 M    0.18    0.27    0.03    0.04    36624    32619    14665     58
 SKT    1     0.06   0.25   0.23    0.85     246 M    319 M    0.23    0.37    0.03    0.04    30576     9329     6667     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.26   0.25    0.86     579 M    725 M    0.20    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.12 %

 C1 core residency: 51.14 %; C3 core residency: 4.63 %; C6 core residency: 15.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.63 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.65    37.72     262.68      19.99         287.08
 SKT   1    24.20    19.07     260.61      16.98         264.44
---------------------------------------------------------------------------------------------------------------
       *    63.85    56.79     523.29      36.96         277.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/19_02_20_21.19.08/multi_tcp_bi_2_1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23f7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7063.90 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7146.55 --|
|-- Mem Ch  2: Reads (MB/s):  8298.45 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6565.59 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8298.45 --||-- NODE 1 Mem Read (MB/s) :  7063.90 --|
|-- NODE 0 Mem Write(MB/s) :  6565.59 --||-- NODE 1 Mem Write(MB/s) :  7146.55 --|
|-- NODE 0 P. Write (T/s):     149226 --||-- NODE 1 P. Write (T/s):     117735 --|
|-- NODE 0 Memory (MB/s):    14864.04 --||-- NODE 1 Memory (MB/s):    14210.45 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      15362.35                --|
            |--                System Write Throughput(MB/s):      13712.14                --|
            |--               System Memory Throughput(MB/s):      29074.49                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 253b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8820          12      15 M   136 M     36      36     479 K
 1      95 M       383 K    19 M   148 M    144 M     0     440 K
-----------------------------------------------------------------------
 *      95 M       383 K    35 M   285 M    144 M    36     919 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.06        Core1: 46.77        
Core2: 59.94        Core3: 39.44        
Core4: 34.14        Core5: 47.26        
Core6: 49.60        Core7: 39.51        
Core8: 62.36        Core9: 52.89        
Core10: 68.58        Core11: 55.75        
Core12: 51.25        Core13: 22.31        
Core14: 34.02        Core15: 67.43        
Core16: 82.62        Core17: 36.64        
Core18: 24.76        Core19: 30.26        
Core20: 23.30        Core21: 63.36        
Core22: 80.19        Core23: 90.19        
Core24: 59.21        Core25: 28.27        
Core26: 37.18        Core27: 88.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.54
Socket1: 52.86
DDR read Latency(ns)
Socket0: 185.23
Socket1: 192.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.94        Core1: 46.97        
Core2: 70.24        Core3: 37.28        
Core4: 34.61        Core5: 45.43        
Core6: 47.52        Core7: 37.53        
Core8: 65.17        Core9: 22.86        
Core10: 64.49        Core11: 43.67        
Core12: 48.88        Core13: 20.67        
Core14: 32.13        Core15: 60.32        
Core16: 82.58        Core17: 37.14        
Core18: 24.00        Core19: 27.44        
Core20: 22.93        Core21: 60.88        
Core22: 81.14        Core23: 90.26        
Core24: 59.76        Core25: 27.55        
Core26: 36.97        Core27: 89.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.80
Socket1: 52.69
DDR read Latency(ns)
Socket0: 185.34
Socket1: 194.38
irq_total: 205586.715224448
cpu_total: 28.23
cpu_0: 26.71
cpu_1: 10.23
cpu_2: 10.37
cpu_3: 32.62
cpu_4: 30.56
cpu_5: 19.34
cpu_6: 11.63
cpu_7: 34.09
cpu_8: 15.88
cpu_9: 1.26
cpu_10: 46.51
cpu_11: 1.79
cpu_12: 7.38
cpu_13: 40.40
cpu_14: 9.50
cpu_15: 1.53
cpu_16: 64.32
cpu_17: 37.81
cpu_18: 31.56
cpu_19: 17.67
cpu_20: 40.00
cpu_21: 72.23
cpu_22: 50.96
cpu_23: 53.29
cpu_24: 12.49
cpu_25: 33.09
cpu_26: 17.67
cpu_27: 59.53
enp130s0f0_rx_bytes_phy: 4734915192
enp130s0f1_rx_bytes_phy: 4500224346
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 9235139538
enp130s0f0_tx_bytes: 3016123346
enp130s0f1_tx_bytes: 3022215179
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 6038338525
enp130s0f0_rx_bytes: 4703815964
enp130s0f1_rx_bytes: 4472388841
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 9176204805
enp130s0f0_tx_packets_phy: 428916
enp130s0f1_tx_packets_phy: 410636
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 839552
enp130s0f0_rx_packets_phy: 593589
enp130s0f1_rx_packets_phy: 550892
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1144481
enp130s0f0_tx_bytes_phy: 3021324226
enp130s0f1_tx_bytes_phy: 3027363514
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 6048687740
enp130s0f0_tx_packets: 370164
enp130s0f1_tx_packets: 352435
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 722599
enp130s0f0_rx_packets: 593603
enp130s0f1_rx_packets: 550886
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1144489


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.45        Core1: 47.92        
Core2: 64.59        Core3: 36.86        
Core4: 34.36        Core5: 45.85        
Core6: 48.10        Core7: 37.88        
Core8: 64.05        Core9: 49.87        
Core10: 64.66        Core11: 54.24        
Core12: 47.16        Core13: 20.52        
Core14: 32.33        Core15: 62.44        
Core16: 82.23        Core17: 36.30        
Core18: 24.86        Core19: 27.35        
Core20: 23.24        Core21: 62.11        
Core22: 80.64        Core23: 91.44        
Core24: 41.90        Core25: 27.71        
Core26: 36.89        Core27: 90.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.37
Socket1: 53.22
DDR read Latency(ns)
Socket0: 186.63
Socket1: 195.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.44        Core1: 47.91        
Core2: 59.64        Core3: 36.74        
Core4: 35.09        Core5: 46.08        
Core6: 49.65        Core7: 37.52        
Core8: 63.24        Core9: 51.28        
Core10: 63.97        Core11: 53.31        
Core12: 50.45        Core13: 20.90        
Core14: 31.76        Core15: 28.85        
Core16: 80.14        Core17: 35.67        
Core18: 24.57        Core19: 28.53        
Core20: 23.32        Core21: 62.63        
Core22: 80.47        Core23: 91.68        
Core24: 59.82        Core25: 26.68        
Core26: 36.97        Core27: 90.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.53
Socket1: 52.84
DDR read Latency(ns)
Socket0: 182.81
Socket1: 192.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.11        Core1: 49.25        
Core2: 63.49        Core3: 36.27        
Core4: 35.13        Core5: 46.48        
Core6: 49.58        Core7: 37.36        
Core8: 62.54        Core9: 56.68        
Core10: 62.55        Core11: 27.51        
Core12: 50.53        Core13: 20.37        
Core14: 31.45        Core15: 56.00        
Core16: 78.77        Core17: 36.24        
Core18: 24.68        Core19: 28.61        
Core20: 23.52        Core21: 62.94        
Core22: 81.59        Core23: 90.77        
Core24: 58.91        Core25: 26.55        
Core26: 34.15        Core27: 89.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.81
Socket1: 53.05
DDR read Latency(ns)
Socket0: 182.93
Socket1: 191.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.19        Core1: 47.19        
Core2: 69.22        Core3: 35.54        
Core4: 34.33        Core5: 45.65        
Core6: 46.97        Core7: 36.96        
Core8: 64.55        Core9: 59.61        
Core10: 64.22        Core11: 53.26        
Core12: 49.04        Core13: 20.54        
Core14: 31.99        Core15: 68.12        
Core16: 82.67        Core17: 36.84        
Core18: 23.72        Core19: 27.85        
Core20: 23.45        Core21: 60.45        
Core22: 81.25        Core23: 89.76        
Core24: 58.98        Core25: 26.91        
Core26: 36.55        Core27: 89.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.71
Socket1: 52.24
DDR read Latency(ns)
Socket0: 183.94
Socket1: 194.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10148
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421521822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421530398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210768556; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210768556; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210845900; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210845900; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009039498; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5127011; Consumed Joules: 312.93; Watts: 52.09; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1514584; Consumed DRAM Joules: 23.17; DRAM Watts: 3.86
S1P0; QPIClocks: 14421524222; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421528830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210907214; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210907214; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210809703; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210809703; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009235713; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5454448; Consumed Joules: 332.91; Watts: 55.41; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1619207; Consumed DRAM Joules: 24.77; DRAM Watts: 4.12
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28d6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.17   0.17    0.61      20 M     25 M    0.19    0.37    0.07    0.09     4816     3122        4     66
   1    1     0.05   0.51   0.09    0.64    3756 K   5979 K    0.37    0.21    0.01    0.01       56       24       90     62
   2    0     0.05   0.72   0.08    0.64    3626 K   4532 K    0.20    0.11    0.01    0.01      112      123       14     65
   3    1     0.06   0.26   0.25    0.70      23 M     29 M    0.20    0.36    0.04    0.05     3976     4969       73     62
   4    0     0.06   0.28   0.23    0.67      20 M     26 M    0.21    0.38    0.03    0.04     3640     3225       13     66
   5    1     0.10   0.61   0.17    0.64    6063 K   7140 K    0.15    0.31    0.01    0.01      392      219      126     62
   6    0     0.07   0.66   0.10    0.61    3337 K   4332 K    0.23    0.32    0.01    0.01      112       71       84     66
   7    1     0.05   0.23   0.23    0.68      23 M     29 M    0.20    0.35    0.04    0.06     3528     4997      105     62
   8    0     0.08   0.68   0.12    0.63    6349 K   7718 K    0.18    0.15    0.01    0.01      504      121       21     65
   9    1     0.01   1.23   0.01    0.61     246 K    360 K    0.31    0.16    0.00    0.00        0        9       10     62
  10    0     0.07   0.11   0.67    1.13      90 M    104 M    0.13    0.20    0.12    0.14     5152    10921        0     63
  11    1     0.01   0.42   0.02    0.60     404 K    756 K    0.46    0.13    0.01    0.01       56       20       11     60
  12    0     0.04   0.54   0.08    0.62    2662 K   3047 K    0.13    0.24    0.01    0.01      336       42      238     64
  13    1     0.12   0.31   0.40    0.88      17 M     36 M    0.51    0.55    0.01    0.03      616      572       60     60
  14    0     0.08   0.76   0.10    0.61    2119 K   4618 K    0.54    0.31    0.00    0.01      112       54       12     65
  15    1     0.00   0.33   0.01    0.60     461 K    681 K    0.32    0.14    0.01    0.02        0       24       16     60
  16    0     0.04   0.07   0.60    1.12      79 M     90 M    0.12    0.14    0.20    0.22     3920       39     8387     65
  17    1     0.08   0.29   0.29    0.75      25 M     31 M    0.19    0.34    0.03    0.04     3696     4908      168     61
  18    0     0.06   0.26   0.23    0.66      17 M     23 M    0.28    0.48    0.03    0.04     4984     3546       11     65
  19    1     0.11   0.74   0.15    0.66    3528 K   6721 K    0.48    0.45    0.00    0.01      168      151       13     61
  20    0     0.10   0.30   0.35    0.82      18 M     26 M    0.30    0.48    0.02    0.02     5040     3656       75     65
  21    1     0.08   0.09   0.87    1.20      67 M     83 M    0.19    0.25    0.09    0.11     8736     5798     4455     61
  22    0     0.05   0.09   0.56    1.09      74 M     83 M    0.11    0.17    0.15    0.17     5152        6     8613     65
  23    1     0.05   0.07   0.68    1.19      60 M     68 M    0.13    0.16    0.13    0.15     3528       23     5809     61
  24    0     0.09   0.61   0.15    0.62    6167 K   6539 K    0.06    0.29    0.01    0.01      168       12      302     66
  25    1     0.03   0.16   0.22    0.65      19 M     25 M    0.23    0.44    0.06    0.07     5880     5765       42     61
  26    0     0.09   0.65   0.15    0.63    3672 K   5012 K    0.27    0.45    0.00    0.01      112      104       51     66
  27    1     0.09   0.12   0.74    1.20      62 M     72 M    0.14    0.16    0.07    0.08     3416       25     5640     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.26   0.26    0.84     349 M    416 M    0.16    0.26    0.04    0.05    34160    25042    17825     58
 SKT    1     0.06   0.21   0.30    0.92     314 M    399 M    0.21    0.31    0.04    0.05    34048    27504    16618     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.23   0.28    0.88     663 M    815 M    0.19    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.27 %

 C1 core residency: 47.04 %; C3 core residency: 4.46 %; C6 core residency: 17.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1       32 G     32 G   |   34%    34%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  124 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.08    33.79     262.23      19.47         281.93
 SKT   1    34.34    34.47     277.33      20.38         280.29
---------------------------------------------------------------------------------------------------------------
       *    76.42    68.27     539.56      39.85         281.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
