<profile>

<section name = "Vitis HLS Report for 'sobel_stage'" level="0">
<item name = "Date">Wed Nov 19 13:45:56 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">edge_project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.272 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_fu_74">sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">3, 4, 545, 1286, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 80, -</column>
<column name="Register">-, -, 198, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_1_1_U26">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="grp_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_fu_74">sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S, 3, 0, 545, 1266, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_fu_74_out_stream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="cols_blk_n">9, 2, 1, 2</column>
<column name="gauss_stream_read">9, 2, 1, 2</column>
<column name="high_thresh_blk_n">9, 2, 1, 2</column>
<column name="low_thresh_blk_n">9, 2, 1, 2</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound_reg_126">64, 0, 64, 0</column>
<column name="cols_read_reg_115">32, 0, 32, 0</column>
<column name="grp_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_fu_74_ap_start_reg">1, 0, 1, 0</column>
<column name="high_thresh_read_reg_105">32, 0, 32, 0</column>
<column name="low_thresh_read_reg_110">32, 0, 32, 0</column>
<column name="rows_read_reg_121">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_stage, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sobel_stage, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_stage, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_stage, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, sobel_stage, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_stage, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_stage, return value</column>
<column name="out_stream_TDATA">out, 8, axis, out_stream, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_num_data_valid">in, 3, ap_fifo, rows, pointer</column>
<column name="rows_fifo_cap">in, 3, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_dout">in, 32, ap_fifo, cols, pointer</column>
<column name="cols_num_data_valid">in, 3, ap_fifo, cols, pointer</column>
<column name="cols_fifo_cap">in, 3, ap_fifo, cols, pointer</column>
<column name="cols_empty_n">in, 1, ap_fifo, cols, pointer</column>
<column name="cols_read">out, 1, ap_fifo, cols, pointer</column>
<column name="low_thresh_dout">in, 32, ap_fifo, low_thresh, pointer</column>
<column name="low_thresh_num_data_valid">in, 3, ap_fifo, low_thresh, pointer</column>
<column name="low_thresh_fifo_cap">in, 3, ap_fifo, low_thresh, pointer</column>
<column name="low_thresh_empty_n">in, 1, ap_fifo, low_thresh, pointer</column>
<column name="low_thresh_read">out, 1, ap_fifo, low_thresh, pointer</column>
<column name="high_thresh_dout">in, 32, ap_fifo, high_thresh, pointer</column>
<column name="high_thresh_num_data_valid">in, 3, ap_fifo, high_thresh, pointer</column>
<column name="high_thresh_fifo_cap">in, 3, ap_fifo, high_thresh, pointer</column>
<column name="high_thresh_empty_n">in, 1, ap_fifo, high_thresh, pointer</column>
<column name="high_thresh_read">out, 1, ap_fifo, high_thresh, pointer</column>
<column name="gauss_stream_dout">in, 8, ap_fifo, gauss_stream, pointer</column>
<column name="gauss_stream_num_data_valid">in, 7, ap_fifo, gauss_stream, pointer</column>
<column name="gauss_stream_fifo_cap">in, 7, ap_fifo, gauss_stream, pointer</column>
<column name="gauss_stream_empty_n">in, 1, ap_fifo, gauss_stream, pointer</column>
<column name="gauss_stream_read">out, 1, ap_fifo, gauss_stream, pointer</column>
</table>
</item>
</section>
</profile>
