INFO-FLOW: Workspace /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1 opened at Wed Aug 08 19:07:13 MDT 2018
Execute     config_clock -quiet -name default -period 35 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 35ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       get_default_platform 
Command     set_part done; 0.12 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.22 sec.
Execute   set_part xczu7ev-ffvc1156-2-e -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu7ev 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 35 -name default 
Execute   source ./csynth/solution1/directives.tcl 
Execute     set_directive_interface -mode s_axilite cholesky_inverse_top 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './cholesky_inverse.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./cholesky_inverse.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ./cholesky_inverse.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "./cholesky_inverse.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ./cholesky_inverse.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp
Command       clang done; 1.02 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp"  -o "/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/useless.bc
Command       clang done; 2.23 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp std=gnu++98 -directive=/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.32 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp std=gnu++98 -directive=/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/solution1.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/solution1.json -quiet -fix-errors /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.61 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/xilinx-dataflow-lawyer.cholesky_inverse.pp.0.cpp.diag.yml /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/xilinx-dataflow-lawyer.cholesky_inverse.pp.0.cpp.out.log 2> /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/xilinx-dataflow-lawyer.cholesky_inverse.pp.0.cpp.err.log 
Command       ap_eval done; 1.58 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 5.99 sec.
INFO-FLOW: tidy-3.1 time 10 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.81 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pragma.2.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pragma.2.cpp
Command       clang done; 1.02 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.bc
Command       clang done; 2.31 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse.g.bc -hls-opt -except-internalize cholesky_inverse_top -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.52 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 365.836 ; gain = 0.133 ; free physical = 10219 ; free virtual = 29303
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 365.836 ; gain = 0.133 ; free physical = 10219 ; free virtual = 29303
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.pp.bc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.52 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cholesky_inverse_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.g.0.bc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 365.883 ; gain = 0.180 ; free physical = 10216 ; free virtual = 29299
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.g.1.bc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_sqrt' into 'hls::cholesky_sqrt_op<float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_rsqrt' into 'hls::cholesky_rsqrt<float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:189) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float const>24' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>23' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>23' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_prod_sum_mult<float, float, float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>23' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:413) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj_sq<float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>23' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:417) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>.1' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>23' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_sqrt_op<float, float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>23' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>23' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:442) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_rsqrt<float, float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>23' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:442) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::back_substitute_recip<float>' into 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float>' into 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_imag<float>' into 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<4, 4, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 4, 4, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float const>24' into 'hls::ConjugateTranspose::GetElement<4, 4, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::ConjugateTranspose::GetElement<4, 4, float>' into 'hls::GetMatrixElement<hls::ConjugateTranspose, 4, 4, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 4, 4, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, 4, 4, hls::matrix_multiply_traits<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, float, float>, float, float>26' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::ConjugateTranspose, 4, 4, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, 4, 4, hls::matrix_multiply_traits<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, float, float>, float, float>26' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_top<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>22' into 'hls::cholesky_inverse_top<4, hls::cholesky_inverse_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:144) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::back_substitute_top<4, hls::back_substitute_traits<4, float, float>, float, float>' into 'hls::cholesky_inverse_top<4, hls::cholesky_inverse_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, 4, 4, hls::matrix_multiply_traits<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, float, float>, float, float>20' into 'hls::cholesky_inverse_top<4, hls::cholesky_inverse_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_inverse<4, float, float>' into 'cholesky_inverse_top' (./cholesky_inverse.cpp:49) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 365.883 ; gain = 0.180 ; free physical = 10213 ; free virtual = 29297
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.g.1.bc to /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.o.1.bc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-105] Cannot partition array 'U_inv' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:139): incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'inverse_a_i' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'sum_mult' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:304): incorrect partition factor 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'diag' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:241) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'column_multiplier' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:252) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'diag_internal' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:367) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'diag' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:241) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'column_multiplier' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:252) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'diag_internal' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:367) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_sqrt' into 'hls::cholesky_sqrt_op<float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_rsqrt' into 'hls::cholesky_rsqrt<float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:189) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float const>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_prod_sum_mult<float, float, float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:413) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj_sq<float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:417) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_sqrt_op<float, float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:442) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_rsqrt<float, float>' into 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:442) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::back_substitute_recip<float>' into 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:258) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float>' into 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:259) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::NoTranspose::GetElement<4, 4, float>' into 'hls::GetMatrixElement<hls::NoTranspose, 4, 4, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float const>' into 'hls::ConjugateTranspose::GetElement<4, 4, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::ConjugateTranspose::GetElement<4, 4, float>' into 'hls::GetMatrixElement<hls::ConjugateTranspose, 4, 4, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::NoTranspose, 4, 4, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, 4, 4, hls::matrix_multiply_traits<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetMatrixElement<hls::ConjugateTranspose, 4, 4, float>' into 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, 4, 4, hls::matrix_multiply_traits<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:317) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_top<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' into 'hls::cholesky_inverse_top<4, hls::cholesky_inverse_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:144) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::back_substitute_top<4, hls::back_substitute_traits<4, float, float>, float, float>' into 'hls::cholesky_inverse_top<4, hls::cholesky_inverse_traits<4, float, float>, float, float>' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::matrix_multiply_top<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, 4, 4, hls::matrix_multiply_traits<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, float, float>, float, float>' into 'hls::cholesky_inverse_top<4, hls::cholesky_inverse_traits<4, float, float>, float, float>' automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_inverse<4, float, float>' into 'cholesky_inverse_top' (./cholesky_inverse.cpp:49) automatically.
Command         transform done; 0.31 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:430:7) to (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384:45) in function 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:277:17) to (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:287:15) in function 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:288:17) in function 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>'... converting 3 basic blocks.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 493.703 ; gain = 128.000 ; free physical = 10191 ; free virtual = 29276
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.o.2.bc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'a_row_loop' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:311:76) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, 4, 4, hls::matrix_multiply_traits<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, float, float>, float, float>'.
INFO: [XFORM 203-541] Flattening a loop nest 'a_col_loop' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:310:71) in function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, 4, 4, hls::matrix_multiply_traits<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, float, float>, float, float>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'col_loop' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391:45) in function 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'row_loop' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384:51) in function 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'a_row_loop' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:267:50) in function 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'a_col_b_row_loop' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:264:54) in function 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::matrix_multiply_alt2<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, 4, 4, hls::matrix_multiply_traits<hls::NoTranspose, hls::ConjugateTranspose, 4, 4, 4, 4, float, float>, float, float>2' to 'matrix_multiply_alt2' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:60:13)
WARNING: [XFORM 203-631] Renaming function 'hls::cholesky_inverse_top<4, hls::cholesky_inverse_traits<4, float, float>, float, float>' to 'cholesky_inverse_top.2' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:137:3)
WARNING: [XFORM 203-631] Renaming function 'hls::cholesky_alt<false, 4, hls::cholesky_traits<false, 4, float, float>, float, float>4' to 'cholesky_alt4' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:10:9)
WARNING: [XFORM 203-631] Renaming function 'hls::back_substitute_alt<4, hls::back_substitute_traits<4, float, float>, float, float>' to 'back_substitute_alt' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:121:17)
Command         transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 493.703 ; gain = 128.000 ; free physical = 10162 ; free virtual = 29247
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.38 sec.
Command     elaborate done; 25.1 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cholesky_inverse_top' ...
Execute       ap_set_top_model cholesky_inverse_top 
WARNING: [SYN 201-103] Legalizing function name 'cholesky_inverse_top.2' to 'cholesky_inverse_top_2'.
Execute       get_model_list cholesky_inverse_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cholesky_inverse_top 
Execute       preproc_iomode -model cholesky_inverse_top.2 
Execute       preproc_iomode -model matrix_multiply_alt2 
Execute       preproc_iomode -model back_substitute_alt 
Execute       preproc_iomode -model cholesky_alt4 
Execute       get_model_list cholesky_inverse_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top
INFO-FLOW: Configuring Module : cholesky_alt4 ...
Execute       set_default_model cholesky_alt4 
Execute       apply_spec_resource_limit cholesky_alt4 
INFO-FLOW: Configuring Module : back_substitute_alt ...
Execute       set_default_model back_substitute_alt 
Execute       apply_spec_resource_limit back_substitute_alt 
INFO-FLOW: Configuring Module : matrix_multiply_alt2 ...
Execute       set_default_model matrix_multiply_alt2 
Execute       apply_spec_resource_limit matrix_multiply_alt2 
INFO-FLOW: Configuring Module : cholesky_inverse_top.2 ...
Execute       set_default_model cholesky_inverse_top.2 
Execute       apply_spec_resource_limit cholesky_inverse_top.2 
INFO-FLOW: Configuring Module : cholesky_inverse_top ...
Execute       set_default_model cholesky_inverse_top 
Execute       apply_spec_resource_limit cholesky_inverse_top 
INFO-FLOW: Model list for preprocess: cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top
INFO-FLOW: Preprocessing Module: cholesky_alt4 ...
Execute       set_default_model cholesky_alt4 
Execute       cdfg_preprocess -model cholesky_alt4 
Execute       rtl_gen_preprocess cholesky_alt4 
INFO-FLOW: Preprocessing Module: back_substitute_alt ...
Execute       set_default_model back_substitute_alt 
Execute       cdfg_preprocess -model back_substitute_alt 
Execute       rtl_gen_preprocess back_substitute_alt 
INFO-FLOW: Preprocessing Module: matrix_multiply_alt2 ...
Execute       set_default_model matrix_multiply_alt2 
Execute       cdfg_preprocess -model matrix_multiply_alt2 
Execute       rtl_gen_preprocess matrix_multiply_alt2 
INFO-FLOW: Preprocessing Module: cholesky_inverse_top.2 ...
Execute       set_default_model cholesky_inverse_top.2 
Execute       cdfg_preprocess -model cholesky_inverse_top.2 
Execute       rtl_gen_preprocess cholesky_inverse_top.2 
INFO-FLOW: Preprocessing Module: cholesky_inverse_top ...
Execute       set_default_model cholesky_inverse_top 
Execute       cdfg_preprocess -model cholesky_inverse_top 
Execute       rtl_gen_preprocess cholesky_inverse_top 
INFO-FLOW: Model list for synthesis: cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky_alt4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cholesky_alt4 
Execute       schedule -model cholesky_alt4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 25.73 seconds; current allocated memory: 113.249 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.sched.adb -f 
INFO-FLOW: Finish scheduling cholesky_alt4.
Execute       set_default_model cholesky_alt4 
Execute       bind -model cholesky_alt4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=cholesky_alt4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 113.894 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.bind.adb -f 
INFO-FLOW: Finish binding cholesky_alt4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'back_substitute_alt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model back_substitute_alt 
Execute       schedule -model back_substitute_alt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'diag_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'b_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 114.581 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.sched.adb -f 
INFO-FLOW: Finish scheduling back_substitute_alt.
Execute       set_default_model back_substitute_alt 
Execute       bind -model back_substitute_alt 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=back_substitute_alt
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 115.069 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.bind.adb -f 
INFO-FLOW: Finish binding back_substitute_alt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_multiply_alt2 
Execute       schedule -model matrix_multiply_alt2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'a_col_loop_a_row_loop_b_col_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 115.439 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_multiply_alt2.
Execute       set_default_model matrix_multiply_alt2 
Execute       bind -model matrix_multiply_alt2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=matrix_multiply_alt2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 115.685 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.bind.adb -f 
INFO-FLOW: Finish binding matrix_multiply_alt2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky_inverse_top_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cholesky_inverse_top.2 
Execute       schedule -model cholesky_inverse_top.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 115.764 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.sched.adb -f 
INFO-FLOW: Finish scheduling cholesky_inverse_top.2.
Execute       set_default_model cholesky_inverse_top.2 
Execute       bind -model cholesky_inverse_top.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=cholesky_inverse_top.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 115.921 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.bind.adb -f 
INFO-FLOW: Finish binding cholesky_inverse_top.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky_inverse_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cholesky_inverse_top 
Execute       schedule -model cholesky_inverse_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 116.252 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.sched.adb -f 
INFO-FLOW: Finish scheduling cholesky_inverse_top.
Execute       set_default_model cholesky_inverse_top 
Execute       bind -model cholesky_inverse_top 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=cholesky_inverse_top
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 116.451 MB.
Execute       report -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.verbose.bind.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.bind.adb -f 
INFO-FLOW: Finish binding cholesky_inverse_top.
Execute       get_model_list cholesky_inverse_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess cholesky_alt4 
Execute       rtl_gen_preprocess back_substitute_alt 
Execute       rtl_gen_preprocess matrix_multiply_alt2 
Execute       rtl_gen_preprocess cholesky_inverse_top.2 
Execute       rtl_gen_preprocess cholesky_inverse_top 
INFO-FLOW: Model list for RTL generation: cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky_alt4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model cholesky_alt4 -vendor xilinx -mg_file /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cholesky_alt4_L_internal' to 'cholesky_alt4_L_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_faddfsub_32ns_32ns_32_1_full_dsp_1' to 'cholesky_inverse_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_fmul_32ns_32ns_32_1_max_dsp_1' to 'cholesky_inverse_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_fcmp_32ns_32ns_1_1_1' to 'cholesky_inverse_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_fsqrt_32ns_32ns_32_3_1' to 'cholesky_inverse_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_frsqrt_32ns_32ns_32_4_full_dsp_1' to 'cholesky_inverse_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky_alt4'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 117.538 MB.
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cholesky_alt4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/systemc/cholesky_alt4 -synmodules cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top 
Execute       gen_rtl cholesky_alt4 -style xilinx -f -lang vhdl -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/vhdl/cholesky_alt4 
Execute       gen_rtl cholesky_alt4 -style xilinx -f -lang vlog -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/verilog/cholesky_alt4 
Execute       gen_tb_info cholesky_alt4 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4 -p /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db 
Execute       report -model cholesky_alt4 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/cholesky_alt4_csynth.rpt -f 
Execute       report -model cholesky_alt4 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/cholesky_alt4_csynth.xml -f -x 
Execute       report -model cholesky_alt4 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.verbose.rpt -verbose -f 
Command       report done; 0.13 sec.
Execute       db_write -model cholesky_alt4 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'back_substitute_alt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model back_substitute_alt -vendor xilinx -mg_file /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'back_substitute_alt_row_sum' to 'back_substitute_ahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_fadd_32ns_32ns_32_1_full_dsp_1' to 'cholesky_inverse_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_fdiv_32ns_32ns_32_5_1' to 'cholesky_inverse_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_mux_42_32_1_1' to 'cholesky_inverse_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'back_substitute_alt'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 120.805 MB.
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl back_substitute_alt -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/systemc/back_substitute_alt -synmodules cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top 
Execute       gen_rtl back_substitute_alt -style xilinx -f -lang vhdl -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/vhdl/back_substitute_alt 
Execute       gen_rtl back_substitute_alt -style xilinx -f -lang vlog -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/verilog/back_substitute_alt 
Execute       gen_tb_info back_substitute_alt -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt -p /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db 
Execute       report -model back_substitute_alt -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/back_substitute_alt_csynth.rpt -f 
Execute       report -model back_substitute_alt -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/back_substitute_alt_csynth.xml -f -x 
Execute       report -model back_substitute_alt -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.verbose.rpt -verbose -f 
Execute       db_write -model back_substitute_alt -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_alt2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model matrix_multiply_alt2 -vendor xilinx -mg_file /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'matrix_multiply_alt2_sum_mult' to 'matrix_multiply_albW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_inverse_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_alt2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 123.432 MB.
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_multiply_alt2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/systemc/matrix_multiply_alt2 -synmodules cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top 
Execute       gen_rtl matrix_multiply_alt2 -style xilinx -f -lang vhdl -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/vhdl/matrix_multiply_alt2 
Execute       gen_rtl matrix_multiply_alt2 -style xilinx -f -lang vlog -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/verilog/matrix_multiply_alt2 
Execute       gen_tb_info matrix_multiply_alt2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2 -p /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db 
Execute       report -model matrix_multiply_alt2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/matrix_multiply_alt2_csynth.rpt -f 
Execute       report -model matrix_multiply_alt2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/matrix_multiply_alt2_csynth.xml -f -x 
Execute       report -model matrix_multiply_alt2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.verbose.rpt -verbose -f 
Execute       db_write -model matrix_multiply_alt2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky_inverse_top_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model cholesky_inverse_top.2 -vendor xilinx -mg_file /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_2_U' to 'cholesky_inverse_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_2_U_inv' to 'cholesky_inverse_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky_inverse_top_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 124.942 MB.
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cholesky_inverse_top.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/systemc/cholesky_inverse_top_2 -synmodules cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top 
Execute       gen_rtl cholesky_inverse_top.2 -style xilinx -f -lang vhdl -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/vhdl/cholesky_inverse_top_2 
Execute       gen_rtl cholesky_inverse_top.2 -style xilinx -f -lang vlog -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/verilog/cholesky_inverse_top_2 
Execute       gen_tb_info cholesky_inverse_top.2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2 -p /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db 
Execute       report -model cholesky_inverse_top.2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/cholesky_inverse_top_2_csynth.rpt -f 
Execute       report -model cholesky_inverse_top.2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/cholesky_inverse_top_2_csynth.xml -f -x 
Execute       report -model cholesky_inverse_top.2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.verbose.rpt -verbose -f 
Command       report done; 0.16 sec.
Execute       db_write -model cholesky_inverse_top.2 -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky_inverse_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model cholesky_inverse_top -vendor xilinx -mg_file /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cholesky_inverse_top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cholesky_inverse_top/InverseA' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cholesky_inverse_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_a_i' to 'cholesky_inverse_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_inverse_top_InverseA_assign' to 'cholesky_inverse_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky_inverse_top'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 125.762 MB.
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cholesky_inverse_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/systemc/cholesky_inverse_top -synmodules cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top 
Execute       gen_rtl cholesky_inverse_top -istop -style xilinx -f -lang vhdl -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/vhdl/cholesky_inverse_top 
Execute       gen_rtl cholesky_inverse_top -istop -style xilinx -f -lang vlog -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/verilog/cholesky_inverse_top 
Execute       export_constraint_db -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.constraint.tcl -f -tool general 
Execute       report -model cholesky_inverse_top -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.design.xml -verbose -f -dv 
Command       report done; 0.13 sec.
Execute       report -model cholesky_inverse_top -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info cholesky_inverse_top -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top -p /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db 
Execute       report -model cholesky_inverse_top -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/cholesky_inverse_top_csynth.rpt -f 
Execute       report -model cholesky_inverse_top -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/syn/report/cholesky_inverse_top_csynth.xml -f -x 
Execute       report -model cholesky_inverse_top -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.verbose.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -model cholesky_inverse_top -o /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.adb -f 
Execute       sc_get_clocks cholesky_inverse_top 
Execute       sc_get_portdomain cholesky_inverse_top 
INFO-FLOW: Model list for RTL component generation: cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top.2 cholesky_inverse_top
INFO-FLOW: Handling components in module [cholesky_alt4] ... 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.compgen.tcl 
INFO-FLOW: Found component cholesky_inverse_cud.
INFO-FLOW: Append model cholesky_inverse_cud
INFO-FLOW: Found component cholesky_inverse_dEe.
INFO-FLOW: Append model cholesky_inverse_dEe
INFO-FLOW: Found component cholesky_inverse_eOg.
INFO-FLOW: Append model cholesky_inverse_eOg
INFO-FLOW: Found component cholesky_inverse_fYi.
INFO-FLOW: Append model cholesky_inverse_fYi
INFO-FLOW: Found component cholesky_inverse_g8j.
INFO-FLOW: Append model cholesky_inverse_g8j
INFO-FLOW: Found component cholesky_alt4_L_ibkb.
INFO-FLOW: Append model cholesky_alt4_L_ibkb
INFO-FLOW: Handling components in module [back_substitute_alt] ... 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.compgen.tcl 
INFO-FLOW: Found component cholesky_inverse_ibs.
INFO-FLOW: Append model cholesky_inverse_ibs
INFO-FLOW: Found component cholesky_inverse_jbC.
INFO-FLOW: Append model cholesky_inverse_jbC
INFO-FLOW: Found component cholesky_inverse_kbM.
INFO-FLOW: Append model cholesky_inverse_kbM
INFO-FLOW: Found component back_substitute_ahbi.
INFO-FLOW: Append model back_substitute_ahbi
INFO-FLOW: Handling components in module [matrix_multiply_alt2] ... 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.compgen.tcl 
INFO-FLOW: Handling components in module [cholesky_inverse_top_2] ... 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.compgen.tcl 
INFO-FLOW: Found component cholesky_inverse_mb6.
INFO-FLOW: Append model cholesky_inverse_mb6
INFO-FLOW: Found component cholesky_inverse_ncg.
INFO-FLOW: Append model cholesky_inverse_ncg
INFO-FLOW: Handling components in module [cholesky_inverse_top] ... 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.compgen.tcl 
INFO-FLOW: Found component cholesky_inverse_ocq.
INFO-FLOW: Append model cholesky_inverse_ocq
INFO-FLOW: Found component cholesky_inverse_top_AXILiteS_s_axi.
INFO-FLOW: Append model cholesky_inverse_top_AXILiteS_s_axi
INFO-FLOW: Append model cholesky_alt4
INFO-FLOW: Append model back_substitute_alt
INFO-FLOW: Append model matrix_multiply_alt2
INFO-FLOW: Append model cholesky_inverse_top_2
INFO-FLOW: Append model cholesky_inverse_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cholesky_inverse_cud cholesky_inverse_dEe cholesky_inverse_eOg cholesky_inverse_fYi cholesky_inverse_g8j cholesky_alt4_L_ibkb cholesky_inverse_ibs cholesky_inverse_jbC cholesky_inverse_kbM back_substitute_ahbi cholesky_inverse_mb6 cholesky_inverse_ncg cholesky_inverse_ocq cholesky_inverse_top_AXILiteS_s_axi cholesky_alt4 back_substitute_alt matrix_multiply_alt2 cholesky_inverse_top_2 cholesky_inverse_top
INFO-FLOW: To file: write model cholesky_inverse_cud
INFO-FLOW: To file: write model cholesky_inverse_dEe
INFO-FLOW: To file: write model cholesky_inverse_eOg
INFO-FLOW: To file: write model cholesky_inverse_fYi
INFO-FLOW: To file: write model cholesky_inverse_g8j
INFO-FLOW: To file: write model cholesky_alt4_L_ibkb
INFO-FLOW: To file: write model cholesky_inverse_ibs
INFO-FLOW: To file: write model cholesky_inverse_jbC
INFO-FLOW: To file: write model cholesky_inverse_kbM
INFO-FLOW: To file: write model back_substitute_ahbi
INFO-FLOW: To file: write model cholesky_inverse_mb6
INFO-FLOW: To file: write model cholesky_inverse_ncg
INFO-FLOW: To file: write model cholesky_inverse_ocq
INFO-FLOW: To file: write model cholesky_inverse_top_AXILiteS_s_axi
INFO-FLOW: To file: write model cholesky_alt4
INFO-FLOW: To file: write model back_substitute_alt
INFO-FLOW: To file: write model matrix_multiply_alt2
INFO-FLOW: To file: write model cholesky_inverse_top_2
INFO-FLOW: To file: write model cholesky_inverse_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cholesky_alt4_L_ibkb_ram (RAM)' using distributed RAMs.
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'back_substitute_ahbi_ram (RAM)' using distributed RAMs.
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cholesky_inverse_mb6_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cholesky_inverse_ncg_ram (RAM)' using block RAMs.
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cholesky_inverse_ocq_ram (RAM)' using distributed RAMs.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Execute       get_config_sdx -target 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.compgen.tcl 
Execute         source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute         source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.constraint.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.constraint.tcl 
Execute       sc_get_clocks cholesky_inverse_top 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fadd_0_full_dsp_32_ip.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_faddfsub_0_full_dsp_32_ip.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fdiv_3_no_dsp_32_ip.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_frsqrt_2_full_dsp_32_ip.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fsqrt_1_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 557.703 ; gain = 192.000 ; free physical = 10188 ; free virtual = 29225
INFO: [SYSC 207-301] Generating SystemC RTL for cholesky_inverse_top.
INFO: [VHDL 208-304] Generating VHDL RTL for cholesky_inverse_top.
INFO: [VLOG 209-307] Generating Verilog RTL for cholesky_inverse_top.
Command     autosyn done; 3.32 sec.
Command   csynth_design done; 28.42 sec.
Command ap_source done; 28.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1 opened at Wed Aug 08 19:08:14 MDT 2018
Execute     config_clock -quiet -name default -period 35 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 35ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu7ev 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 28800} {LUT 230400}   {FF 460800}  {DSP48E 1728}  {BRAM 624}  {URAM 96}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.14 sec.
Execute   export_design -rtl verilog -format ip_catalog -description Matrix inversion using the Xilinx linear algebra library. -vendor hdlguy -display_name cholesky_inverse 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.compgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute       source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_alt4.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/back_substitute_alt.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/matrix_multiply_alt2.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top_2.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.compgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.constraint.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.constraint.tcl 
Execute     sc_get_clocks cholesky_inverse_top 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fadd_0_full_dsp_32_ip.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_faddfsub_0_full_dsp_32_ip.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fdiv_3_no_dsp_32_ip.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fmul_0_max_dsp_32_ip.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_frsqrt_2_full_dsp_32_ip.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/impl/misc/cholesky_inverse_top_ap_fsqrt_1_no_dsp_32_ip.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     ::config_rtl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.rtl_wrap.cfg.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.constraint.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.constraint.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.constraint.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/cholesky_inverse_top.tbgen.tcl 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pedro/github/zcu104_ubuntu/hls/cholesky_inverse/csynth/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 13.25 sec.
Command ap_source done; 13.39 sec.
Execute cleanup_all 
