# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl" --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../SOURCE_FILES/series_adder.v" \
"../../../../TEST_PROJ.srcs/sim_1/new/series_adder_data_streamer.v" \

sv xil_defaultlib  --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl" --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../SOURCE_FILES/series_adder_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
