Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Nov 23 15:09:46 2017
| Host         : LAPTOP-MKE09LNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab05_control_sets_placed.rpt
| Design       : Lab05
| Device       : xc7a75t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------+--------------------------------------------+------------------+----------------+
|     Clock Signal    |       Enable Signal      |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------+--------------------------+--------------------------------------------+------------------+----------------+
|  CLK50MHZ_IBUF_BUFG |                          |                                            |                1 |              1 |
|  CLK50MHZ_IBUF_BUFG | myinput/sw3_out          |                                            |                1 |              1 |
|  CLK50MHZ_IBUF_BUFG |                          | myfsm/FSM_sequential_curr_state[2]_i_2_n_0 |                1 |              3 |
|  CLK50MHZ_IBUF_BUFG | myinput/count[0]_i_1_n_0 | BTNC_IBUF                                  |                5 |             18 |
+---------------------+--------------------------+--------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


