<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1625" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1625{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1625{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1625{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1625{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1625{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1625{left:360px;bottom:375px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1625{left:70px;bottom:238px;letter-spacing:0.13px;}
#t8_1625{left:70px;bottom:213px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t9_1625{left:70px;bottom:196px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_1625{left:70px;bottom:180px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_1625{left:70px;bottom:155px;letter-spacing:-0.14px;word-spacing:-1px;}
#tc_1625{left:70px;bottom:138px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_1625{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#te_1625{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tf_1625{left:395px;bottom:1065px;letter-spacing:-0.11px;}
#tg_1625{left:395px;bottom:1050px;letter-spacing:-0.09px;}
#th_1625{left:433px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#ti_1625{left:433px;bottom:1050px;letter-spacing:-0.12px;}
#tj_1625{left:433px;bottom:1034px;letter-spacing:-0.15px;}
#tk_1625{left:507px;bottom:1065px;letter-spacing:-0.12px;}
#tl_1625{left:507px;bottom:1050px;letter-spacing:-0.12px;}
#tm_1625{left:507px;bottom:1034px;letter-spacing:-0.17px;}
#tn_1625{left:587px;bottom:1065px;letter-spacing:-0.12px;}
#to_1625{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_1625{left:142px;bottom:1018px;}
#tq_1625{left:75px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tr_1625{left:71px;bottom:489px;letter-spacing:-0.14px;}
#ts_1625{left:70px;bottom:470px;letter-spacing:-0.11px;}
#tt_1625{left:652px;bottom:477px;}
#tu_1625{left:666px;bottom:470px;letter-spacing:-0.11px;}
#tv_1625{left:85px;bottom:453px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#tw_1625{left:85px;bottom:436px;letter-spacing:-0.09px;}
#tx_1625{left:191px;bottom:443px;}
#ty_1625{left:205px;bottom:436px;letter-spacing:-0.12px;}
#tz_1625{left:395px;bottom:1011px;}
#t10_1625{left:433px;bottom:1011px;letter-spacing:-0.09px;}
#t11_1625{left:507px;bottom:1011px;letter-spacing:-0.19px;}
#t12_1625{left:587px;bottom:1011px;letter-spacing:-0.13px;}
#t13_1625{left:75px;bottom:967px;letter-spacing:-0.11px;}
#t14_1625{left:75px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t15_1625{left:395px;bottom:967px;}
#t16_1625{left:433px;bottom:967px;letter-spacing:-0.14px;}
#t17_1625{left:507px;bottom:967px;letter-spacing:-0.15px;}
#t18_1625{left:587px;bottom:967px;letter-spacing:-0.13px;}
#t19_1625{left:75px;bottom:923px;letter-spacing:-0.12px;}
#t1a_1625{left:75px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1b_1625{left:395px;bottom:923px;}
#t1c_1625{left:433px;bottom:923px;letter-spacing:-0.13px;}
#t1d_1625{left:507px;bottom:923px;letter-spacing:-0.21px;}
#t1e_1625{left:587px;bottom:923px;letter-spacing:-0.13px;}
#t1f_1625{left:75px;bottom:878px;letter-spacing:-0.12px;}
#t1g_1625{left:75px;bottom:857px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1h_1625{left:395px;bottom:878px;}
#t1i_1625{left:433px;bottom:878px;letter-spacing:-0.12px;}
#t1j_1625{left:507px;bottom:878px;letter-spacing:-0.16px;}
#t1k_1625{left:587px;bottom:878px;letter-spacing:-0.13px;}
#t1l_1625{left:75px;bottom:834px;letter-spacing:-0.12px;}
#t1m_1625{left:75px;bottom:817px;letter-spacing:-0.14px;}
#t1n_1625{left:395px;bottom:834px;}
#t1o_1625{left:433px;bottom:834px;letter-spacing:-0.11px;}
#t1p_1625{left:507px;bottom:834px;letter-spacing:-0.17px;}
#t1q_1625{left:507px;bottom:817px;letter-spacing:-0.16px;}
#t1r_1625{left:587px;bottom:834px;letter-spacing:-0.12px;}
#t1s_1625{left:587px;bottom:817px;letter-spacing:-0.13px;}
#t1t_1625{left:587px;bottom:800px;letter-spacing:-0.11px;}
#t1u_1625{left:75px;bottom:778px;letter-spacing:-0.12px;}
#t1v_1625{left:75px;bottom:761px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1w_1625{left:395px;bottom:778px;}
#t1x_1625{left:433px;bottom:778px;letter-spacing:-0.11px;}
#t1y_1625{left:507px;bottom:778px;letter-spacing:-0.17px;}
#t1z_1625{left:507px;bottom:761px;letter-spacing:-0.16px;}
#t20_1625{left:587px;bottom:778px;letter-spacing:-0.12px;}
#t21_1625{left:587px;bottom:761px;letter-spacing:-0.13px;}
#t22_1625{left:587px;bottom:744px;letter-spacing:-0.11px;}
#t23_1625{left:75px;bottom:721px;letter-spacing:-0.12px;}
#t24_1625{left:75px;bottom:704px;letter-spacing:-0.13px;}
#t25_1625{left:395px;bottom:721px;}
#t26_1625{left:433px;bottom:721px;letter-spacing:-0.11px;}
#t27_1625{left:507px;bottom:721px;letter-spacing:-0.16px;}
#t28_1625{left:587px;bottom:721px;letter-spacing:-0.12px;}
#t29_1625{left:587px;bottom:704px;letter-spacing:-0.13px;}
#t2a_1625{left:587px;bottom:687px;letter-spacing:-0.11px;}
#t2b_1625{left:75px;bottom:664px;letter-spacing:-0.12px;}
#t2c_1625{left:75px;bottom:648px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2d_1625{left:395px;bottom:664px;}
#t2e_1625{left:433px;bottom:664px;letter-spacing:-0.11px;}
#t2f_1625{left:507px;bottom:664px;letter-spacing:-0.17px;}
#t2g_1625{left:507px;bottom:648px;letter-spacing:-0.16px;}
#t2h_1625{left:587px;bottom:664px;letter-spacing:-0.12px;}
#t2i_1625{left:587px;bottom:648px;letter-spacing:-0.13px;}
#t2j_1625{left:587px;bottom:631px;letter-spacing:-0.11px;}
#t2k_1625{left:75px;bottom:608px;letter-spacing:-0.12px;}
#t2l_1625{left:75px;bottom:591px;letter-spacing:-0.14px;}
#t2m_1625{left:395px;bottom:608px;}
#t2n_1625{left:433px;bottom:608px;letter-spacing:-0.11px;}
#t2o_1625{left:507px;bottom:608px;letter-spacing:-0.17px;}
#t2p_1625{left:507px;bottom:591px;letter-spacing:-0.16px;}
#t2q_1625{left:587px;bottom:608px;letter-spacing:-0.12px;}
#t2r_1625{left:587px;bottom:591px;letter-spacing:-0.14px;}
#t2s_1625{left:587px;bottom:574px;letter-spacing:-0.11px;}
#t2t_1625{left:75px;bottom:551px;letter-spacing:-0.12px;}
#t2u_1625{left:75px;bottom:535px;letter-spacing:-0.14px;}
#t2v_1625{left:395px;bottom:551px;}
#t2w_1625{left:433px;bottom:551px;letter-spacing:-0.14px;}
#t2x_1625{left:507px;bottom:551px;letter-spacing:-0.15px;}
#t2y_1625{left:587px;bottom:551px;letter-spacing:-0.12px;}
#t2z_1625{left:587px;bottom:535px;letter-spacing:-0.13px;}
#t30_1625{left:587px;bottom:518px;letter-spacing:-0.11px;}
#t31_1625{left:87px;bottom:354px;letter-spacing:-0.15px;}
#t32_1625{left:156px;bottom:354px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t33_1625{left:281px;bottom:354px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t34_1625{left:431px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t35_1625{left:586px;bottom:354px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t36_1625{left:739px;bottom:354px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t37_1625{left:101px;bottom:329px;}
#t38_1625{left:179px;bottom:329px;letter-spacing:-0.12px;}
#t39_1625{left:264px;bottom:329px;letter-spacing:-0.12px;}
#t3a_1625{left:422px;bottom:329px;letter-spacing:-0.12px;}
#t3b_1625{left:607px;bottom:329px;letter-spacing:-0.14px;}
#t3c_1625{left:760px;bottom:329px;letter-spacing:-0.12px;}
#t3d_1625{left:101px;bottom:305px;}
#t3e_1625{left:179px;bottom:305px;letter-spacing:-0.12px;}
#t3f_1625{left:270px;bottom:305px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3g_1625{left:427px;bottom:305px;letter-spacing:-0.11px;}
#t3h_1625{left:577px;bottom:305px;letter-spacing:-0.12px;}
#t3i_1625{left:760px;bottom:305px;letter-spacing:-0.13px;}
#t3j_1625{left:102px;bottom:280px;}
#t3k_1625{left:180px;bottom:280px;letter-spacing:-0.1px;}
#t3l_1625{left:270px;bottom:280px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3m_1625{left:423px;bottom:280px;letter-spacing:-0.12px;}
#t3n_1625{left:577px;bottom:280px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3o_1625{left:760px;bottom:280px;letter-spacing:-0.12px;}

.s1_1625{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1625{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1625{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1625{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1625{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1625{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1625{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1625{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_1625{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_1625{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1625" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1625Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1625" style="-webkit-user-select: none;"><object width="935" height="1210" data="1625/1625.svg" type="image/svg+xml" id="pdf1625" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1625" class="t s1_1625">POR—Bitwise Logical OR </span>
<span id="t2_1625" class="t s2_1625">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1625" class="t s1_1625">Vol. 2B </span><span id="t4_1625" class="t s1_1625">4-405 </span>
<span id="t5_1625" class="t s3_1625">POR—Bitwise Logical OR </span>
<span id="t6_1625" class="t s4_1625">Instruction Operand Encoding </span>
<span id="t7_1625" class="t s4_1625">Description </span>
<span id="t8_1625" class="t s5_1625">Performs a bitwise logical OR operation on the source operand (second operand) and the destination operand (first </span>
<span id="t9_1625" class="t s5_1625">operand) and stores the result in the destination operand. Each bit of the result is set to 1 if either or both of the </span>
<span id="ta_1625" class="t s5_1625">corresponding bits of the first and second operands are 1; otherwise, it is set to 0. </span>
<span id="tb_1625" class="t s5_1625">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="tc_1625" class="t s5_1625">access additional registers (XMM8-XMM15). </span>
<span id="td_1625" class="t s6_1625">Opcode/ </span>
<span id="te_1625" class="t s6_1625">Instruction </span>
<span id="tf_1625" class="t s6_1625">Op/ </span>
<span id="tg_1625" class="t s6_1625">En </span>
<span id="th_1625" class="t s6_1625">64/32 bit </span>
<span id="ti_1625" class="t s6_1625">Mode </span>
<span id="tj_1625" class="t s6_1625">Support </span>
<span id="tk_1625" class="t s6_1625">CPUID </span>
<span id="tl_1625" class="t s6_1625">Feature </span>
<span id="tm_1625" class="t s6_1625">Flag </span>
<span id="tn_1625" class="t s6_1625">Description </span>
<span id="to_1625" class="t s7_1625">NP 0F EB /r </span>
<span id="tp_1625" class="t s8_1625">1 </span>
<span id="tq_1625" class="t s7_1625">POR mm, mm/m64 </span>
<span id="tr_1625" class="t s9_1625">NOTES: </span>
<span id="ts_1625" class="t s7_1625">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="tt_1625" class="t sa_1625">® </span>
<span id="tu_1625" class="t s7_1625">64 and IA-32 Architectures Soft- </span>
<span id="tv_1625" class="t s7_1625">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="tw_1625" class="t s7_1625">isters,” in the Intel </span>
<span id="tx_1625" class="t sa_1625">® </span>
<span id="ty_1625" class="t s7_1625">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="tz_1625" class="t s7_1625">A </span><span id="t10_1625" class="t s7_1625">V/V </span><span id="t11_1625" class="t s7_1625">MMX </span><span id="t12_1625" class="t s7_1625">Bitwise OR of mm/m64 and mm. </span>
<span id="t13_1625" class="t s7_1625">66 0F EB /r </span>
<span id="t14_1625" class="t s7_1625">POR xmm1, xmm2/m128 </span>
<span id="t15_1625" class="t s7_1625">A </span><span id="t16_1625" class="t s7_1625">V/V </span><span id="t17_1625" class="t s7_1625">SSE2 </span><span id="t18_1625" class="t s7_1625">Bitwise OR of xmm2/m128 and xmm1. </span>
<span id="t19_1625" class="t s7_1625">VEX.128.66.0F.WIG EB /r </span>
<span id="t1a_1625" class="t s7_1625">VPOR xmm1, xmm2, xmm3/m128 </span>
<span id="t1b_1625" class="t s7_1625">B </span><span id="t1c_1625" class="t s7_1625">V/V </span><span id="t1d_1625" class="t s7_1625">AVX </span><span id="t1e_1625" class="t s7_1625">Bitwise OR of xmm2/m128 and xmm3. </span>
<span id="t1f_1625" class="t s7_1625">VEX.256.66.0F.WIG EB /r </span>
<span id="t1g_1625" class="t s7_1625">VPOR ymm1, ymm2, ymm3/m256 </span>
<span id="t1h_1625" class="t s7_1625">B </span><span id="t1i_1625" class="t s7_1625">V/V </span><span id="t1j_1625" class="t s7_1625">AVX2 </span><span id="t1k_1625" class="t s7_1625">Bitwise OR of ymm2/m256 and ymm3. </span>
<span id="t1l_1625" class="t s7_1625">EVEX.128.66.0F.W0 EB /r </span>
<span id="t1m_1625" class="t s7_1625">VPORD xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst </span>
<span id="t1n_1625" class="t s7_1625">C </span><span id="t1o_1625" class="t s7_1625">V/V </span><span id="t1p_1625" class="t s7_1625">AVX512VL </span>
<span id="t1q_1625" class="t s7_1625">AVX512F </span>
<span id="t1r_1625" class="t s7_1625">Bitwise OR of packed doubleword integers in </span>
<span id="t1s_1625" class="t s7_1625">xmm2 and xmm3/m128/m32bcst using </span>
<span id="t1t_1625" class="t s7_1625">writemask k1. </span>
<span id="t1u_1625" class="t s7_1625">EVEX.256.66.0F.W0 EB /r </span>
<span id="t1v_1625" class="t s7_1625">VPORD ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst </span>
<span id="t1w_1625" class="t s7_1625">C </span><span id="t1x_1625" class="t s7_1625">V/V </span><span id="t1y_1625" class="t s7_1625">AVX512VL </span>
<span id="t1z_1625" class="t s7_1625">AVX512F </span>
<span id="t20_1625" class="t s7_1625">Bitwise OR of packed doubleword integers in </span>
<span id="t21_1625" class="t s7_1625">ymm2 and ymm3/m256/m32bcst using </span>
<span id="t22_1625" class="t s7_1625">writemask k1. </span>
<span id="t23_1625" class="t s7_1625">EVEX.512.66.0F.W0 EB /r </span>
<span id="t24_1625" class="t s7_1625">VPORD zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst </span>
<span id="t25_1625" class="t s7_1625">C </span><span id="t26_1625" class="t s7_1625">V/V </span><span id="t27_1625" class="t s7_1625">AVX512F </span><span id="t28_1625" class="t s7_1625">Bitwise OR of packed doubleword integers in </span>
<span id="t29_1625" class="t s7_1625">zmm2 and zmm3/m512/m32bcst using </span>
<span id="t2a_1625" class="t s7_1625">writemask k1. </span>
<span id="t2b_1625" class="t s7_1625">EVEX.128.66.0F.W1 EB /r </span>
<span id="t2c_1625" class="t s7_1625">VPORQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst </span>
<span id="t2d_1625" class="t s7_1625">C </span><span id="t2e_1625" class="t s7_1625">V/V </span><span id="t2f_1625" class="t s7_1625">AVX512VL </span>
<span id="t2g_1625" class="t s7_1625">AVX512F </span>
<span id="t2h_1625" class="t s7_1625">Bitwise OR of packed quadword integers in </span>
<span id="t2i_1625" class="t s7_1625">xmm2 and xmm3/m128/m64bcst using </span>
<span id="t2j_1625" class="t s7_1625">writemask k1. </span>
<span id="t2k_1625" class="t s7_1625">EVEX.256.66.0F.W1 EB /r </span>
<span id="t2l_1625" class="t s7_1625">VPORQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst </span>
<span id="t2m_1625" class="t s7_1625">C </span><span id="t2n_1625" class="t s7_1625">V/V </span><span id="t2o_1625" class="t s7_1625">AVX512VL </span>
<span id="t2p_1625" class="t s7_1625">AVX512F </span>
<span id="t2q_1625" class="t s7_1625">Bitwise OR of packed quadword integers in </span>
<span id="t2r_1625" class="t s7_1625">ymm2 and ymm3/m256/m64bcst using </span>
<span id="t2s_1625" class="t s7_1625">writemask k1. </span>
<span id="t2t_1625" class="t s7_1625">EVEX.512.66.0F.W1 EB /r </span>
<span id="t2u_1625" class="t s7_1625">VPORQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst </span>
<span id="t2v_1625" class="t s7_1625">C </span><span id="t2w_1625" class="t s7_1625">V/V </span><span id="t2x_1625" class="t s7_1625">AVX512F </span><span id="t2y_1625" class="t s7_1625">Bitwise OR of packed quadword integers in </span>
<span id="t2z_1625" class="t s7_1625">zmm2 and zmm3/m512/m64bcst using </span>
<span id="t30_1625" class="t s7_1625">writemask k1. </span>
<span id="t31_1625" class="t s6_1625">Op/En </span><span id="t32_1625" class="t s6_1625">Tuple Type </span><span id="t33_1625" class="t s6_1625">Operand 1 </span><span id="t34_1625" class="t s6_1625">Operand 2 </span><span id="t35_1625" class="t s6_1625">Operand 3 </span><span id="t36_1625" class="t s6_1625">Operand 4 </span>
<span id="t37_1625" class="t s7_1625">A </span><span id="t38_1625" class="t s7_1625">N/A </span><span id="t39_1625" class="t s7_1625">ModRM:reg (r, w) </span><span id="t3a_1625" class="t s7_1625">ModRM:r/m (r) </span><span id="t3b_1625" class="t s7_1625">N/A </span><span id="t3c_1625" class="t s7_1625">N/A </span>
<span id="t3d_1625" class="t s7_1625">B </span><span id="t3e_1625" class="t s7_1625">N/A </span><span id="t3f_1625" class="t s7_1625">ModRM:reg (w) </span><span id="t3g_1625" class="t s7_1625">VEX.vvvv (r) </span><span id="t3h_1625" class="t s7_1625">ModRM:r/m (r) </span><span id="t3i_1625" class="t s7_1625">N/A </span>
<span id="t3j_1625" class="t s7_1625">C </span><span id="t3k_1625" class="t s7_1625">Full </span><span id="t3l_1625" class="t s7_1625">ModRM:reg (w) </span><span id="t3m_1625" class="t s7_1625">EVEX.vvvv (r) </span><span id="t3n_1625" class="t s7_1625">ModRM:r/m (r) </span><span id="t3o_1625" class="t s7_1625">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
