module topmodule (
    input clk,
    input j,
    input k,
    output reg Q); 
    
    wire d;
    wire x,y;
    
    //it is a flipflop convertion D to JK
    
    assign x=~Q & j;
    assign y=Q & ~k;
    assign d=x|y;
    
    always@(posedge clk)
        begin
            Q<=d;
        end

endmodule
