<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='95' u='c' c='_ZNK4llvm3EVT32changeVectorElementTypeToIntegerEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='103' u='c' c='_ZNK4llvm3EVT23changeVectorElementTypeES0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='103' u='c' c='_ZNK4llvm3EVT23changeVectorElementTypeES0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='115' u='c' c='_ZN4llvm3EVT19changeTypeToIntegerEv'/>
<def f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='121' ll='123' type='bool llvm::EVT::isSimple() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='127' u='c' c='_ZNK4llvm3EVT10isExtendedEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='132' u='c' c='_ZNK4llvm3EVT15isFloatingPointEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='137' u='c' c='_ZNK4llvm3EVT9isIntegerEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='142' u='c' c='_ZNK4llvm3EVT15isScalarIntegerEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='147' u='c' c='_ZNK4llvm3EVT8isVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='153' u='c' c='_ZNK4llvm3EVT16isScalableVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='157' u='c' c='_ZNK4llvm3EVT19isFixedLengthVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='163' u='c' c='_ZNK4llvm3EVT13is16BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='168' u='c' c='_ZNK4llvm3EVT13is32BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='173' u='c' c='_ZNK4llvm3EVT13is64BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='178' u='c' c='_ZNK4llvm3EVT14is128BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='183' u='c' c='_ZNK4llvm3EVT14is256BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='188' u='c' c='_ZNK4llvm3EVT14is512BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='193' u='c' c='_ZNK4llvm3EVT15is1024BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='198' u='c' c='_ZNK4llvm3EVT15is2048BitVectorEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='292' u='c' c='_ZNK4llvm3EVT20getVectorElementTypeEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='309' u='c' c='_ZNK4llvm3EVT20getVectorNumElementsEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='317' u='c' c='_ZNK4llvm3EVT21getVectorElementCountEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='334' u='c' c='_ZNK4llvm3EVT13getSizeInBitsEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='457' u='c' c='_ZNK4llvm3EVT10getRawBitsEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='120'>/// Test if the given EVT is simple (as opposed to being extended).</doc>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='546' u='c' c='_ZNK4llvm18TargetLoweringBase23isLoadBitCastBeneficialENS_3EVTES1_RKNS_12SelectionDAGERKNS_17MachineMemOperandE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='546' u='c' c='_ZNK4llvm18TargetLoweringBase23isLoadBitCastBeneficialENS_3EVTES1_RKNS_12SelectionDAGERKNS_17MachineMemOperandE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='888' u='c' c='_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1274' u='c' c='_ZNK4llvm18TargetLoweringBase18isIndexedLoadLegalEjNS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1288' u='c' c='_ZNK4llvm18TargetLoweringBase19isIndexedStoreLegalEjNS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1302' u='c' c='_ZNK4llvm18TargetLoweringBase24isIndexedMaskedLoadLegalEjNS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1316' u='c' c='_ZNK4llvm18TargetLoweringBase25isIndexedMaskedStoreLegalEjNS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1440' u='c' c='_ZNK4llvm18TargetLoweringBase15getRegisterTypeERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1468' u='c' c='_ZNK4llvm18TargetLoweringBase15getNumRegistersERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2768' u='c' c='_ZNK4llvm18TargetLoweringBase20shouldFormOverflowOpEjNS_3EVTEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='248' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='250' u='c' c='_ZN12_GLOBAL__N_111DAGCombinerC1ERN4llvm12SelectionDAGEPNS1_9AAResultsENS1_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='936' u='c' c='_ZL32isConstantSplatVectorMaskForTypePN4llvm6SDNodeENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='3860' u='c' c='_ZL24isDivRemLibcallAvailablePN4llvm6SDNodeEbRKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4346' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner10visitMULHSEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4403' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner10visitMULHUEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4480' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner14visitSMUL_LOHIEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4523' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner14visitUMUL_LOHIEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='7388' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16MatchLoadCombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='8468' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitSRAEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17309' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22mergeConsecutiveStoresEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18994' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner23reduceBuildVecToShuffleEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='280' u='c' c='_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='495' u='c' c='_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1410' u='c' c='_ZN4llvm8FastISel10selectCastEPKNS_4UserEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1411' u='c' c='_ZN4llvm8FastISel10selectCastEPKNS_4UserEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1702' u='c' c='_ZN4llvm8FastISel18selectExtractValueEPKNS_4UserE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h' l='73' u='c' c='_ZNK4llvm16DAGTypeLegalizer17isSimpleLegalTypeENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1667' u='c' c='_ZN4llvm12SelectionDAG12getValueTypeENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2293' u='c' c='_ZN4llvm12SelectionDAG9FoldSetCCENS_3EVTENS_7SDValueES2_NS_3ISD8CondCodeERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8236' u='c' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmERKNS_8CallBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='2256' u='c' c='_ZN4llvm16SelectionDAGISel20Select_READ_REGISTEREPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='2273' u='c' c='_ZN4llvm16SelectionDAGISel21Select_WRITE_REGISTEREPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2108' u='c' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='941' u='c' c='_ZNK4llvm18TargetLoweringBase17getTypeConversionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1027' u='c' c='_ZNK4llvm18TargetLoweringBase17getTypeConversionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1052' u='c' c='_ZNK4llvm18TargetLoweringBase17getTypeConversionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/TypePromotion.cpp' l='978' u='c' c='_ZN12_GLOBAL__N_113TypePromotion13runOnFunctionERN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='465' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='524' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='982' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1486' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2981' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3893' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3947' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3949' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4634' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4575' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5281' u='c' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10807' u='c' c='_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10808' u='c' c='_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11035' u='c' c='_ZNK4llvm21AArch64TargetLowering13hasPairedLoadENS_3EVTERNS_5AlignE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11546' u='c' c='_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12145' u='c' c='_ZL21performFpToIntCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12149' u='c' c='_ZL21performFpToIntCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12222' u='c' c='_ZL18performFDivCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12223' u='c' c='_ZL18performFDivCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12411' u='c' c='_ZL32isConstantSplatVectorMaskForTypePN4llvm6SDNodeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='13797' u='c' c='_ZL20performExtendCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='13797' u='c' c='_ZL20performExtendCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='345' u='c' c='_ZN4llvm14AArch64TTIImpl16getCastInstrCostEjPNS_4TypeES2_NS_19TargetTransformInfo15CastContextHintENS3_14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='345' u='c' c='_ZN4llvm14AArch64TTIImpl16getCastInstrCostEjPNS_4TypeES2_NS_19TargetTransformInfo15CastContextHintENS3_14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='745' u='c' c='_ZN4llvm14AArch64TTIImpl18getCmpSelInstrCostEjPNS_4TypeES2_NS_7CmpInst9PredicateENS_19TargetTransformInfo14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='745' u='c' c='_ZN4llvm14AArch64TTIImpl18getCmpSelInstrCostEjPNS_4TypeES2_NS_7CmpInst9PredicateENS_19TargetTransformInfo14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1109' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='507' u='c' c='_ZN4llvm10GCNTTIImpl22getArithmeticInstrCostEjPNS_4TypeENS_19TargetTransformInfo14TargetCostKindENS3_16OperandValueKindES5_NS3_22OperandValuePropertie9548614'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='726' u='c' c='_ZN4llvm10GCNTTIImpl21getIntrinsicInstrCostERKNS_23IntrinsicCostAttributesENS_19TargetTransformInfo14TargetCostKindE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1648' u='c' c='_ZNK4llvm18R600TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7834' u='c' c='_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='71' u='c' c='_ZL15isSupportedTypeRKN4llvm10DataLayoutERKNS_17ARMTargetLoweringEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='635' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='682' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1343' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1537' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1780' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2128' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2187' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2757' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2758' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='3044' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4834' u='c' c='_ZL15LowerSADDSUBSATN4llvm7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14844' u='c' c='_ZL18PerformVCVTCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14902' u='c' c='_ZL18PerformVDIVCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16510' u='c' c='_ZNK4llvm17ARMTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16627' u='c' c='_ZNK4llvm17ARMTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16628' u='c' c='_ZNK4llvm17ARMTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16644' u='c' c='_ZNK4llvm17ARMTargetLowering10isFNegFreeENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16877' u='c' c='_ZNK4llvm17ARMTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16982' u='c' c='_ZL23isLegalAddressImmediatelN4llvm3EVTEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17085' u='c' c='_ZNK4llvm17ARMTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18079' u='c' c='_ZNK4llvm17ARMTargetLowering11LowerDivRemENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='415' u='c' c='_ZN4llvm10ARMTTIImpl16getCastInstrCostEjPNS_4TypeES2_NS_19TargetTransformInfo15CastContextHintENS3_14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='415' u='c' c='_ZN4llvm10ARMTTIImpl16getCastInstrCostEjPNS_4TypeES2_NS_19TargetTransformInfo15CastContextHintENS3_14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='870' u='c' c='_ZN4llvm10ARMTTIImpl18getCmpSelInstrCostEjPNS_4TypeES2_NS_7CmpInst9PredicateENS_19TargetTransformInfo14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='870' u='c' c='_ZN4llvm10ARMTTIImpl18getCmpSelInstrCostEjPNS_4TypeES2_NS_7CmpInst9PredicateENS_19TargetTransformInfo14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='1496' u='c' c='_ZN4llvm10ARMTTIImpl26getArithmeticReductionCostEjPNS_10VectorTypeEbNS_19TargetTransformInfo14TargetCostKindE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='1520' u='c' c='_ZN4llvm10ARMTTIImpl27getExtendedAddReductionCostEbbPNS_4TypeEPNS_10VectorTypeENS_19TargetTransformInfo14TargetCostKindE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp' l='1520' u='c' c='_ZN4llvm10ARMTTIImpl27getExtendedAddReductionCostEbbPNS_4TypeEPNS_10VectorTypeENS_19TargetTransformInfo14TargetCostKindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='1171' u='c' c='_ZN4llvm19HexagonDAGToDAGISel13ppHoistZextI1EOSt6vectorIPNS_6SDNodeESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='1178' u='c' c='_ZN4llvm19HexagonDAGToDAGISel13ppHoistZextI1EOSt6vectorIPNS_6SDNodeESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='614' u='c' c='_ZNK4llvm21HexagonTargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2052' u='c' c='_ZNK4llvm21HexagonTargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2052' u='c' c='_ZNK4llvm21HexagonTargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='2303' u='c' c='_ZNK4llvm21HexagonTargetLowering14isHvxOperationEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='2306' u='c' c='_ZNK4llvm21HexagonTargetLowering14isHvxOperationEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='2314' u='c' c='_ZNK4llvm21HexagonTargetLowering14isHvxOperationEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='174' u='c' c='_ZNK4llvm16HexagonSubtarget12isTypeForHVXEPNS_4TypeEb'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='451' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='599' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1367' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1735' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel9selectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1815' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel12selectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1817' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel12selectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1918' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel12selectDivRemEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='850' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel7tryLoadEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='1002' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel13tryLoadVectorEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='1717' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel8tryStoreEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2279' u='c' c='_ZNK4llvm19NVPTXTargetLowering16LowerSTOREVectorENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='277' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='826' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1075' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel11SelectIToFPEPKN4llvm11InstructionEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1753' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1914' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1916' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel12SelectIntExtEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='2257' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2773' u='c' c='_ZL21usePartialVectorLoadsPN4llvm6SDNodeERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13572' u='c' c='_ZNK4llvm17PPCTargetLowering18combineFPToIntToFPEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14241' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14256' u='c' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15556' u='c' c='_ZNK4llvm17PPCTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15822' u='c' c='_ZNK4llvm17PPCTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4472' u='c' c='_ZNK4llvm19RISCVTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='693' u='c' c='_ZNK4llvm21SystemZTargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='5697' u='c' c='_ZNK4llvm21SystemZTargetLowering20canTreatAsByteVectorENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='6008' u='c' c='_ZL19isVectorElementSwapN4llvm8ArrayRefIiEENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp' l='120' u='c' c='_ZN12_GLOBAL__N_119WebAssemblyFastISel13getSimpleTypeEPN4llvm4TypeE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp' l='1145' u='c' c='_ZN12_GLOBAL__N_119WebAssemblyFastISel13selectBitCastEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp' l='1145' u='c' c='_ZN12_GLOBAL__N_119WebAssemblyFastISel13selectBitCastEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='301' u='c' c='_ZN12_GLOBAL__N_111X86FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTEb'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3123' u='c' c='_ZN12_GLOBAL__N_111X86FastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3879' u='c' c='_ZN12_GLOBAL__N_111X86FastISel23fastMaterializeConstantEPKN4llvm8ConstantE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5323' u='c' c='_ZNK4llvm17X86TargetLowering20shouldFormOverflowOpEjNS_3EVTEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7759' u='c' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERKNS_5APIntERNS_15SmallVectorImplIiEERNS4_IS0_EERKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7835' u='c' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERKNS_5APIntERNS_15SmallVectorImplIiEERNS4_IS0_EERKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7903' u='c' c='_ZL22getTargetShuffleInputsN4llvm7SDValueERKNS_5APIntERNS_15SmallVectorImplIS0_EERNS4_IiEERS1_S9_RKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7924' u='c' c='_ZL22getTargetShuffleInputsN4llvm7SDValueERNS_15SmallVectorImplIS0_EERNS1_IiEERKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31518' u='c' c='_ZNK4llvm17X86TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31519' u='c' c='_ZNK4llvm17X86TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31587' u='c' c='_ZNK4llvm17X86TargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31611' u='c' c='_ZNK4llvm17X86TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36378' u='c' c='_ZL29combineX86ShufflesRecursivelyN4llvm8ArrayRefINS_7SDValueEEEiS1_NS0_IiEENS0_IPKNS_6SDNodeEEEjjbbRNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37928' u='c' c='_ZL13narrowShufflePN4llvm19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39215' u='c' c='_ZL18combineBitcastvxi1RN4llvm12SelectionDAGENS_3EVTENS_7SDValueERKNS_5SDLocERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43500' u='c' c='_ZL19combineVectorInsertPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43835' u='c' c='_ZL21combineAndMaskToShiftPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='44581' u='c' c='_ZL25foldVectorXorShiftIntoCmpPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45998' u='c' c='_ZL23combineVectorTruncationPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='46045' u='c' c='_ZL31combineVectorSignBitsTruncationPN4llvm6SDNodeERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='46049' u='c' c='_ZL31combineVectorSignBitsTruncationPN4llvm6SDNodeERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='49726' u='c' c='_ZL23combineExtractSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='1028' u='c' c='_ZN4llvm10X86TTIImpl14getShuffleCostENS_19TargetTransformInfo11ShuffleKindEPNS_10VectorTypeEiS4_'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='2020' u='c' c='_ZN4llvm10X86TTIImpl16getCastInstrCostEjPNS_4TypeES2_NS_19TargetTransformInfo15CastContextHintENS3_14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='2020' u='c' c='_ZN4llvm10X86TTIImpl16getCastInstrCostEjPNS_4TypeES2_NS_19TargetTransformInfo15CastContextHintENS3_14TargetCostKindEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='3288' u='c' c='_ZN4llvm10X86TTIImpl21getMaskedMemoryOpCostEjPNS_4TypeENS_5AlignEjNS_19TargetTransformInfo14TargetCostKindE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='3382' u='c' c='_ZN4llvm10X86TTIImpl26getArithmeticReductionCostEjPNS_10VectorTypeEbNS_19TargetTransformInfo14TargetCostKindE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='3765' u='c' c='_ZN4llvm10X86TTIImpl22getMinMaxReductionCostEPNS_10VectorTypeES2_bbNS_19TargetTransformInfo14TargetCostKindE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetTransformInfo.cpp' l='4544' u='c' c='_ZN4llvm10X86TTIImpl30getInterleavedMemoryOpCostAVX2EjPNS_15FixedVectorTypeEjNS_8ArrayRefIjEENS_5AlignEjNS_19TargetTransformInfo14TargetCostKindEbb'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='184' u='c' c='_ZNK4llvm19XCoreTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='185' u='c' c='_ZNK4llvm19XCoreTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE'/>
