// Seed: 204347662
module module_0 #(
    parameter id_3 = 32'd23,
    parameter id_4 = 32'd18
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  parameter id_3 = 1;
  wire _id_4;
  logic id_5, id_6, id_7, id_8;
  logic [1 : -1  ==  id_3] id_9;
  ;
  wire id_10;
  logic [id_4 : -1] id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd98
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire id_4 = id_2;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign modCall_1.id_3 = 0;
  logic [id_2 : -1] id_5 = -1;
endmodule
