# Tiny Tapeout project information
project:
  title:        "TRNG"      # Project title
  author:       "Muhammad Bilal"      # Your name
  discord:      "Muhammad Bilal"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Generate Raw and Hashed Random Numbers"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "6x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_bilal_trng"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_bilal_trng.v"
    - "ch_xyz.v"
    - "maj_xyz.v"
    - "summation_1.v"
    - "compression.v"
    - "message_schedule.v"
    - "constants.v"
    - "T1.v"
    - "Repetition_Count_Test.v"
    - "T2.v"
    - "controller.v"
    - "SHA256.v"
    - "TRNG.v"
    - "expansion_controller.v"
    - "sigma_0.v"
    - "expansion.v"
    - "sigma_1.v"
    - "uart_tx.v"
    - "finalsum.v"
    - "sum0.v"
    - "hash_generator.v"
    - "summatin_0.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "TRNG_Enable"
  ui[1]: "ctrl_mode"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "failure"
  uo[1]: "hash_rdy"
  uo[2]: "UART_Tx"
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
