

================================================================
== Vitis HLS Report for 'fir_TOP'
================================================================
* Date:           Thu Oct  3 23:45:00 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fir_proj
* Solution:       fir_solution (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       14|       14|         5|          1|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    86|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        0|   2|    201|    90|    -|
|Memory           |        0|   -|     71|     8|    0|
|Multiplexer      |        -|   -|      -|    67|    -|
|Register         |        -|   -|    252|    64|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   2|    524|   315|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   5|      3|     3|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |fir_io_s_axi_U        |fir_io_s_axi       |        0|   0|   36|  40|    0|
    |mul_7s_32s_32_2_1_U1  |mul_7s_32s_32_2_1  |        0|   2|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   2|  201|  90|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |c_U          |c_ROM_AUTO_1R            |        0|   7|   2|    0|    11|    7|     1|           77|
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  71|   8|    0|    22|   39|     2|          429|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_193_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln15_fu_175_p2   |         +|   0|  0|  13|           5|           2|
    |add_ln20_fu_164_p2   |         +|   0|  0|  13|           4|           2|
    |ap_condition_185     |       and|   0|  0|   2|           1|           1|
    |ap_condition_186     |       and|   0|  0|   2|           1|           1|
    |ap_condition_301     |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_158_p2  |      icmp|   0|  0|  13|           5|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  86|          50|          42|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |acc_fu_66                    |   9|          2|   32|         64|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1         |   9|          2|    5|         10|
    |i_fu_62                      |   9|          2|    5|         10|
    |shift_reg_address1           |  13|          3|    4|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  67|         15|   80|        164|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_66                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_load_reg_250                    |   7|   0|    7|          0|
    |i_cast1_reg_226                   |   5|   0|   64|         59|
    |i_fu_62                           |   5|   0|    5|          0|
    |icmp_ln16_reg_231                 |   1|   0|    1|          0|
    |mul_ln21_reg_260                  |  32|   0|   32|          0|
    |shift_reg_load_reg_245            |  32|   0|   32|          0|
    |tmp_reg_222                       |   1|   0|    1|          0|
    |icmp_ln16_reg_231                 |  64|  32|    1|          0|
    |tmp_reg_222                       |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 252|  64|  185|         59|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |   in|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_AWREADY  |  out|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_AWADDR   |   in|    4|       s_axi|        fir_io|   return void|
|s_axi_fir_io_WVALID   |   in|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_WREADY   |  out|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_WDATA    |   in|   32|       s_axi|        fir_io|   return void|
|s_axi_fir_io_WSTRB    |   in|    4|       s_axi|        fir_io|   return void|
|s_axi_fir_io_ARVALID  |   in|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_ARREADY  |  out|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_ARADDR   |   in|    4|       s_axi|        fir_io|   return void|
|s_axi_fir_io_RVALID   |  out|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_RREADY   |   in|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_RDATA    |  out|   32|       s_axi|        fir_io|   return void|
|s_axi_fir_io_RRESP    |  out|    2|       s_axi|        fir_io|   return void|
|s_axi_fir_io_BVALID   |  out|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_BREADY   |   in|    1|       s_axi|        fir_io|   return void|
|s_axi_fir_io_BRESP    |  out|    2|       s_axi|        fir_io|   return void|
|ap_clk                |   in|    1|  ap_ctrl_hs|       fir_TOP|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|       fir_TOP|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|       fir_TOP|  return value|
|y                     |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld              |  out|    1|      ap_vld|             y|       pointer|
|x                     |   in|   32|     ap_none|             x|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

