* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 15 2024 15:29:04

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\sbt_backend\bin\win32\opt\packer.exe  C:\sbt_backend\devices\ICE40P01.dev  C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\netlist\oadb-State_Machine_Project_Top  --package  VQ100  --outdir  C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\packer  --translator  C:\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\placer\State_Machine_Project_Top_pl.sdc  --dst_sdc_file  C:/Users/tapiw/Documents/memorygame/memorygame_Implmnt\sbt\outputs\packer\State_Machine_Project_Top_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: State_Machine_Project_Top
Used Logic Cell: 287/1280
Used Logic Tile: 67/160
Used IO Cell:    16/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 164
Fanout to Tile: 48


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 4 1 0 0 0 0 0 0 0   
15|   0 0 0 1 0 1 0 0 0 0 0 0   
14|   0 0 0 0 0 8 7 0 0 0 0 0   
13|   1 0 0 0 0 8 4 2 0 0 0 0   
12|   8 0 0 1 0 0 1 0 0 0 0 0   
11|   8 3 0 0 0 0 1 4 0 0 1 0   
10|   6 3 0 4 8 5 1 3 3 0 8 6   
 9|   1 1 0 2 5 8 8 8 6 0 8 1   
 8|   1 0 0 1 7 8 6 4 0 0 6 2   
 7|   0 0 0 7 8 3 4 1 3 0 0 0   
 6|   0 0 0 7 8 0 3 8 0 0 0 0   
 5|   0 0 0 3 8 0 7 8 0 0 0 0   
 4|   0 0 0 2 8 1 1 1 1 0 0 0   
 3|   0 0 0 0 0 0 0 1 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.28

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  4  4  0  0  0  0  0  0  0    
15|     0  0  0  4  0  2  0  0  0  0  0  0    
14|     0  0  0  0  0 16 17  0  0  0  0  0    
13|     2  0  0  0  0 16 12  2  0  0  0  0    
12|    16  0  0  4  0  0  4  0  0  0  0  0    
11|    16  7  0  0  0  0  4  4  0  0  2  0    
10|    17 12  0  9 15  7  4  4  3  0 16 16    
 9|     4  1  0  8 17 22 12  8  6  0 16  4    
 8|     2  0  0  3 19 20  6  4  0  0 17  2    
 7|     0  0  0 16 15 10  7  2  6  0  0  0    
 6|     0  0  0 19 15  0  8 16  0  0  0  0    
 5|     0  0  0 12 16  0 20 16  0  0  0  0    
 4|     0  0  0  8 16  2  4  4  1  0  0  0    
 3|     0  0  0  0  0  0  0  2  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 9.33

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0 16  4  0  0  0  0  0  0  0    
15|     0  0  0  4  0  2  0  0  0  0  0  0    
14|     0  0  0  0  0 16 24  0  0  0  0  0    
13|     2  0  0  0  0 16 14  3  0  0  0  0    
12|    16  0  0  4  0  0  4  0  0  0  0  0    
11|    16  9  0  0  0  0  4  5  0  0  2  0    
10|    21 12  0 12 21 12  4  6  3  0 16 21    
 9|     4  1  0  8 19 28 14  8  6  0 16  4    
 8|     2  0  0  3 22 28  6  4  0  0 21  3    
 7|     0  0  0 24 25 11  8  2 12  0  0  0    
 6|     0  0  0 23 15  0 12 16  0  0  0  0    
 5|     0  0  0 12 16  0 26 16  0  0  0  0    
 4|     0  0  0  8 16  2  4  4  1  0  0  0    
 3|     0  0  0  0  0  0  0  2  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 28
Average number of input pins per logic tile: 11.06

***** Run Time Info *****
Run Time:  0
