Fitter report for VGA
Sun Nov 09 21:09:44 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Sun Nov 09 21:09:44 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; VGA                                        ;
; Top-level Entity Name              ; memory                                     ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 56 / 22,320 ( < 1 % )                      ;
;     Total combinational functions  ; 56 / 22,320 ( < 1 % )                      ;
;     Dedicated logic registers      ; 4 / 22,320 ( < 1 % )                       ;
; Total registers                    ; 4                                          ;
; Total pins                         ; 43 / 154 ( 28 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 393,216 / 608,256 ( 65 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; dataOut[0] ; Missing drive strength and slew rate ;
; dataOut[1] ; Missing drive strength and slew rate ;
; dataOut[2] ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; BLUE       ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; GREEN      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; RED        ; PIN_D3        ; QSF Assignment ;
; Location ;                ;              ; VGA_HSync  ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; VGA_VSync  ; PIN_B5        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 206 ) ; 0.00 % ( 0 / 206 )         ; 0.00 % ( 0 / 206 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 206 ) ; 0.00 % ( 0 / 206 )         ; 0.00 % ( 0 / 206 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 196 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Kelvin/Documents/ECPE 174/Project/VGA files/Proj File/output_files/VGA.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 56 / 22,320 ( < 1 % )      ;
;     -- Combinational with no register       ; 52                         ;
;     -- Register only                        ; 0                          ;
;     -- Combinational with a register        ; 4                          ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 52                         ;
;     -- 3 input functions                    ; 0                          ;
;     -- <=2 input functions                  ; 4                          ;
;     -- Register only                        ; 0                          ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 56                         ;
;     -- arithmetic mode                      ; 0                          ;
;                                             ;                            ;
; Total registers*                            ; 4 / 23,018 ( < 1 % )       ;
;     -- Dedicated logic registers            ; 4 / 22,320 ( < 1 % )       ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 5 / 1,395 ( < 1 % )        ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 43 / 154 ( 28 % )          ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 1                          ;
; M9Ks                                        ; 48 / 66 ( 73 % )           ;
; Total block memory bits                     ; 393,216 / 608,256 ( 65 % ) ;
; Total block memory implementation bits      ; 442,368 / 608,256 ( 73 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 1 / 20 ( 5 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 1.4% / 1.0% / 2.0%         ;
; Peak interconnect usage (total/H/V)         ; 4.8% / 2.8% / 7.7%         ;
; Maximum fan-out                             ; 100                        ;
; Highest non-global fan-out                  ; 52                         ;
; Total fan-out                               ; 1720                       ;
; Average fan-out                             ; 8.39                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 56 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 52                   ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;     -- Combinational with a register        ; 4                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 52                   ; 0                              ;
;     -- 3 input functions                    ; 0                    ; 0                              ;
;     -- <=2 input functions                  ; 4                    ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 56                   ; 0                              ;
;     -- arithmetic mode                      ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 4                    ; 0                              ;
;     -- Dedicated logic registers            ; 4 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 5 / 1395 ( < 1 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 43                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 393216               ; 0                              ;
; Total RAM block bits                        ; 442368               ; 0                              ;
; M9K                                         ; 48 / 66 ( 72 % )     ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )       ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 1811                 ; 5                              ;
;     -- Registered Connections               ; 61                   ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 40                   ; 0                              ;
;     -- Output Ports                         ; 3                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; RE        ; R10   ; 4        ; 34           ; 0            ; 21           ; 52                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; WE        ; J15   ; 5        ; 53           ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clock     ; R8    ; 3        ; 27           ; 0            ; 21           ; 100                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; dataIn[0] ; E7    ; 8        ; 16           ; 34           ; 14           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dataIn[1] ; A12   ; 7        ; 43           ; 34           ; 14           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; dataIn[2] ; R11   ; 4        ; 34           ; 0            ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[0]  ; A7    ; 8        ; 20           ; 34           ; 21           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[10] ; B11   ; 7        ; 40           ; 34           ; 7            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[11] ; F9    ; 7        ; 34           ; 34           ; 0            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[12] ; A11   ; 7        ; 40           ; 34           ; 0            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[13] ; J13   ; 5        ; 53           ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[14] ; P11   ; 4        ; 38           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[15] ; J14   ; 5        ; 53           ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[16] ; J16   ; 5        ; 53           ; 14           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[1]  ; R9    ; 4        ; 27           ; 0            ; 7            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[2]  ; T9    ; 4        ; 27           ; 0            ; 0            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[3]  ; E9    ; 7        ; 29           ; 34           ; 14           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[4]  ; P16   ; 5        ; 53           ; 7            ; 7            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[5]  ; N9    ; 4        ; 29           ; 0            ; 0            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[6]  ; A6    ; 8        ; 16           ; 34           ; 0            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[7]  ; C6    ; 8        ; 18           ; 34           ; 21           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[8]  ; P8    ; 3        ; 25           ; 0            ; 14           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rAddr[9]  ; B7    ; 8        ; 18           ; 34           ; 0            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[0]  ; A15   ; 7        ; 38           ; 34           ; 14           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[10] ; E8    ; 8        ; 20           ; 34           ; 7            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[11] ; C8    ; 8        ; 23           ; 34           ; 14           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[12] ; T8    ; 3        ; 27           ; 0            ; 14           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[13] ; G16   ; 6        ; 53           ; 20           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[14] ; N8    ; 3        ; 20           ; 0            ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[15] ; L2    ; 2        ; 0            ; 11           ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[16] ; J2    ; 2        ; 0            ; 15           ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[1]  ; B12   ; 7        ; 43           ; 34           ; 21           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[2]  ; C9    ; 7        ; 31           ; 34           ; 0            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[3]  ; B10   ; 7        ; 34           ; 34           ; 14           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[4]  ; F8    ; 8        ; 20           ; 34           ; 14           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[5]  ; D9    ; 7        ; 31           ; 34           ; 7            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[6]  ; N14   ; 5        ; 53           ; 6            ; 21           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[7]  ; A10   ; 7        ; 34           ; 34           ; 7            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[8]  ; M8    ; 3        ; 20           ; 0            ; 7            ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; wAddr[9]  ; D8    ; 8        ; 23           ; 34           ; 21           ; 48                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; dataOut[0] ; J1    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataOut[1] ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataOut[2] ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; rAddr[16]               ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; WE                      ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO        ; wAddr[13]               ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO        ; dataOut[2]              ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; rAddr[10]               ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; wAddr[0]                ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; rAddr[11]               ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO        ; wAddr[7]                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO        ; wAddr[3]                ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; wAddr[2]                ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; wAddr[5]                ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; rAddr[3]                ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; wAddr[11]               ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; wAddr[10]               ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; wAddr[4]                ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; rAddr[0]                ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO        ; rAddr[9]                ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; rAddr[6]                ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO        ; dataIn[0]               ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 16 ( 19 % )  ; 2.5V          ; --           ;
; 3        ; 5 / 25 ( 20 % )  ; 2.5V          ; --           ;
; 4        ; 7 / 20 ( 35 % )  ; 2.5V          ; --           ;
; 5        ; 6 / 18 ( 33 % )  ; 2.5V          ; --           ;
; 6        ; 3 / 13 ( 23 % )  ; 2.5V          ; --           ;
; 7        ; 11 / 24 ( 46 % ) ; 2.5V          ; --           ;
; 8        ; 9 / 24 ( 38 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; rAddr[6]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 220        ; 8        ; rAddr[0]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; wAddr[7]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 188        ; 7        ; rAddr[12]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 186        ; 7        ; dataIn[1]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; wAddr[0]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; rAddr[9]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; wAddr[3]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; rAddr[10]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; wAddr[1]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; rAddr[7]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; wAddr[11]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; wAddr[2]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; wAddr[9]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; wAddr[5]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; dataIn[0]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 218        ; 8        ; wAddr[10]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 205        ; 7        ; rAddr[3]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; wAddr[4]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; rAddr[11]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; dataOut[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 159        ; 6        ; wAddr[13]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; dataOut[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 29         ; 2        ; wAddr[16]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; rAddr[13]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; rAddr[15]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 143        ; 5        ; WE                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 142        ; 5        ; rAddr[16]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; wAddr[15]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; wAddr[8]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; wAddr[14]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 93         ; 4        ; rAddr[5]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; wAddr[6]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; rAddr[8]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; rAddr[14]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; rAddr[4]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clock                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; rAddr[1]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 96         ; 4        ; RE                                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; dataIn[2]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; wAddr[12]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 89         ; 4        ; rAddr[2]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 97         ; 4        ; dataOut[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                            ; Library Name ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------+--------------+
; |memory                                ; 56 (0)      ; 4 (0)                     ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 43   ; 0            ; 52 (0)       ; 0 (0)             ; 4 (0)            ; |memory                                                                        ; work         ;
;    |altsyncram:ram_rtl_0|              ; 56 (0)      ; 4 (0)                     ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (0)       ; 0 (0)             ; 4 (0)            ; |memory|altsyncram:ram_rtl_0                                                   ; work         ;
;       |altsyncram_o5e1:auto_generated| ; 56 (4)      ; 4 (4)                     ; 0 (0)         ; 393216      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (0)       ; 0 (0)             ; 4 (0)            ; |memory|altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated                    ; work         ;
;          |decode_bua:decode2|          ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |memory|altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2 ; work         ;
;          |mux_oob:mux3|                ; 38 (38)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 4 (4)            ; |memory|altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3       ; work         ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; dataOut[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataOut[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataOut[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rAddr[16]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clock      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RE         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rAddr[15]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rAddr[13]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; WE         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[13]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[14]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[16]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[15]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataIn[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[0]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wAddr[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[4]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wAddr[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[8]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wAddr[9]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[10]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; wAddr[11]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; wAddr[12]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rAddr[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rAddr[1]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rAddr[2]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rAddr[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rAddr[4]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rAddr[5]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rAddr[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rAddr[7]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rAddr[8]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rAddr[9]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rAddr[10]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rAddr[11]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rAddr[12]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rAddr[14]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataIn[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; dataIn[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                               ;
+------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------+-------------------+---------+
; rAddr[16]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[3]                    ; 1                 ; 6       ;
; clock                                                                                          ;                   ;         ;
; RE                                                                                             ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[3]                    ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[2]                    ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[1]                    ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[0]                    ; 1                 ; 6       ;
; rAddr[15]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[2]                    ; 0                 ; 6       ;
; rAddr[13]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[0]                    ; 0                 ; 6       ;
; WE                                                                                             ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode656w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode646w[3]~0 ; 0                 ; 6       ;
; wAddr[13]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode656w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode646w[3]~0 ; 0                 ; 6       ;
; wAddr[14]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode726w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode706w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode716w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode695w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode636w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode616w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode626w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode599w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode766w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode746w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode756w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode736w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode676w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode656w[3]~1 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode666w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode646w[3]~1 ; 0                 ; 6       ;
; wAddr[16]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode726w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode706w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode716w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode695w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode636w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode616w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode626w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode599w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode766w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode746w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode756w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode736w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode676w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode656w[3]~1 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode666w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode646w[3]~1 ; 0                 ; 6       ;
; wAddr[15]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode726w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode706w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode716w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode695w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode636w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode616w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode626w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode599w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode766w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode746w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode756w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode736w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode676w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode656w[3]~1 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode666w[3]~0 ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode646w[3]~1 ; 0                 ; 6       ;
; dataIn[0]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
; wAddr[0]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
; wAddr[1]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; wAddr[2]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; wAddr[3]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; wAddr[4]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
; wAddr[5]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; wAddr[6]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; wAddr[7]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; wAddr[8]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
; wAddr[9]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; wAddr[10]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; wAddr[11]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
; wAddr[12]                                                                                      ;                   ;         ;
; rAddr[0]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; rAddr[1]                                                                                       ;                   ;         ;
; rAddr[2]                                                                                       ;                   ;         ;
; rAddr[3]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; rAddr[4]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
; rAddr[5]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
; rAddr[6]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; rAddr[7]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
; rAddr[8]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; rAddr[9]                                                                                       ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; rAddr[10]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
; rAddr[11]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
; rAddr[12]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1                 ; 6       ;
; rAddr[14]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[1]                    ; 0                 ; 6       ;
; dataIn[1]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 0                 ; 6       ;
; dataIn[2]                                                                                      ;                   ;         ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 0                 ; 6       ;
;      - altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; RE                                                                                      ; PIN_R10            ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode599w[3]~0 ; LCCOMB_X24_Y16_N30 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode616w[3]~0 ; LCCOMB_X24_Y16_N10 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode626w[3]~0 ; LCCOMB_X24_Y16_N20 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode636w[3]~0 ; LCCOMB_X24_Y16_N0  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode646w[3]~1 ; LCCOMB_X24_Y16_N6  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode656w[3]~1 ; LCCOMB_X24_Y16_N2  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode666w[3]~0 ; LCCOMB_X24_Y16_N12 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode676w[3]~0 ; LCCOMB_X24_Y16_N8  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode695w[3]~0 ; LCCOMB_X24_Y16_N14 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode706w[3]~0 ; LCCOMB_X24_Y16_N26 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode716w[3]~0 ; LCCOMB_X24_Y16_N28 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode726w[3]~0 ; LCCOMB_X24_Y16_N24 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode736w[3]~0 ; LCCOMB_X24_Y16_N22 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode746w[3]~0 ; LCCOMB_X24_Y16_N18 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode756w[3]~0 ; LCCOMB_X24_Y16_N4  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode766w[3]~0 ; LCCOMB_X24_Y16_N16 ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; clock                                                                                   ; PIN_R8             ; 52      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
+-----------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clock ; PIN_R8   ; 52      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                   ;
+-----------------------------------------------------------------------------------------+---------+
; Name                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------+---------+
; RE~input                                                                                ; 52      ;
; rAddr[12]~input                                                                         ; 48      ;
; rAddr[11]~input                                                                         ; 48      ;
; rAddr[10]~input                                                                         ; 48      ;
; rAddr[9]~input                                                                          ; 48      ;
; rAddr[8]~input                                                                          ; 48      ;
; rAddr[7]~input                                                                          ; 48      ;
; rAddr[6]~input                                                                          ; 48      ;
; rAddr[5]~input                                                                          ; 48      ;
; rAddr[4]~input                                                                          ; 48      ;
; rAddr[3]~input                                                                          ; 48      ;
; rAddr[2]~input                                                                          ; 48      ;
; rAddr[1]~input                                                                          ; 48      ;
; rAddr[0]~input                                                                          ; 48      ;
; wAddr[12]~input                                                                         ; 48      ;
; wAddr[11]~input                                                                         ; 48      ;
; wAddr[10]~input                                                                         ; 48      ;
; wAddr[9]~input                                                                          ; 48      ;
; wAddr[8]~input                                                                          ; 48      ;
; wAddr[7]~input                                                                          ; 48      ;
; wAddr[6]~input                                                                          ; 48      ;
; wAddr[5]~input                                                                          ; 48      ;
; wAddr[4]~input                                                                          ; 48      ;
; wAddr[3]~input                                                                          ; 48      ;
; wAddr[2]~input                                                                          ; 48      ;
; wAddr[1]~input                                                                          ; 48      ;
; wAddr[0]~input                                                                          ; 48      ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[1]                    ; 24      ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[0]                    ; 24      ;
; dataIn[2]~input                                                                         ; 16      ;
; dataIn[1]~input                                                                         ; 16      ;
; dataIn[0]~input                                                                         ; 16      ;
; wAddr[15]~input                                                                         ; 16      ;
; wAddr[16]~input                                                                         ; 16      ;
; wAddr[14]~input                                                                         ; 16      ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode646w[3]~0 ; 8       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode656w[3]~0 ; 8       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[2]                    ; 8       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode646w[3]~1 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode666w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode656w[3]~1 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode676w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode736w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode756w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode746w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode766w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode599w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode626w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode616w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode636w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode695w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode716w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode706w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|decode_bua:decode2|w_anode726w[3]~0 ; 6       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|address_reg_b[3]                    ; 5       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[0]~3       ; 3       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~3                    ; 3       ;
; wAddr[13]~input                                                                         ; 2       ;
; WE~input                                                                                ; 2       ;
; rAddr[14]~input                                                                         ; 1       ;
; rAddr[13]~input                                                                         ; 1       ;
; rAddr[15]~input                                                                         ; 1       ;
; rAddr[16]~input                                                                         ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[2]~18      ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[2]~17      ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[2]~16      ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[2]~15      ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[2]~14      ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[2]~13      ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~18                   ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~17                   ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~16                   ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~15                   ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~14                   ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~13                   ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[1]~12      ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[1]~11      ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[1]~10      ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[1]~9       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[1]~8       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[1]~7       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~12                   ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~11                   ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~10                   ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~9                    ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~8                    ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~7                    ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[0]~6       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[0]~5       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[0]~4       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[0]~2       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[0]~1       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|result_node[0]~0       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~6                    ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~5                    ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~4                    ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~2                    ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~1                    ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|mux_oob:mux3|_~0                    ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a20                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a23                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a14                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a17                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a38                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a44                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a41                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a47                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a2                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a8                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a5                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a11                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a26                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a32                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a29                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a35                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a19                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a22                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a13                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a16                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a37                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a43                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a40                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a46                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a1                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a7                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a4                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a10                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a25                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a31                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a28                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a34                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a12                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a18                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a15                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a21                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a36                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a42                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a39                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a45                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a0                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a6                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a3                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a9                        ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a24                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a30                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a27                       ; 1       ;
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ram_block1a33                       ; 1       ;
+-----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                           ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; altsyncram:ram_rtl_0|altsyncram_o5e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 131072       ; 3            ; 131072       ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 393216 ; 131072                      ; 3                           ; 131072                      ; 3                           ; 393216              ; 48   ; None ; M9K_X22_Y10_N0, M9K_X22_Y27_N0, M9K_X22_Y13_N0, M9K_X22_Y21_N0, M9K_X22_Y17_N0, M9K_X22_Y6_N0, M9K_X22_Y24_N0, M9K_X22_Y11_N0, M9K_X22_Y7_N0, M9K_X22_Y14_N0, M9K_X22_Y18_N0, M9K_X22_Y23_N0, M9K_X22_Y16_N0, M9K_X22_Y29_N0, M9K_X22_Y28_N0, M9K_X22_Y22_N0, M9K_X22_Y9_N0, M9K_X22_Y25_N0, M9K_X22_Y15_N0, M9K_X22_Y19_N0, M9K_X33_Y16_N0, M9K_X33_Y9_N0, M9K_X33_Y24_N0, M9K_X33_Y11_N0, M9K_X33_Y8_N0, M9K_X33_Y15_N0, M9K_X33_Y18_N0, M9K_X33_Y23_N0, M9K_X33_Y29_N0, M9K_X33_Y20_N0, M9K_X33_Y12_N0, M9K_X33_Y28_N0, M9K_X22_Y8_N0, M9K_X22_Y26_N0, M9K_X22_Y12_N0, M9K_X22_Y20_N0, M9K_X33_Y17_N0, M9K_X33_Y6_N0, M9K_X33_Y25_N0, M9K_X33_Y10_N0, M9K_X33_Y7_N0, M9K_X33_Y14_N0, M9K_X33_Y19_N0, M9K_X33_Y21_N0, M9K_X33_Y27_N0, M9K_X33_Y22_N0, M9K_X33_Y13_N0, M9K_X33_Y26_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+----------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,489 / 71,559 ( 2 % ) ;
; C16 interconnects     ; 70 / 2,597 ( 3 % )     ;
; C4 interconnects      ; 749 / 46,848 ( 2 % )   ;
; Direct links          ; 4 / 71,559 ( < 1 % )   ;
; Global clocks         ; 1 / 20 ( 5 % )         ;
; Local interconnects   ; 30 / 24,624 ( < 1 % )  ;
; R24 interconnects     ; 46 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 475 / 62,424 ( < 1 % ) ;
+-----------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+---------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 11.20) ; Number of LABs  (Total = 5) ;
+---------------------------------------------+-----------------------------+
; 1                                           ; 0                           ;
; 2                                           ; 1                           ;
; 3                                           ; 0                           ;
; 4                                           ; 0                           ;
; 5                                           ; 0                           ;
; 6                                           ; 1                           ;
; 7                                           ; 0                           ;
; 8                                           ; 0                           ;
; 9                                           ; 0                           ;
; 10                                          ; 0                           ;
; 11                                          ; 0                           ;
; 12                                          ; 0                           ;
; 13                                          ; 0                           ;
; 14                                          ; 0                           ;
; 15                                          ; 0                           ;
; 16                                          ; 3                           ;
+---------------------------------------------+-----------------------------+


+------------------------------------------------------------------+
; LAB-wide Signals                                                 ;
+------------------------------------+-----------------------------+
; LAB-wide Signals  (Average = 0.40) ; Number of LABs  (Total = 5) ;
+------------------------------------+-----------------------------+
; 1 Clock                            ; 1                           ;
; 1 Clock enable                     ; 1                           ;
+------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 12.00) ; Number of LABs  (Total = 5) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 1                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 1                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 0                           ;
; 12                                           ; 0                           ;
; 13                                           ; 0                           ;
; 14                                           ; 0                           ;
; 15                                           ; 0                           ;
; 16                                           ; 2                           ;
; 17                                           ; 0                           ;
; 18                                           ; 0                           ;
; 19                                           ; 0                           ;
; 20                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                       ;
+-------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 5.80) ; Number of LABs  (Total = 5) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 1                           ;
; 2                                               ; 1                           ;
; 3                                               ; 1                           ;
; 4                                               ; 0                           ;
; 5                                               ; 0                           ;
; 6                                               ; 0                           ;
; 7                                               ; 1                           ;
; 8                                               ; 0                           ;
; 9                                               ; 0                           ;
; 10                                              ; 0                           ;
; 11                                              ; 0                           ;
; 12                                              ; 0                           ;
; 13                                              ; 0                           ;
; 14                                              ; 0                           ;
; 15                                              ; 0                           ;
; 16                                              ; 1                           ;
+-------------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 14.60) ; Number of LABs  (Total = 5) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 1                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 1                           ;
; 6                                            ; 0                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 0                           ;
; 12                                           ; 0                           ;
; 13                                           ; 1                           ;
; 14                                           ; 0                           ;
; 15                                           ; 0                           ;
; 16                                           ; 0                           ;
; 17                                           ; 0                           ;
; 18                                           ; 0                           ;
; 19                                           ; 0                           ;
; 20                                           ; 0                           ;
; 21                                           ; 0                           ;
; 22                                           ; 0                           ;
; 23                                           ; 0                           ;
; 24                                           ; 0                           ;
; 25                                           ; 1                           ;
; 26                                           ; 0                           ;
; 27                                           ; 0                           ;
; 28                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 1            ; 0            ; 1            ; 0            ; 0            ; 43        ; 1            ; 0            ; 43        ; 43        ; 0            ; 3            ; 0            ; 0            ; 40           ; 0            ; 3            ; 40           ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 43        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 42           ; 43           ; 42           ; 43           ; 43           ; 0         ; 42           ; 43           ; 0         ; 0         ; 43           ; 40           ; 43           ; 43           ; 3            ; 43           ; 40           ; 3            ; 43           ; 43           ; 43           ; 40           ; 43           ; 43           ; 43           ; 43           ; 43           ; 0         ; 43           ; 43           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; dataOut[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataOut[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataOut[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RE                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; WE                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataIn[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wAddr[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rAddr[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataIn[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataIn[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "VGA"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 42 pins of 43 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 39 input, 3 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "BLUE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GREEN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HSync" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VSync" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.04 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/Kelvin/Documents/ECPE 174/Project/VGA files/Proj File/output_files/VGA.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 771 megabytes
    Info: Processing ended: Sun Nov 09 21:09:44 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Kelvin/Documents/ECPE 174/Project/VGA files/Proj File/output_files/VGA.fit.smsg.


