{"doi":"10.1007\/3-540-36103-0_19","coreId":"65312","oai":"oai:dro.dur.ac.uk.OAI2:6236","identifiers":["oai:dro.dur.ac.uk.OAI2:6236","10.1007\/3-540-36103-0_19"],"title":"Hardware\/software partitioning in Verilog.","authors":["Qin, S.","He, J.","Qiu, Z.","Zhang, N."],"enrichments":{"references":[],"documentType":{"type":1}},"contributors":["George,  C.","Miao,  H."],"datePublished":"2002-10-25","abstract":"We propose in this paper an algebraic approach to hardware\/software partitioning in Verilog HDL. We explore a collection of algebraic laws for Verilog programs, from which we design a set of syntax-based algebraic rules to conduct hardware\/software partitioning. The co-specification language and the target hardware and software description languages are specific subsets of Verilog, which brings forth our successful verification for the correctness of the partitioning process by algebra of Verilog. Facilitated by Verilog\u2019s rich features, we have also successfully studied hw\/sw partitioning for environment-driven systems","downloadUrl":"https:\/\/core.ac.uk\/download\/pdf\/65312.pdf","fullTextIdentifier":"http:\/\/dro.dur.ac.uk\/6236\/1\/6236.pdf","pdfHashValue":"c92505a3947d5b34aa62c059e884e2ba68c0bcd7","publisher":"Springer","rawRecordXml":"<record><header><identifier>\n  \n    \n      oai:dro.dur.ac.uk.OAI2:6236<\/identifier><datestamp>\n      2015-03-31T11:57:57Z<\/datestamp><\/header><metadata><oai_dc:dc xmlns:oai_dc=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/\" xmlns:dc=\"http:\/\/purl.org\/dc\/elements\/1.1\/\" xmlns:xsi=\"http:\/\/www.w3.org\/2001\/XMLSchema-instance\" xsi:schemaLocation=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/ http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc.xsd\" ><dc:title>\n    \n      \n        Hardware\/software partitioning in Verilog.<\/dc:title><dc:creator>\n        Qin, S.<\/dc:creator><dc:creator>\n        He, J.<\/dc:creator><dc:creator>\n        Qiu, Z.<\/dc:creator><dc:creator>\n        Zhang, N.<\/dc:creator><dc:description>\n        We propose in this paper an algebraic approach to hardware\/software partitioning in Verilog HDL. We explore a collection of algebraic laws for Verilog programs, from which we design a set of syntax-based algebraic rules to conduct hardware\/software partitioning. The co-specification language and the target hardware and software description languages are specific subsets of Verilog, which brings forth our successful verification for the correctness of the partitioning process by algebra of Verilog. Facilitated by Verilog\u2019s rich features, we have also successfully studied hw\/sw partitioning for environment-driven systems. <\/dc:description><dc:subject>\n        Verilog<\/dc:subject><dc:subject>\n         Algebraic laws<\/dc:subject><dc:subject>\n         Hardware\/software co-design<\/dc:subject><dc:subject>\n         Hardware\/software partitioning.<\/dc:subject><dc:publisher>\n        Springer<\/dc:publisher><dc:source>\n        George,  C. & Miao,  H. (Eds.). (2002). Formal methods and software engineering : 4th International Conference on Formal Engineering Methods, ICFEM 2002, 21-25 October 2002, Shanghai, China ; proceedings. Berlin: Springer, pp. 168-179, Lecture notes in computer science.(2495)<\/dc:source><dc:contributor>\n        George,  C.<\/dc:contributor><dc:contributor>\n        Miao,  H.<\/dc:contributor><dc:date>\n        2002-10-25<\/dc:date><dc:type>\n        Book chapter<\/dc:type><dc:type>\n        PeerReviewed<\/dc:type><dc:identifier>\n        dro:6236<\/dc:identifier><dc:identifier>\n        doi:10.1007\/3-540-36103-0_19<\/dc:identifier><dc:identifier>\n        http:\/\/dro.dur.ac.uk\/6236\/<\/dc:identifier><dc:identifier>\n        http:\/\/dx.doi.org\/10.1007\/3-540-36103-0_19<\/dc:identifier><dc:format>\n        application\/pdf<\/dc:format><dc:identifier>\n        http:\/\/dro.dur.ac.uk\/6236\/1\/6236.pdf<\/dc:identifier><dc:rights>\n        The final publication is available at Springer via http:\/\/dx.doi.org\/10.1007\/3-540-36103-0_19<\/dc:rights><dc:accessRights>\n        info:en-repo\/semantics\/openAccess<\/dc:accessRights><\/oai_dc:dc><\/metadata><\/record>","journals":null,"language":{"code":"en","id":9,"name":"English"},"relations":[],"year":2002,"topics":["Verilog","Algebraic laws","Hardware\/software co-design","Hardware\/software partitioning."],"subject":["Book chapter","PeerReviewed"],"fullText":"Durham Research Online\nDeposited in DRO:\n10 December 2009\nVersion of attached file:\nAccepted Version\nPeer-review status of attached file:\nPeer-reviewed\nCitation for published item:\nQin, S. and He, J. and Qiu, Z. and Zhang, N. (2002) \u2019Hardware\/software partitioning in Verilog.\u2019, in Formal\nmethods and software engineering : 4th International Conference on Formal Engineering Methods, ICFEM\n2002, 21-25 October 2002, Shanghai, China ; proceedings. Berlin: Springer, pp. 168-179. Lecture notes in\ncomputer science. (2495).\nFurther information on publisher\u2019s website:\nhttp:\/\/dx.doi.org\/10.1007\/3-540-36103-019\nPublisher\u2019s copyright statement:\nThe original publication is available at www.springerlink.com\nAdditional information:\nUse policy\nThe full-text may be used and\/or reproduced, and given to third parties in any format or medium, without prior permission or charge, for\npersonal research or study, educational, or not-for-profit purposes provided that:\n\u2022 a full bibliographic reference is made to the original source\n\u2022 a link is made to the metadata record in DRO\n\u2022 the full-text is not changed in any way\nThe full-text must not be sold in any format or medium without the formal permission of the copyright holders.\nPlease consult the full DRO policy for further details.\nDurham University Library, Stockton Road, Durham DH1 3LY, United Kingdom\nTel : +44 (0)191 334 3042 \u2014 Fax : +44 (0)191 334 2971\nhttp:\/\/dro.dur.ac.uk\n  \nDurham Research Online \n \nDeposited in DRO: \n10 December 2009 \n \nPeer-review status: \nPeer-reviewed \n \nPublication status: \nAccepted for publication version \n \nCitation for published item: \nQin, S. and He, J. and Qiu, Z. and Zhang, N. (2002) 'Hardware\/software partitioning in \nVerilog.', in Formal methods and software engineering : 4th International Conference on \nFormal Engineering Methods, ICFEM 2002, 21-25 October 2002, Shanghai, China ; \nproceedings. Berlin: Springer, pp. 168-179. Lecture notes in computer science. (2495). \n \nFurther information on publishers website: \nhttp:\/\/dx.doi.org\/10.1007\/3-540-36103-0_19 \n \nPublishers copyright statement: \nThe original publication is available at www.springerlink.com \n \n \n \n \n \n \n \n \n \n \n \nUse policy \n \nThe full-text may be used and\/or reproduced, and given to third parties in any format or medium, without prior \npermission or charge, for personal research or study, educational, or not-for-profit purposes provided that : \n \n\uf0a7 a full bibliographic reference is made to the original source \n\uf0a7 a link is made to the metadata record in DRO \n\uf0a7 the full-text is not changed in any way \n \nThe full-text must not be sold in any format or medium without the formal permission of the copyright holders. \n \nPlease consult the full DRO policy for further details. \n \nDurham University Library, Stockton Road, Durham DH1 3LY, United Kingdom \nTel : +44 (0)191 334 2975 | Fax : +44 (0)191 334 2971 \nhttp:\/\/dro.dur.ac.uk \n\n\n\n\n\n\n\n\nK e r n e l  S p e c i f i c a t i o n \nH a r d w a r e \/ S o f t w a r e   A l l o c a t i o n \nM a r k e d   S p e c i f i c a t i o n \nH a r d w a r e \/ S o f t w a r e   P a r t i t i o n i n g  f o r \nK e r n e l  S p e c i f i c a t i o n \nK e r n e l  S w \nS p e c i f i c a t i o n \nK e r n e l  H w \nS p e c i f i c a t i o n \nH a r d w a r e \/ S o f t w a r e   P a r t i t i o n i n g  f o r  t h e \nW h o l e   E n v i r o n m e n t - D r i v e n  S y s t e m \nS o f t w a r e   S p e c i f i c a t i o n H a r d w a r e   S p e c i f i c a t i o n \na   c o l l e c t i o n  o f  p r o v e d \np a r t i t i o n  r u l e s : \nc o r r e c t n e s s - p r e s e r v i n g \n  p a r t i t i o n  r u l e : \nc o r r e c t n e s s \np r e s e r v i n g \n\n\n\n\n\n\n\nEnvironment System\n)(Ssf^Env\nstart\nsd\nfinish\nfd\nstart\nsd\nfd\nSW\n)(Csf^\nHW\nreq\nack\nEnvironment\nEnv finish\nrd\nad\n)(Mra^\n\n\n\n"}