21:52:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
21:52:10 INFO  : XSCT server has started successfully.
21:52:10 INFO  : plnx-install-location is set to ''
21:52:10 INFO  : Successfully done setting XSCT server connection channel  
21:52:10 INFO  : Successfully done query RDI_DATADIR 
21:52:10 INFO  : Successfully done setting workspace for the tool. 
21:52:11 INFO  : Registering command handlers for Vitis TCF services
21:53:06 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:53:06 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:58:36 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
22:58:42 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:58:42 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:35:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
14:35:54 INFO  : XSCT server has started successfully.
14:36:02 INFO  : Successfully done setting XSCT server connection channel  
14:36:03 INFO  : Registering command handlers for Vitis TCF services
14:36:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/hw/system_wrapper.xsa is already opened

14:36:06 INFO  : plnx-install-location is set to ''
14:36:06 INFO  : Successfully done query RDI_DATADIR 
14:36:06 INFO  : Successfully done setting workspace for the tool. 
14:36:07 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:36:08 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:43:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
14:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
14:43:24 INFO  : 'jtag frequency' command is executed.
14:43:25 INFO  : Context for 'APU' is selected.
14:43:25 INFO  : System reset is completed.
14:43:28 INFO  : 'after 3000' command is executed.
14:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
14:43:32 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
14:43:33 INFO  : Context for 'APU' is selected.
14:43:33 INFO  : Hardware design information is loaded from 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
14:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:34 INFO  : Context for 'APU' is selected.
14:43:34 INFO  : Sourcing of 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
14:43:35 INFO  : 'ps7_init' command is executed.
14:43:35 INFO  : 'ps7_post_config' command is executed.
14:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:43:35 INFO  : Memory regions updated for context APU
14:43:35 INFO  : Launch script is exported to file 'C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
14:47:03 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
14:56:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
15:00:05 INFO  : Disconnected from the channel tcfchan#3.
15:00:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:00:06 INFO  : 'jtag frequency' command is executed.
15:00:06 INFO  : Context for 'APU' is selected.
15:00:06 INFO  : System reset is completed.
15:00:09 INFO  : 'after 3000' command is executed.
15:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:00:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
15:00:12 INFO  : Context for 'APU' is selected.
15:00:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
15:00:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:12 INFO  : Context for 'APU' is selected.
15:00:12 INFO  : Sourcing of 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
15:00:13 INFO  : 'ps7_init' command is executed.
15:00:13 INFO  : 'ps7_post_config' command is executed.
15:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:20 INFO  : The application 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:21 INFO  : Memory regions updated for context APU
15:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:21 INFO  : 'con' command is executed.
15:00:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:21 INFO  : Launch script is exported to file 'C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
15:51:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
15:57:09 INFO  : Disconnected from the channel tcfchan#8.
15:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:57:09 INFO  : 'jtag frequency' command is executed.
15:57:09 INFO  : Context for 'APU' is selected.
15:57:09 INFO  : System reset is completed.
15:57:12 INFO  : 'after 3000' command is executed.
15:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:57:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
15:57:15 INFO  : Context for 'APU' is selected.
15:57:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
15:57:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:15 INFO  : Context for 'APU' is selected.
15:57:15 INFO  : Sourcing of 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
15:57:16 INFO  : 'ps7_init' command is executed.
15:57:16 INFO  : 'ps7_post_config' command is executed.
15:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:22 INFO  : The application 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:22 INFO  : Memory regions updated for context APU
15:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:22 INFO  : 'con' command is executed.
15:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:22 INFO  : Launch script is exported to file 'C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
16:03:04 INFO  : Disconnected from the channel tcfchan#10.
16:18:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
16:18:55 INFO  : XSCT server has started successfully.
16:18:58 INFO  : Registering command handlers for Vitis TCF services
16:19:02 INFO  : Successfully done setting XSCT server connection channel  
16:19:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/hw/system_wrapper.xsa is already opened

16:19:06 INFO  : plnx-install-location is set to ''
16:19:06 INFO  : Successfully done query RDI_DATADIR 
16:19:06 INFO  : Successfully done setting workspace for the tool. 
16:19:08 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:19:08 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:21:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
16:21:44 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
16:22:09 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
16:23:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
16:23:40 INFO  : The hardware specfication used by project 'Pcam5C-app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:23:40 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream\system_wrapper.bit' stored in project is removed.
16:23:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream' in project 'Pcam5C-app'.
16:23:40 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:23:48 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit' in project 'Pcam5C-app'.
16:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:24:09 INFO  : 'jtag frequency' command is executed.
16:24:10 INFO  : Context for 'APU' is selected.
16:24:10 INFO  : System reset is completed.
16:24:13 INFO  : 'after 3000' command is executed.
16:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:24:17 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
16:24:18 INFO  : Context for 'APU' is selected.
16:24:18 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
16:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:18 INFO  : Context for 'APU' is selected.
16:24:18 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
16:24:19 INFO  : 'ps7_init' command is executed.
16:24:19 INFO  : 'ps7_post_config' command is executed.
16:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:27 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:27 INFO  : Memory regions updated for context APU
16:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:27 INFO  : 'con' command is executed.
16:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
16:25:34 INFO  : Disconnected from the channel tcfchan#6.
16:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:25:34 INFO  : 'jtag frequency' command is executed.
16:25:34 INFO  : Context for 'APU' is selected.
16:25:34 INFO  : System reset is completed.
16:25:37 INFO  : 'after 3000' command is executed.
16:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:25:40 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
16:25:40 INFO  : Context for 'APU' is selected.
16:25:40 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
16:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:40 INFO  : Context for 'APU' is selected.
16:25:40 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
16:25:41 INFO  : 'ps7_init' command is executed.
16:25:41 INFO  : 'ps7_post_config' command is executed.
16:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:49 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:49 INFO  : Memory regions updated for context APU
16:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:49 INFO  : 'con' command is executed.
16:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
23:17:09 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
23:34:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:36:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:36:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:36:42 INFO  : Disconnected from the channel tcfchan#7.
23:36:42 INFO  : The hardware specfication used by project 'Pcam5C-app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:36:42 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream\system_wrapper.bit' stored in project is removed.
23:36:42 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream' in project 'Pcam5C-app'.
23:36:42 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:36:53 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit' in project 'Pcam5C-app'.
23:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:36:57 INFO  : 'jtag frequency' command is executed.
23:36:57 INFO  : Context for 'APU' is selected.
23:36:57 INFO  : System reset is completed.
23:37:01 INFO  : 'after 3000' command is executed.
23:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:37:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
23:37:03 INFO  : Context for 'APU' is selected.
23:37:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
23:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:03 INFO  : Context for 'APU' is selected.
23:37:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
23:37:05 INFO  : 'ps7_init' command is executed.
23:37:05 INFO  : 'ps7_post_config' command is executed.
23:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:12 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:13 INFO  : Memory regions updated for context APU
23:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:13 INFO  : 'con' command is executed.
23:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:13 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:11:50 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
00:20:04 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
00:20:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:20:20 INFO  : The hardware specfication used by project 'Pcam5C-app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:20:20 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream\system_wrapper.bit' stored in project is removed.
00:20:20 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream' in project 'Pcam5C-app'.
00:20:20 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:20:31 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit' in project 'Pcam5C-app'.
00:21:05 INFO  : Disconnected from the channel tcfchan#9.
00:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:21:06 INFO  : 'jtag frequency' command is executed.
00:21:07 INFO  : Context for 'APU' is selected.
00:21:07 INFO  : System reset is completed.
00:21:10 INFO  : 'after 3000' command is executed.
00:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:21:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:21:12 INFO  : Context for 'APU' is selected.
00:21:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:21:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:13 INFO  : Context for 'APU' is selected.
00:21:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:21:14 INFO  : 'ps7_init' command is executed.
00:21:14 INFO  : 'ps7_post_config' command is executed.
00:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:22 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:22 INFO  : Memory regions updated for context APU
00:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:22 INFO  : 'con' command is executed.
00:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:21:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:31:36 INFO  : Disconnected from the channel tcfchan#12.
03:36:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
03:37:02 INFO  : XSCT server has started successfully.
03:37:02 INFO  : Successfully done setting XSCT server connection channel  
03:37:02 INFO  : plnx-install-location is set to ''
03:37:02 INFO  : Successfully done setting workspace for the tool. 
03:37:06 INFO  : Successfully done query RDI_DATADIR 
03:37:08 INFO  : Registering command handlers for Vitis TCF services
23:25:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\fpga\Documents\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
23:25:33 INFO  : XSCT server has started successfully.
23:25:33 INFO  : Successfully done setting XSCT server connection channel  
23:25:33 INFO  : plnx-install-location is set to ''
23:25:33 INFO  : Successfully done setting workspace for the tool. 
23:25:37 INFO  : Registering command handlers for Vitis TCF services
23:25:40 INFO  : Successfully done query RDI_DATADIR 
01:22:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
01:22:35 INFO  : XSCT server has started successfully.
01:22:35 INFO  : plnx-install-location is set to ''
01:22:35 INFO  : Successfully done setting XSCT server connection channel  
01:22:35 INFO  : Successfully done setting workspace for the tool. 
01:22:44 INFO  : Registering command handlers for Vitis TCF services
01:22:51 INFO  : Successfully done query RDI_DATADIR 
03:37:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:38:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:38:00 INFO  : 'jtag frequency' command is executed.
03:38:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:38:01 INFO  : Context for 'APU' is selected.
03:38:01 INFO  : 'jtag frequency' command is executed.
03:38:01 INFO  : System reset is completed.
03:38:01 INFO  : Context for 'APU' is selected.
03:38:04 INFO  : 'after 3000' command is executed.
03:38:05 INFO  : System reset is completed.
03:38:08 INFO  : 'after 3000' command is executed.
03:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:38:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:38:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:38:14 INFO  : Context for 'APU' is selected.
03:38:14 INFO  : Context for 'APU' is selected.
03:38:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:38:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:38:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:38:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:38:14 INFO  : Context for 'APU' is selected.
03:38:14 INFO  : Context for 'APU' is selected.
03:38:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:38:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:38:16 INFO  : 'ps7_init' command is executed.
03:38:17 INFO  : 'ps7_init' command is executed.
03:38:17 INFO  : 'ps7_post_config' command is executed.
03:38:17 INFO  : 'ps7_post_config' command is executed.
03:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:24 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:38:30 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:38:30 INFO  : 'configparams force-mem-access 0' command is executed.
03:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:38:30 INFO  : 'configparams force-mem-access 0' command is executed.
03:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:38:30 INFO  : Memory regions updated for context APU
03:38:30 INFO  : Memory regions updated for context APU
03:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:30 INFO  : 'con' command is executed.
03:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:38:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:38:30 ERROR : Already running
03:39:49 INFO  : Disconnected from the channel tcfchan#2.
03:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:39:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:39:50 INFO  : 'jtag frequency' command is executed.
03:39:51 INFO  : Context for 'APU' is selected.
03:39:52 INFO  : System reset is completed.
03:39:55 INFO  : 'after 3000' command is executed.
03:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:39:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:39:59 INFO  : Context for 'APU' is selected.
03:39:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:39:59 INFO  : Context for 'APU' is selected.
03:39:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:40:00 INFO  : 'ps7_init' command is executed.
03:40:00 INFO  : 'ps7_post_config' command is executed.
03:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:04 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:04 INFO  : Memory regions updated for context APU
03:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:04 INFO  : 'con' command is executed.
03:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:40:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:40:33 INFO  : Disconnected from the channel tcfchan#3.
03:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:40:33 INFO  : 'jtag frequency' command is executed.
03:40:33 INFO  : Context for 'APU' is selected.
03:40:34 INFO  : System reset is completed.
03:40:37 INFO  : 'after 3000' command is executed.
03:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:40:39 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:40:39 INFO  : Context for 'APU' is selected.
03:40:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:40:39 INFO  : 'configparams force-mem-access 1' command is executed.
03:40:39 INFO  : Context for 'APU' is selected.
03:40:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:40:41 INFO  : 'ps7_init' command is executed.
03:40:41 INFO  : 'ps7_post_config' command is executed.
03:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:48 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:48 INFO  : Memory regions updated for context APU
03:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:48 INFO  : 'con' command is executed.
03:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:40:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:45:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:45:29 INFO  : Disconnected from the channel tcfchan#4.
03:45:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:45:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:45:29 INFO  : 'jtag frequency' command is executed.
03:45:29 INFO  : Context for 'APU' is selected.
03:45:29 INFO  : System reset is completed.
03:45:32 INFO  : 'after 3000' command is executed.
03:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:45:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:45:35 INFO  : Context for 'APU' is selected.
03:45:35 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:45:35 INFO  : 'configparams force-mem-access 1' command is executed.
03:45:35 INFO  : Context for 'APU' is selected.
03:45:35 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:45:37 INFO  : 'ps7_init' command is executed.
03:45:37 INFO  : 'ps7_post_config' command is executed.
03:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:44 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
03:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:45:45 INFO  : Memory regions updated for context APU
03:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:45 INFO  : 'con' command is executed.
03:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:45:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:46:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:46:42 INFO  : Disconnected from the channel tcfchan#6.
03:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:46:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:46:43 INFO  : 'jtag frequency' command is executed.
03:46:43 INFO  : Context for 'APU' is selected.
03:46:43 INFO  : System reset is completed.
03:46:46 INFO  : 'after 3000' command is executed.
03:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:46:48 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:46:48 INFO  : Context for 'APU' is selected.
03:46:49 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
03:46:49 INFO  : Context for 'APU' is selected.
03:46:49 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:46:50 INFO  : 'ps7_init' command is executed.
03:46:50 INFO  : 'ps7_post_config' command is executed.
03:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:46:56 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
03:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:46:56 INFO  : Memory regions updated for context APU
03:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:46:57 INFO  : 'con' command is executed.
03:46:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:46:57 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:47:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:47:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:48:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:49:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:51:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:54:16 INFO  : Disconnected from the channel tcfchan#8.
03:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:54:17 INFO  : 'jtag frequency' command is executed.
03:54:17 INFO  : Context for 'APU' is selected.
03:54:17 INFO  : System reset is completed.
03:54:20 INFO  : 'after 3000' command is executed.
03:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:54:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:54:23 INFO  : Context for 'APU' is selected.
03:54:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
03:54:23 INFO  : Context for 'APU' is selected.
03:54:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:54:24 INFO  : 'ps7_init' command is executed.
03:54:24 INFO  : 'ps7_post_config' command is executed.
03:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:31 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
03:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:54:31 INFO  : Memory regions updated for context APU
03:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:31 INFO  : 'con' command is executed.
03:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:54:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:56:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:56:22 INFO  : Disconnected from the channel tcfchan#14.
03:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:56:22 INFO  : 'jtag frequency' command is executed.
03:56:22 INFO  : Context for 'APU' is selected.
03:56:23 INFO  : System reset is completed.
03:56:26 INFO  : 'after 3000' command is executed.
03:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:56:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:56:28 INFO  : Context for 'APU' is selected.
03:56:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
03:56:29 INFO  : Context for 'APU' is selected.
03:56:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:56:30 INFO  : 'ps7_init' command is executed.
03:56:30 INFO  : 'ps7_post_config' command is executed.
03:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:37 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
03:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:56:37 INFO  : Memory regions updated for context APU
03:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:38 INFO  : 'con' command is executed.
03:56:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:56:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
04:01:55 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
04:02:19 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
04:02:26 INFO  : Disconnected from the channel tcfchan#16.
04:02:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:02:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
04:02:26 INFO  : 'jtag frequency' command is executed.
04:02:26 INFO  : Context for 'APU' is selected.
04:02:27 INFO  : System reset is completed.
04:02:30 INFO  : 'after 3000' command is executed.
04:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
04:02:32 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
04:02:32 INFO  : Context for 'APU' is selected.
04:02:32 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
04:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
04:02:33 INFO  : Context for 'APU' is selected.
04:02:33 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
04:02:34 INFO  : 'ps7_init' command is executed.
04:02:34 INFO  : 'ps7_post_config' command is executed.
04:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:41 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:02:41 INFO  : 'configparams force-mem-access 0' command is executed.
04:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:02:41 INFO  : Memory regions updated for context APU
04:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:41 INFO  : 'con' command is executed.
04:02:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:02:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
04:21:55 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
04:22:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
04:22:14 INFO  : Disconnected from the channel tcfchan#19.
04:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:22:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
04:22:15 INFO  : 'jtag frequency' command is executed.
04:22:15 INFO  : Context for 'APU' is selected.
04:22:15 INFO  : System reset is completed.
04:22:18 INFO  : 'after 3000' command is executed.
04:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
04:22:21 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
04:22:21 INFO  : Context for 'APU' is selected.
04:22:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
04:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
04:22:21 INFO  : Context for 'APU' is selected.
04:22:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
04:22:22 INFO  : 'ps7_init' command is executed.
04:22:22 INFO  : 'ps7_post_config' command is executed.
04:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:22:29 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
04:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:22:29 INFO  : Memory regions updated for context APU
04:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:22:29 INFO  : 'con' command is executed.
04:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:22:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
04:29:56 INFO  : Disconnected from the channel tcfchan#22.
17:01:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\fpga\Documents\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
17:01:33 INFO  : XSCT server has started successfully.
17:01:33 INFO  : Successfully done setting XSCT server connection channel  
17:01:33 INFO  : plnx-install-location is set to ''
17:01:34 INFO  : Successfully done setting workspace for the tool. 
17:01:37 INFO  : Successfully done query RDI_DATADIR 
17:01:37 INFO  : Registering command handlers for Vitis TCF services
20:52:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
20:52:50 INFO  : XSCT server has started successfully.
20:52:50 INFO  : plnx-install-location is set to ''
20:52:50 INFO  : Successfully done setting XSCT server connection channel  
20:52:50 INFO  : Successfully done setting workspace for the tool. 
20:52:54 INFO  : Successfully done query RDI_DATADIR 
20:52:54 INFO  : Registering command handlers for Vitis TCF services
20:53:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:53:42 INFO  : 'jtag frequency' command is executed.
20:53:42 INFO  : Context for 'APU' is selected.
20:53:42 INFO  : System reset is completed.
20:53:45 INFO  : 'after 3000' command is executed.
20:53:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:53:47 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:53:47 INFO  : Context for 'APU' is selected.
20:53:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:48 INFO  : Context for 'APU' is selected.
20:53:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:53:48 INFO  : 'ps7_init' command is executed.
20:53:48 INFO  : 'ps7_post_config' command is executed.
20:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:49 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:49 INFO  : Memory regions updated for context APU
20:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:50 INFO  : 'con' command is executed.
20:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:53:56 INFO  : Disconnected from the channel tcfchan#3.
20:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:53:57 INFO  : 'jtag frequency' command is executed.
20:53:57 INFO  : Context for 'APU' is selected.
20:53:57 INFO  : System reset is completed.
20:54:00 INFO  : 'after 3000' command is executed.
20:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:54:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:54:02 INFO  : Context for 'APU' is selected.
20:54:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:02 INFO  : Context for 'APU' is selected.
20:54:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:54:03 INFO  : 'ps7_init' command is executed.
20:54:03 INFO  : 'ps7_post_config' command is executed.
20:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:04 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:04 INFO  : Memory regions updated for context APU
20:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:05 INFO  : 'con' command is executed.
20:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:57:24 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:57:29 INFO  : Disconnected from the channel tcfchan#4.
20:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:57:30 INFO  : 'jtag frequency' command is executed.
20:57:30 INFO  : Context for 'APU' is selected.
20:57:30 INFO  : System reset is completed.
20:57:33 INFO  : 'after 3000' command is executed.
20:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:57:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:57:35 INFO  : Context for 'APU' is selected.
20:57:35 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:57:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:35 INFO  : Context for 'APU' is selected.
20:57:35 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:57:36 INFO  : 'ps7_init' command is executed.
20:57:36 INFO  : 'ps7_post_config' command is executed.
20:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:37 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:37 INFO  : Memory regions updated for context APU
20:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:37 INFO  : 'con' command is executed.
20:57:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:37 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:03:52 INFO  : Disconnected from the channel tcfchan#6.
19:22:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
19:22:22 INFO  : XSCT server has started successfully.
19:22:22 INFO  : Successfully done setting XSCT server connection channel  
19:22:22 INFO  : plnx-install-location is set to ''
19:22:22 INFO  : Successfully done setting workspace for the tool. 
19:22:24 INFO  : Successfully done query RDI_DATADIR 
19:22:25 INFO  : Registering command handlers for Vitis TCF services
19:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:22:42 INFO  : 'jtag frequency' command is executed.
19:22:42 INFO  : Context for 'APU' is selected.
19:22:42 INFO  : System reset is completed.
19:22:45 INFO  : 'after 3000' command is executed.
19:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:22:48 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:22:48 INFO  : Context for 'APU' is selected.
19:22:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:22:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:48 INFO  : Context for 'APU' is selected.
19:22:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:22:48 INFO  : 'ps7_init' command is executed.
19:22:48 INFO  : 'ps7_post_config' command is executed.
19:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:50 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:50 INFO  : Memory regions updated for context APU
19:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:50 INFO  : 'con' command is executed.
19:22:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:22:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:24:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:24:08 INFO  : Disconnected from the channel tcfchan#1.
19:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:24:08 INFO  : 'jtag frequency' command is executed.
19:24:08 INFO  : Context for 'APU' is selected.
19:24:08 INFO  : System reset is completed.
19:24:11 INFO  : 'after 3000' command is executed.
19:24:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:24:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:24:14 INFO  : Context for 'APU' is selected.
19:24:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:24:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:17 INFO  : Context for 'APU' is selected.
19:24:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:24:17 INFO  : 'ps7_init' command is executed.
19:24:17 INFO  : 'ps7_post_config' command is executed.
19:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:19 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:19 INFO  : Memory regions updated for context APU
19:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:19 INFO  : 'con' command is executed.
19:24:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:24:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:25:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:25:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:25:31 INFO  : Disconnected from the channel tcfchan#3.
19:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:25:31 INFO  : 'jtag frequency' command is executed.
19:25:31 INFO  : Context for 'APU' is selected.
19:25:31 INFO  : System reset is completed.
19:25:34 INFO  : 'after 3000' command is executed.
19:25:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:25:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:25:36 INFO  : Context for 'APU' is selected.
19:25:40 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:40 INFO  : Context for 'APU' is selected.
19:25:40 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:25:40 INFO  : 'ps7_init' command is executed.
19:25:40 INFO  : 'ps7_post_config' command is executed.
19:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:41 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:42 INFO  : Memory regions updated for context APU
19:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:42 INFO  : 'con' command is executed.
19:25:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:25:42 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:25:59 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:26:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:26:14 INFO  : Disconnected from the channel tcfchan#5.
19:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:26:15 INFO  : 'jtag frequency' command is executed.
19:26:15 INFO  : Context for 'APU' is selected.
19:26:15 INFO  : System reset is completed.
19:26:18 INFO  : 'after 3000' command is executed.
19:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:26:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:26:20 INFO  : Context for 'APU' is selected.
19:26:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:26:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:23 INFO  : Context for 'APU' is selected.
19:26:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:26:24 INFO  : 'ps7_init' command is executed.
19:26:24 INFO  : 'ps7_post_config' command is executed.
19:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:25 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:25 INFO  : Memory regions updated for context APU
19:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:25 INFO  : 'con' command is executed.
19:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:29:55 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:30:03 INFO  : Disconnected from the channel tcfchan#8.
19:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:30:04 INFO  : 'jtag frequency' command is executed.
19:30:04 INFO  : Context for 'APU' is selected.
19:30:04 INFO  : System reset is completed.
19:30:07 INFO  : 'after 3000' command is executed.
19:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:30:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:30:09 INFO  : Context for 'APU' is selected.
19:30:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:30:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:12 INFO  : Context for 'APU' is selected.
19:30:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:30:13 INFO  : 'ps7_init' command is executed.
19:30:13 INFO  : 'ps7_post_config' command is executed.
19:30:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:14 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:14 INFO  : Memory regions updated for context APU
19:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:14 INFO  : 'con' command is executed.
19:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:34:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:34:06 INFO  : Disconnected from the channel tcfchan#10.
19:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:34:07 INFO  : 'jtag frequency' command is executed.
19:34:07 INFO  : Context for 'APU' is selected.
19:34:07 INFO  : System reset is completed.
19:34:10 INFO  : 'after 3000' command is executed.
19:34:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:34:13 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:34:13 INFO  : Context for 'APU' is selected.
19:34:16 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:16 INFO  : Context for 'APU' is selected.
19:34:16 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:34:16 INFO  : 'ps7_init' command is executed.
19:34:16 INFO  : 'ps7_post_config' command is executed.
19:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:18 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:18 INFO  : Memory regions updated for context APU
19:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:18 INFO  : 'con' command is executed.
19:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:34:18 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:34:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:34:56 INFO  : Disconnected from the channel tcfchan#12.
19:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:34:57 INFO  : 'jtag frequency' command is executed.
19:34:57 INFO  : Context for 'APU' is selected.
19:34:57 INFO  : System reset is completed.
19:35:00 INFO  : 'after 3000' command is executed.
19:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:35:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:35:02 INFO  : Context for 'APU' is selected.
19:35:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:05 INFO  : Context for 'APU' is selected.
19:35:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:35:06 INFO  : 'ps7_init' command is executed.
19:35:06 INFO  : 'ps7_post_config' command is executed.
19:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:07 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:07 INFO  : Memory regions updated for context APU
19:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:07 INFO  : 'con' command is executed.
19:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:35:07 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:01:11 INFO  : Disconnected from the channel tcfchan#14.
22:30:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
22:30:41 INFO  : XSCT server has started successfully.
22:30:41 INFO  : plnx-install-location is set to ''
22:30:41 INFO  : Successfully done setting XSCT server connection channel  
22:30:41 INFO  : Successfully done setting workspace for the tool. 
22:30:42 INFO  : Registering command handlers for Vitis TCF services
22:30:42 INFO  : Successfully done query RDI_DATADIR 
23:44:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
23:44:58 INFO  : XSCT server has started successfully.
23:44:58 INFO  : plnx-install-location is set to ''
23:44:58 INFO  : Successfully done setting XSCT server connection channel  
23:44:58 INFO  : Successfully done setting workspace for the tool. 
23:45:01 INFO  : Registering command handlers for Vitis TCF services
23:45:01 INFO  : Successfully done query RDI_DATADIR 
00:43:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:43:38 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:45:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:45:16 INFO  : 'jtag frequency' command is executed.
00:45:16 INFO  : Context for 'APU' is selected.
00:45:16 INFO  : System reset is completed.
00:45:19 INFO  : 'after 3000' command is executed.
00:45:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:45:21 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:45:21 INFO  : Context for 'APU' is selected.
00:45:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:21 INFO  : Context for 'APU' is selected.
00:45:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:45:22 INFO  : 'ps7_init' command is executed.
00:45:22 INFO  : 'ps7_post_config' command is executed.
00:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:23 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:23 INFO  : Memory regions updated for context APU
00:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:23 INFO  : 'con' command is executed.
00:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:45:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:45:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:45:47 INFO  : Disconnected from the channel tcfchan#4.
00:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:45:48 INFO  : 'jtag frequency' command is executed.
00:45:48 INFO  : Context for 'APU' is selected.
00:45:48 INFO  : System reset is completed.
00:45:51 INFO  : 'after 3000' command is executed.
00:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:45:53 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:45:53 INFO  : Context for 'APU' is selected.
00:45:53 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:53 INFO  : Context for 'APU' is selected.
00:45:53 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:45:54 INFO  : 'ps7_init' command is executed.
00:45:54 INFO  : 'ps7_post_config' command is executed.
00:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:55 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:55 INFO  : Memory regions updated for context APU
00:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:55 INFO  : 'con' command is executed.
00:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:45:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:52:22 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:52:29 INFO  : Disconnected from the channel tcfchan#6.
00:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:52:29 INFO  : 'jtag frequency' command is executed.
00:52:29 INFO  : Context for 'APU' is selected.
00:52:29 INFO  : System reset is completed.
00:52:32 INFO  : 'after 3000' command is executed.
00:52:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:52:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:52:35 INFO  : Context for 'APU' is selected.
00:52:35 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:35 INFO  : Context for 'APU' is selected.
00:52:35 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:52:35 INFO  : 'ps7_init' command is executed.
00:52:35 INFO  : 'ps7_post_config' command is executed.
00:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:37 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:37 INFO  : Memory regions updated for context APU
00:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:37 INFO  : 'con' command is executed.
00:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:52:37 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:52:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:52:55 INFO  : Disconnected from the channel tcfchan#8.
00:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:52:56 INFO  : 'jtag frequency' command is executed.
00:52:56 INFO  : Context for 'APU' is selected.
00:52:56 INFO  : System reset is completed.
00:52:59 INFO  : 'after 3000' command is executed.
00:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:53:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:53:01 INFO  : Context for 'APU' is selected.
00:53:01 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:53:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:01 INFO  : Context for 'APU' is selected.
00:53:01 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:53:02 INFO  : 'ps7_init' command is executed.
00:53:02 INFO  : 'ps7_post_config' command is executed.
00:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:03 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:03 INFO  : Memory regions updated for context APU
00:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:03 INFO  : 'con' command is executed.
00:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:53:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:58:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:58:20 INFO  : Disconnected from the channel tcfchan#10.
00:58:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:58:23 INFO  : 'jtag frequency' command is executed.
00:58:23 INFO  : Context for 'APU' is selected.
00:58:23 INFO  : System reset is completed.
00:58:26 INFO  : 'after 3000' command is executed.
00:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:58:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:58:28 INFO  : Context for 'APU' is selected.
00:58:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:58:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:28 INFO  : Context for 'APU' is selected.
00:58:28 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:58:29 INFO  : 'ps7_init' command is executed.
00:58:29 INFO  : 'ps7_post_config' command is executed.
00:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:29 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:58:30 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:30 INFO  : Memory regions updated for context APU
00:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:30 INFO  : 'con' command is executed.
00:58:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:58:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
01:00:56 INFO  : Disconnected from the channel tcfchan#12.
21:13:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
21:13:53 INFO  : XSCT server has started successfully.
21:13:53 INFO  : plnx-install-location is set to ''
21:13:53 INFO  : Successfully done setting XSCT server connection channel  
21:13:53 INFO  : Successfully done query RDI_DATADIR 
21:13:53 INFO  : Successfully done setting workspace for the tool. 
21:13:54 INFO  : Registering command handlers for Vitis TCF services
