
2-1. BNO080.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cd4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  08007e68  08007e68  00017e68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008254  08008254  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008254  08008254  00018254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800825c  0800825c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800825c  0800825c  0001825c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008260  08008260  00018260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008264  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  200001e4  08008448  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08008448  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d130  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026ee  00000000  00000000  0002d344  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c48  00000000  00000000  0002fa38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b18  00000000  00000000  00030680  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000236ec  00000000  00000000  00031198  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b043  00000000  00000000  00054884  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8346  00000000  00000000  0005f8c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00127c0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000411c  00000000  00000000  00127c88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007e4c 	.word	0x08007e4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08007e4c 	.word	0x08007e4c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	601a      	str	r2, [r3, #0]
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f023 0210 	bic.w	r2, r3, #16
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	431a      	orrs	r2, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	605a      	str	r2, [r3, #4]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d101      	bne.n	8000fa6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e000      	b.n	8000fa8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000fa6:	2300      	movs	r3, #0
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	f003 0302 	and.w	r3, r3, #2
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d101      	bne.n	8000fcc <LL_SPI_IsActiveFlag_TXE+0x18>
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e000      	b.n	8000fce <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	b2db      	uxtb	r3, r3
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	330c      	adds	r3, #12
 8001004:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	78fa      	ldrb	r2, [r7, #3]
 800100a:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	691a      	ldr	r2, [r3, #16]
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	4013      	ands	r3, r2
 800102a:	683a      	ldr	r2, [r7, #0]
 800102c:	429a      	cmp	r2, r3
 800102e:	bf0c      	ite	eq
 8001030:	2301      	moveq	r3, #1
 8001032:	2300      	movne	r3, #0
 8001034:	b2db      	uxtb	r3, r3
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001042:	b480      	push	{r7}
 8001044:	b083      	sub	sp, #12
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
 800104a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	619a      	str	r2, [r3, #24]
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr

0800105e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800105e:	b480      	push	{r7}
 8001060:	b083      	sub	sp, #12
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
 8001066:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	041a      	lsls	r2, r3, #16
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	619a      	str	r2, [r3, #24]
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001084:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001088:	4907      	ldr	r1, [pc, #28]	; (80010a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4313      	orrs	r3, r2
 800108e:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001090:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001092:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4013      	ands	r3, r2
 8001098:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800109a:	68fb      	ldr	r3, [r7, #12]
}
 800109c:	bf00      	nop
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	40023800 	.word	0x40023800

080010ac <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80010b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010b8:	4907      	ldr	r1, [pc, #28]	; (80010d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4313      	orrs	r3, r2
 80010be:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80010c0:	4b05      	ldr	r3, [pc, #20]	; (80010d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80010c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4013      	ands	r3, r2
 80010c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010ca:	68fb      	ldr	r3, [r7, #12]
}
 80010cc:	bf00      	nop
 80010ce:	3714      	adds	r7, #20
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	40023800 	.word	0x40023800

080010dc <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b090      	sub	sp, #64	; 0x40
 80010e0:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80010e2:	f107 0318 	add.w	r3, r7, #24
 80010e6:	2228      	movs	r2, #40	; 0x28
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f003 fb46 	bl	800477c <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	463b      	mov	r3, r7
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]
 80010fe:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001100:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001104:	f7ff ffd2 	bl	80010ac <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001108:	2002      	movs	r0, #2
 800110a:	f7ff ffb7 	bl	800107c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800110e:	2004      	movs	r0, #4
 8001110:	f7ff ffb4 	bl	800107c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001114:	2001      	movs	r0, #1
 8001116:	f7ff ffb1 	bl	800107c <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800111a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800111e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001120:	2302      	movs	r3, #2
 8001122:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001124:	2303      	movs	r3, #3
 8001126:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001130:	2305      	movs	r3, #5
 8001132:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001134:	463b      	mov	r3, r7
 8001136:	4619      	mov	r1, r3
 8001138:	4841      	ldr	r0, [pc, #260]	; (8001240 <BNO080_GPIO_SPI_Initialization+0x164>)
 800113a:	f002 fb8a 	bl	8003852 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800113e:	2300      	movs	r3, #0
 8001140:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001142:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001146:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001148:	2300      	movs	r3, #0
 800114a:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800114c:	2302      	movs	r3, #2
 800114e:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001150:	2301      	movs	r3, #1
 8001152:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001154:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001158:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 800115a:	2318      	movs	r3, #24
 800115c:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800115e:	2300      	movs	r3, #0
 8001160:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001162:	2300      	movs	r3, #0
 8001164:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001166:	230a      	movs	r3, #10
 8001168:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 800116a:	f107 0318 	add.w	r3, r7, #24
 800116e:	4619      	mov	r1, r3
 8001170:	4834      	ldr	r0, [pc, #208]	; (8001244 <BNO080_GPIO_SPI_Initialization+0x168>)
 8001172:	f002 fd3c 	bl	8003bee <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001176:	2100      	movs	r1, #0
 8001178:	4832      	ldr	r0, [pc, #200]	; (8001244 <BNO080_GPIO_SPI_Initialization+0x168>)
 800117a:	f7ff fef5 	bl	8000f68 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 800117e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001182:	4831      	ldr	r0, [pc, #196]	; (8001248 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001184:	f7ff ff6b 	bl	800105e <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 8001188:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800118c:	482c      	ldr	r0, [pc, #176]	; (8001240 <BNO080_GPIO_SPI_Initialization+0x164>)
 800118e:	f7ff ff66 	bl	800105e <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 8001192:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001196:	482d      	ldr	r0, [pc, #180]	; (800124c <BNO080_GPIO_SPI_Initialization+0x170>)
 8001198:	f7ff ff61 	bl	800105e <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 800119c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011a2:	2301      	movs	r3, #1
 80011a4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011a6:	2303      	movs	r3, #3
 80011a8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011ae:	2300      	movs	r3, #0
 80011b0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 80011b2:	463b      	mov	r3, r7
 80011b4:	4619      	mov	r1, r3
 80011b6:	4822      	ldr	r0, [pc, #136]	; (8001240 <BNO080_GPIO_SPI_Initialization+0x164>)
 80011b8:	f002 fb4b 	bl	8003852 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 80011bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011c0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011c2:	2301      	movs	r3, #1
 80011c4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 80011d2:	463b      	mov	r3, r7
 80011d4:	4619      	mov	r1, r3
 80011d6:	481c      	ldr	r0, [pc, #112]	; (8001248 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80011d8:	f002 fb3b 	bl	8003852 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 80011dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011e0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011e2:	2301      	movs	r3, #1
 80011e4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 80011f2:	463b      	mov	r3, r7
 80011f4:	4619      	mov	r1, r3
 80011f6:	4815      	ldr	r0, [pc, #84]	; (800124c <BNO080_GPIO_SPI_Initialization+0x170>)
 80011f8:	f002 fb2b 	bl	8003852 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 80011fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001200:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001202:	2300      	movs	r3, #0
 8001204:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001206:	2301      	movs	r3, #1
 8001208:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800120a:	463b      	mov	r3, r7
 800120c:	4619      	mov	r1, r3
 800120e:	480e      	ldr	r0, [pc, #56]	; (8001248 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001210:	f002 fb1f 	bl	8003852 <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8001214:	480b      	ldr	r0, [pc, #44]	; (8001244 <BNO080_GPIO_SPI_Initialization+0x168>)
 8001216:	f7ff fe97 	bl	8000f48 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 800121a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800121e:	4808      	ldr	r0, [pc, #32]	; (8001240 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001220:	f7ff ff0f 	bl	8001042 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 8001224:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001228:	4808      	ldr	r0, [pc, #32]	; (800124c <BNO080_GPIO_SPI_Initialization+0x170>)
 800122a:	f7ff ff0a 	bl	8001042 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 800122e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001234:	f7ff ff05 	bl	8001042 <LL_GPIO_SetOutputPin>
}
 8001238:	bf00      	nop
 800123a:	3740      	adds	r7, #64	; 0x40
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40020400 	.word	0x40020400
 8001244:	40003800 	.word	0x40003800
 8001248:	40020800 	.word	0x40020800
 800124c:	40020000 	.word	0x40020000

08001250 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 8001256:	f7ff ff41 	bl	80010dc <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 800125a:	482e      	ldr	r0, [pc, #184]	; (8001314 <BNO080_Initialization+0xc4>)
 800125c:	f003 fef2 	bl	8005044 <iprintf>
	
	CHIP_DESELECT(BNO080);
 8001260:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001264:	482c      	ldr	r0, [pc, #176]	; (8001318 <BNO080_Initialization+0xc8>)
 8001266:	f7ff feec 	bl	8001042 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 800126a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800126e:	482b      	ldr	r0, [pc, #172]	; (800131c <BNO080_Initialization+0xcc>)
 8001270:	f7ff fee7 	bl	8001042 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 8001274:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001278:	4829      	ldr	r0, [pc, #164]	; (8001320 <BNO080_Initialization+0xd0>)
 800127a:	f7ff fef0 	bl	800105e <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 800127e:	20c8      	movs	r0, #200	; 0xc8
 8001280:	f001 fcac 	bl	8002bdc <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 8001284:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001288:	4825      	ldr	r0, [pc, #148]	; (8001320 <BNO080_Initialization+0xd0>)
 800128a:	f7ff feda 	bl	8001042 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 800128e:	f000 faed 	bl	800186c <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 8001292:	f000 faeb 	bl	800186c <BNO080_waitForSPI>
	BNO080_receivePacket();
 8001296:	f000 fb0d 	bl	80018b4 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 800129a:	f000 fae7 	bl	800186c <BNO080_waitForSPI>
	BNO080_receivePacket();
 800129e:	f000 fb09 	bl	80018b4 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <BNO080_Initialization+0xd4>)
 80012a4:	22f9      	movs	r2, #249	; 0xf9
 80012a6:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 80012a8:	4b1e      	ldr	r3, [pc, #120]	; (8001324 <BNO080_Initialization+0xd4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 80012ae:	2102      	movs	r1, #2
 80012b0:	2002      	movs	r0, #2
 80012b2:	f000 fb6f 	bl	8001994 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 80012b6:	f000 fad9 	bl	800186c <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 80012ba:	f000 fafb 	bl	80018b4 <BNO080_receivePacket>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d11b      	bne.n	80012fc <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <BNO080_Initialization+0xd8>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	4b17      	ldr	r3, [pc, #92]	; (8001328 <BNO080_Initialization+0xd8>)
 80012cc:	785b      	ldrb	r3, [r3, #1]
 80012ce:	461a      	mov	r2, r3
 80012d0:	4b15      	ldr	r3, [pc, #84]	; (8001328 <BNO080_Initialization+0xd8>)
 80012d2:	789b      	ldrb	r3, [r3, #2]
 80012d4:	4618      	mov	r0, r3
 80012d6:	4b14      	ldr	r3, [pc, #80]	; (8001328 <BNO080_Initialization+0xd8>)
 80012d8:	78db      	ldrb	r3, [r3, #3]
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	4603      	mov	r3, r0
 80012de:	4813      	ldr	r0, [pc, #76]	; (800132c <BNO080_Initialization+0xdc>)
 80012e0:	f003 feb0 	bl	8005044 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 80012e4:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <BNO080_Initialization+0xd4>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2bf8      	cmp	r3, #248	; 0xf8
 80012ea:	d107      	bne.n	80012fc <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 80012ec:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <BNO080_Initialization+0xd4>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	4619      	mov	r1, r3
 80012f2:	480f      	ldr	r0, [pc, #60]	; (8001330 <BNO080_Initialization+0xe0>)
 80012f4:	f003 fea6 	bl	8005044 <iprintf>
			return (0);
 80012f8:	2300      	movs	r3, #0
 80012fa:	e007      	b.n	800130c <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 80012fc:	4b09      	ldr	r3, [pc, #36]	; (8001324 <BNO080_Initialization+0xd4>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	22f8      	movs	r2, #248	; 0xf8
 8001302:	4619      	mov	r1, r3
 8001304:	480b      	ldr	r0, [pc, #44]	; (8001334 <BNO080_Initialization+0xe4>)
 8001306:	f003 fe9d 	bl	8005044 <iprintf>
	return (1); //Something went wrong
 800130a:	2301      	movs	r3, #1
}
 800130c:	4618      	mov	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	08007e68 	.word	0x08007e68
 8001318:	40020400 	.word	0x40020400
 800131c:	40020000 	.word	0x40020000
 8001320:	40020800 	.word	0x40020800
 8001324:	2000026c 	.word	0x2000026c
 8001328:	20000218 	.word	0x20000218
 800132c:	08007e7c 	.word	0x08007e7c
 8001330:	08007e94 	.word	0x08007e94
 8001334:	08007eb4 	.word	0x08007eb4

08001338 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 8001342:	bf00      	nop
 8001344:	480c      	ldr	r0, [pc, #48]	; (8001378 <SPI2_SendByte+0x40>)
 8001346:	f7ff fe35 	bl	8000fb4 <LL_SPI_IsActiveFlag_TXE>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0f9      	beq.n	8001344 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	4619      	mov	r1, r3
 8001354:	4808      	ldr	r0, [pc, #32]	; (8001378 <SPI2_SendByte+0x40>)
 8001356:	f7ff fe4d 	bl	8000ff4 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 800135a:	bf00      	nop
 800135c:	4806      	ldr	r0, [pc, #24]	; (8001378 <SPI2_SendByte+0x40>)
 800135e:	f7ff fe16 	bl	8000f8e <LL_SPI_IsActiveFlag_RXNE>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d0f9      	beq.n	800135c <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 8001368:	4803      	ldr	r0, [pc, #12]	; (8001378 <SPI2_SendByte+0x40>)
 800136a:	f7ff fe36 	bl	8000fda <LL_SPI_ReceiveData8>
 800136e:	4603      	mov	r3, r0
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40003800 	.word	0x40003800

0800137c <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8001380:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001384:	4811      	ldr	r0, [pc, #68]	; (80013cc <BNO080_dataAvailable+0x50>)
 8001386:	f7ff fe47 	bl	8001018 <LL_GPIO_IsInputPinSet>
 800138a:	4603      	mov	r3, r0
 800138c:	2b01      	cmp	r3, #1
 800138e:	d101      	bne.n	8001394 <BNO080_dataAvailable+0x18>
		return (0);
 8001390:	2300      	movs	r3, #0
 8001392:	e019      	b.n	80013c8 <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 8001394:	f000 fa8e 	bl	80018b4 <BNO080_receivePacket>
 8001398:	4603      	mov	r3, r0
 800139a:	2b01      	cmp	r3, #1
 800139c:	d113      	bne.n	80013c6 <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 800139e:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <BNO080_dataAvailable+0x54>)
 80013a0:	789b      	ldrb	r3, [r3, #2]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d107      	bne.n	80013b6 <BNO080_dataAvailable+0x3a>
 80013a6:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <BNO080_dataAvailable+0x58>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2bfb      	cmp	r3, #251	; 0xfb
 80013ac:	d103      	bne.n	80013b6 <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 80013ae:	f000 f82f 	bl	8001410 <BNO080_parseInputReport>
			return (1);
 80013b2:	2301      	movs	r3, #1
 80013b4:	e008      	b.n	80013c8 <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 80013b6:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <BNO080_dataAvailable+0x54>)
 80013b8:	789b      	ldrb	r3, [r3, #2]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d103      	bne.n	80013c6 <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 80013be:	f000 f80b 	bl	80013d8 <BNO080_parseCommandReport>
			return (1);
 80013c2:	2301      	movs	r3, #1
 80013c4:	e000      	b.n	80013c8 <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40020800 	.word	0x40020800
 80013d0:	20000218 	.word	0x20000218
 80013d4:	2000026c 	.word	0x2000026c

080013d8 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <BNO080_parseCommandReport+0x30>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2bf1      	cmp	r3, #241	; 0xf1
 80013e4:	d109      	bne.n	80013fa <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 80013e6:	4b08      	ldr	r3, [pc, #32]	; (8001408 <BNO080_parseCommandReport+0x30>)
 80013e8:	789b      	ldrb	r3, [r3, #2]
 80013ea:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	2b07      	cmp	r3, #7
 80013f0:	d103      	bne.n	80013fa <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 80013f2:	4b05      	ldr	r3, [pc, #20]	; (8001408 <BNO080_parseCommandReport+0x30>)
 80013f4:	795a      	ldrb	r2, [r3, #5]
 80013f6:	4b05      	ldr	r3, [pc, #20]	; (800140c <BNO080_parseCommandReport+0x34>)
 80013f8:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	2000026c 	.word	0x2000026c
 800140c:	200002ef 	.word	0x200002ef

08001410 <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 8001410:	b480      	push	{r7}
 8001412:	b087      	sub	sp, #28
 8001414:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 8001416:	4b81      	ldr	r3, [pc, #516]	; (800161c <BNO080_parseInputReport+0x20c>)
 8001418:	785b      	ldrb	r3, [r3, #1]
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	4b7f      	ldr	r3, [pc, #508]	; (800161c <BNO080_parseInputReport+0x20c>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	b21b      	sxth	r3, r3
 8001424:	4313      	orrs	r3, r2
 8001426:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 8001428:	8a3b      	ldrh	r3, [r7, #16]
 800142a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800142e:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 8001430:	8a3b      	ldrh	r3, [r7, #16]
 8001432:	3b04      	subs	r3, #4
 8001434:	b29b      	uxth	r3, r3
 8001436:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 8001438:	4b79      	ldr	r3, [pc, #484]	; (8001620 <BNO080_parseInputReport+0x210>)
 800143a:	791b      	ldrb	r3, [r3, #4]
 800143c:	061b      	lsls	r3, r3, #24
 800143e:	4a78      	ldr	r2, [pc, #480]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001440:	78d2      	ldrb	r2, [r2, #3]
 8001442:	0412      	lsls	r2, r2, #16
 8001444:	4313      	orrs	r3, r2
 8001446:	4a76      	ldr	r2, [pc, #472]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001448:	7892      	ldrb	r2, [r2, #2]
 800144a:	0212      	lsls	r2, r2, #8
 800144c:	4313      	orrs	r3, r2
 800144e:	4a74      	ldr	r2, [pc, #464]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001450:	7852      	ldrb	r2, [r2, #1]
 8001452:	4313      	orrs	r3, r2
 8001454:	4a73      	ldr	r2, [pc, #460]	; (8001624 <BNO080_parseInputReport+0x214>)
 8001456:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 8001458:	4b71      	ldr	r3, [pc, #452]	; (8001620 <BNO080_parseInputReport+0x210>)
 800145a:	79db      	ldrb	r3, [r3, #7]
 800145c:	f003 0303 	and.w	r3, r3, #3
 8001460:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 8001462:	4b6f      	ldr	r3, [pc, #444]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001464:	7a9b      	ldrb	r3, [r3, #10]
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b21a      	sxth	r2, r3
 800146a:	4b6d      	ldr	r3, [pc, #436]	; (8001620 <BNO080_parseInputReport+0x210>)
 800146c:	7a5b      	ldrb	r3, [r3, #9]
 800146e:	b21b      	sxth	r3, r3
 8001470:	4313      	orrs	r3, r2
 8001472:	b21b      	sxth	r3, r3
 8001474:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 8001476:	4b6a      	ldr	r3, [pc, #424]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001478:	7b1b      	ldrb	r3, [r3, #12]
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	b21a      	sxth	r2, r3
 800147e:	4b68      	ldr	r3, [pc, #416]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001480:	7adb      	ldrb	r3, [r3, #11]
 8001482:	b21b      	sxth	r3, r3
 8001484:	4313      	orrs	r3, r2
 8001486:	b21b      	sxth	r3, r3
 8001488:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 800148a:	4b65      	ldr	r3, [pc, #404]	; (8001620 <BNO080_parseInputReport+0x210>)
 800148c:	7b9b      	ldrb	r3, [r3, #14]
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	b21a      	sxth	r2, r3
 8001492:	4b63      	ldr	r3, [pc, #396]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001494:	7b5b      	ldrb	r3, [r3, #13]
 8001496:	b21b      	sxth	r3, r3
 8001498:	4313      	orrs	r3, r2
 800149a:	b21b      	sxth	r3, r3
 800149c:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 80014a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80014aa:	2b0e      	cmp	r3, #14
 80014ac:	dd09      	ble.n	80014c2 <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 80014ae:	4b5c      	ldr	r3, [pc, #368]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014b0:	7c1b      	ldrb	r3, [r3, #16]
 80014b2:	021b      	lsls	r3, r3, #8
 80014b4:	b21a      	sxth	r2, r3
 80014b6:	4b5a      	ldr	r3, [pc, #360]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014b8:	7bdb      	ldrb	r3, [r3, #15]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	4313      	orrs	r3, r2
 80014be:	b21b      	sxth	r3, r3
 80014c0:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 80014c2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80014c6:	2b10      	cmp	r3, #16
 80014c8:	dd09      	ble.n	80014de <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 80014ca:	4b55      	ldr	r3, [pc, #340]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014cc:	7c9b      	ldrb	r3, [r3, #18]
 80014ce:	021b      	lsls	r3, r3, #8
 80014d0:	b21a      	sxth	r2, r3
 80014d2:	4b53      	ldr	r3, [pc, #332]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014d4:	7c5b      	ldrb	r3, [r3, #17]
 80014d6:	b21b      	sxth	r3, r3
 80014d8:	4313      	orrs	r3, r2
 80014da:	b21b      	sxth	r3, r3
 80014dc:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 80014de:	4b50      	ldr	r3, [pc, #320]	; (8001620 <BNO080_parseInputReport+0x210>)
 80014e0:	795b      	ldrb	r3, [r3, #5]
 80014e2:	2b05      	cmp	r3, #5
 80014e4:	d053      	beq.n	800158e <BNO080_parseInputReport+0x17e>
 80014e6:	2b05      	cmp	r3, #5
 80014e8:	dc0b      	bgt.n	8001502 <BNO080_parseInputReport+0xf2>
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d033      	beq.n	8001556 <BNO080_parseInputReport+0x146>
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	dc02      	bgt.n	80014f8 <BNO080_parseInputReport+0xe8>
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d013      	beq.n	800151e <BNO080_parseInputReport+0x10e>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80014f6:	e08a      	b.n	800160e <BNO080_parseInputReport+0x1fe>
	switch(shtpData[5])
 80014f8:	2b03      	cmp	r3, #3
 80014fa:	d03a      	beq.n	8001572 <BNO080_parseInputReport+0x162>
 80014fc:	2b04      	cmp	r3, #4
 80014fe:	d01c      	beq.n	800153a <BNO080_parseInputReport+0x12a>
}
 8001500:	e085      	b.n	800160e <BNO080_parseInputReport+0x1fe>
	switch(shtpData[5])
 8001502:	2b13      	cmp	r3, #19
 8001504:	d05b      	beq.n	80015be <BNO080_parseInputReport+0x1ae>
 8001506:	2b13      	cmp	r3, #19
 8001508:	dc04      	bgt.n	8001514 <BNO080_parseInputReport+0x104>
 800150a:	2b08      	cmp	r3, #8
 800150c:	d03f      	beq.n	800158e <BNO080_parseInputReport+0x17e>
 800150e:	2b11      	cmp	r3, #17
 8001510:	d051      	beq.n	80015b6 <BNO080_parseInputReport+0x1a6>
}
 8001512:	e07c      	b.n	800160e <BNO080_parseInputReport+0x1fe>
	switch(shtpData[5])
 8001514:	2b1e      	cmp	r3, #30
 8001516:	d057      	beq.n	80015c8 <BNO080_parseInputReport+0x1b8>
 8001518:	2bf1      	cmp	r3, #241	; 0xf1
 800151a:	d06d      	beq.n	80015f8 <BNO080_parseInputReport+0x1e8>
}
 800151c:	e077      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			accelAccuracy = status;
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	b29a      	uxth	r2, r3
 8001522:	4b41      	ldr	r3, [pc, #260]	; (8001628 <BNO080_parseInputReport+0x218>)
 8001524:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 8001526:	4a41      	ldr	r2, [pc, #260]	; (800162c <BNO080_parseInputReport+0x21c>)
 8001528:	89bb      	ldrh	r3, [r7, #12]
 800152a:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 800152c:	4a40      	ldr	r2, [pc, #256]	; (8001630 <BNO080_parseInputReport+0x220>)
 800152e:	897b      	ldrh	r3, [r7, #10]
 8001530:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 8001532:	4a40      	ldr	r2, [pc, #256]	; (8001634 <BNO080_parseInputReport+0x224>)
 8001534:	893b      	ldrh	r3, [r7, #8]
 8001536:	8013      	strh	r3, [r2, #0]
			break;
 8001538:	e069      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			accelLinAccuracy = status;
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	b29a      	uxth	r2, r3
 800153e:	4b3e      	ldr	r3, [pc, #248]	; (8001638 <BNO080_parseInputReport+0x228>)
 8001540:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 8001542:	4a3e      	ldr	r2, [pc, #248]	; (800163c <BNO080_parseInputReport+0x22c>)
 8001544:	89bb      	ldrh	r3, [r7, #12]
 8001546:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8001548:	4a3d      	ldr	r2, [pc, #244]	; (8001640 <BNO080_parseInputReport+0x230>)
 800154a:	897b      	ldrh	r3, [r7, #10]
 800154c:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 800154e:	4a3d      	ldr	r2, [pc, #244]	; (8001644 <BNO080_parseInputReport+0x234>)
 8001550:	893b      	ldrh	r3, [r7, #8]
 8001552:	8013      	strh	r3, [r2, #0]
			break;
 8001554:	e05b      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			gyroAccuracy = status;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	b29a      	uxth	r2, r3
 800155a:	4b3b      	ldr	r3, [pc, #236]	; (8001648 <BNO080_parseInputReport+0x238>)
 800155c:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 800155e:	4a3b      	ldr	r2, [pc, #236]	; (800164c <BNO080_parseInputReport+0x23c>)
 8001560:	89bb      	ldrh	r3, [r7, #12]
 8001562:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8001564:	4a3a      	ldr	r2, [pc, #232]	; (8001650 <BNO080_parseInputReport+0x240>)
 8001566:	897b      	ldrh	r3, [r7, #10]
 8001568:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 800156a:	4a3a      	ldr	r2, [pc, #232]	; (8001654 <BNO080_parseInputReport+0x244>)
 800156c:	893b      	ldrh	r3, [r7, #8]
 800156e:	8013      	strh	r3, [r2, #0]
			break;
 8001570:	e04d      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			magAccuracy = status;
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	b29a      	uxth	r2, r3
 8001576:	4b38      	ldr	r3, [pc, #224]	; (8001658 <BNO080_parseInputReport+0x248>)
 8001578:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 800157a:	4a38      	ldr	r2, [pc, #224]	; (800165c <BNO080_parseInputReport+0x24c>)
 800157c:	89bb      	ldrh	r3, [r7, #12]
 800157e:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8001580:	4a37      	ldr	r2, [pc, #220]	; (8001660 <BNO080_parseInputReport+0x250>)
 8001582:	897b      	ldrh	r3, [r7, #10]
 8001584:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 8001586:	4a37      	ldr	r2, [pc, #220]	; (8001664 <BNO080_parseInputReport+0x254>)
 8001588:	893b      	ldrh	r3, [r7, #8]
 800158a:	8013      	strh	r3, [r2, #0]
			break;
 800158c:	e03f      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			quatAccuracy = status;
 800158e:	7bfb      	ldrb	r3, [r7, #15]
 8001590:	b29a      	uxth	r2, r3
 8001592:	4b35      	ldr	r3, [pc, #212]	; (8001668 <BNO080_parseInputReport+0x258>)
 8001594:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 8001596:	4a35      	ldr	r2, [pc, #212]	; (800166c <BNO080_parseInputReport+0x25c>)
 8001598:	89bb      	ldrh	r3, [r7, #12]
 800159a:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 800159c:	4a34      	ldr	r2, [pc, #208]	; (8001670 <BNO080_parseInputReport+0x260>)
 800159e:	897b      	ldrh	r3, [r7, #10]
 80015a0:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 80015a2:	4a34      	ldr	r2, [pc, #208]	; (8001674 <BNO080_parseInputReport+0x264>)
 80015a4:	893b      	ldrh	r3, [r7, #8]
 80015a6:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 80015a8:	4a33      	ldr	r2, [pc, #204]	; (8001678 <BNO080_parseInputReport+0x268>)
 80015aa:	8afb      	ldrh	r3, [r7, #22]
 80015ac:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 80015ae:	4a33      	ldr	r2, [pc, #204]	; (800167c <BNO080_parseInputReport+0x26c>)
 80015b0:	8abb      	ldrh	r3, [r7, #20]
 80015b2:	8013      	strh	r3, [r2, #0]
			break;
 80015b4:	e02b      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			stepCount = data3; //Bytes 8/9
 80015b6:	4a32      	ldr	r2, [pc, #200]	; (8001680 <BNO080_parseInputReport+0x270>)
 80015b8:	893b      	ldrh	r3, [r7, #8]
 80015ba:	8013      	strh	r3, [r2, #0]
			break;
 80015bc:	e027      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 80015be:	4b18      	ldr	r3, [pc, #96]	; (8001620 <BNO080_parseInputReport+0x210>)
 80015c0:	7a5a      	ldrb	r2, [r3, #9]
 80015c2:	4b30      	ldr	r3, [pc, #192]	; (8001684 <BNO080_parseInputReport+0x274>)
 80015c4:	701a      	strb	r2, [r3, #0]
			break;
 80015c6:	e022      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 80015c8:	4b15      	ldr	r3, [pc, #84]	; (8001620 <BNO080_parseInputReport+0x210>)
 80015ca:	7a9a      	ldrb	r2, [r3, #10]
 80015cc:	4b2e      	ldr	r3, [pc, #184]	; (8001688 <BNO080_parseInputReport+0x278>)
 80015ce:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80015d0:	2300      	movs	r3, #0
 80015d2:	74fb      	strb	r3, [r7, #19]
 80015d4:	e00c      	b.n	80015f0 <BNO080_parseInputReport+0x1e0>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 80015d6:	7cfb      	ldrb	r3, [r7, #19]
 80015d8:	f103 020b 	add.w	r2, r3, #11
 80015dc:	4b2b      	ldr	r3, [pc, #172]	; (800168c <BNO080_parseInputReport+0x27c>)
 80015de:	6819      	ldr	r1, [r3, #0]
 80015e0:	7cfb      	ldrb	r3, [r7, #19]
 80015e2:	440b      	add	r3, r1
 80015e4:	490e      	ldr	r1, [pc, #56]	; (8001620 <BNO080_parseInputReport+0x210>)
 80015e6:	5c8a      	ldrb	r2, [r1, r2]
 80015e8:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80015ea:	7cfb      	ldrb	r3, [r7, #19]
 80015ec:	3301      	adds	r3, #1
 80015ee:	74fb      	strb	r3, [r7, #19]
 80015f0:	7cfb      	ldrb	r3, [r7, #19]
 80015f2:	2b08      	cmp	r3, #8
 80015f4:	d9ef      	bls.n	80015d6 <BNO080_parseInputReport+0x1c6>
			break;
 80015f6:	e00a      	b.n	800160e <BNO080_parseInputReport+0x1fe>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <BNO080_parseInputReport+0x210>)
 80015fa:	79db      	ldrb	r3, [r3, #7]
 80015fc:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	2b07      	cmp	r3, #7
 8001602:	d103      	bne.n	800160c <BNO080_parseInputReport+0x1fc>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 8001604:	4b06      	ldr	r3, [pc, #24]	; (8001620 <BNO080_parseInputReport+0x210>)
 8001606:	7a9a      	ldrb	r2, [r3, #10]
 8001608:	4b21      	ldr	r3, [pc, #132]	; (8001690 <BNO080_parseInputReport+0x280>)
 800160a:	701a      	strb	r2, [r3, #0]
			break;
 800160c:	bf00      	nop
}
 800160e:	bf00      	nop
 8001610:	371c      	adds	r7, #28
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	20000218 	.word	0x20000218
 8001620:	2000026c 	.word	0x2000026c
 8001624:	20000220 	.word	0x20000220
 8001628:	200002f4 	.word	0x200002f4
 800162c:	200002ec 	.word	0x200002ec
 8001630:	200002f8 	.word	0x200002f8
 8001634:	20000256 	.word	0x20000256
 8001638:	20000252 	.word	0x20000252
 800163c:	20000226 	.word	0x20000226
 8001640:	200002f0 	.word	0x200002f0
 8001644:	20000262 	.word	0x20000262
 8001648:	20000264 	.word	0x20000264
 800164c:	20000266 	.word	0x20000266
 8001650:	2000024e 	.word	0x2000024e
 8001654:	2000024c 	.word	0x2000024c
 8001658:	2000021c 	.word	0x2000021c
 800165c:	20000250 	.word	0x20000250
 8001660:	200002f2 	.word	0x200002f2
 8001664:	20000254 	.word	0x20000254
 8001668:	20000224 	.word	0x20000224
 800166c:	200002f6 	.word	0x200002f6
 8001670:	20000260 	.word	0x20000260
 8001674:	20000214 	.word	0x20000214
 8001678:	2000021e 	.word	0x2000021e
 800167c:	20000258 	.word	0x20000258
 8001680:	200002fa 	.word	0x200002fa
 8001684:	20000268 	.word	0x20000268
 8001688:	200002ee 	.word	0x200002ee
 800168c:	2000025c 	.word	0x2000025c
 8001690:	200002ef 	.word	0x200002ef

08001694 <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 8001698:	4b07      	ldr	r3, [pc, #28]	; (80016b8 <BNO080_getQuatI+0x24>)
 800169a:	881b      	ldrh	r3, [r3, #0]
 800169c:	b21a      	sxth	r2, r3
 800169e:	4b07      	ldr	r3, [pc, #28]	; (80016bc <BNO080_getQuatI+0x28>)
 80016a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	4619      	mov	r1, r3
 80016a8:	4610      	mov	r0, r2
 80016aa:	f000 f857 	bl	800175c <BNO080_qToFloat>
 80016ae:	eef0 7a40 	vmov.f32	s15, s0
}
 80016b2:	eeb0 0a67 	vmov.f32	s0, s15
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	200002f6 	.word	0x200002f6
 80016bc:	20000000 	.word	0x20000000

080016c0 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 80016c4:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <BNO080_getQuatJ+0x24>)
 80016c6:	881b      	ldrh	r3, [r3, #0]
 80016c8:	b21a      	sxth	r2, r3
 80016ca:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <BNO080_getQuatJ+0x28>)
 80016cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	4619      	mov	r1, r3
 80016d4:	4610      	mov	r0, r2
 80016d6:	f000 f841 	bl	800175c <BNO080_qToFloat>
 80016da:	eef0 7a40 	vmov.f32	s15, s0
}
 80016de:	eeb0 0a67 	vmov.f32	s0, s15
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000260 	.word	0x20000260
 80016e8:	20000000 	.word	0x20000000

080016ec <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 80016f0:	4b07      	ldr	r3, [pc, #28]	; (8001710 <BNO080_getQuatK+0x24>)
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	b21a      	sxth	r2, r3
 80016f6:	4b07      	ldr	r3, [pc, #28]	; (8001714 <BNO080_getQuatK+0x28>)
 80016f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	4619      	mov	r1, r3
 8001700:	4610      	mov	r0, r2
 8001702:	f000 f82b 	bl	800175c <BNO080_qToFloat>
 8001706:	eef0 7a40 	vmov.f32	s15, s0
}
 800170a:	eeb0 0a67 	vmov.f32	s0, s15
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20000214 	.word	0x20000214
 8001714:	20000000 	.word	0x20000000

08001718 <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 800171c:	4b07      	ldr	r3, [pc, #28]	; (800173c <BNO080_getQuatReal+0x24>)
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	b21a      	sxth	r2, r3
 8001722:	4b07      	ldr	r3, [pc, #28]	; (8001740 <BNO080_getQuatReal+0x28>)
 8001724:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001728:	b2db      	uxtb	r3, r3
 800172a:	4619      	mov	r1, r3
 800172c:	4610      	mov	r0, r2
 800172e:	f000 f815 	bl	800175c <BNO080_qToFloat>
 8001732:	eef0 7a40 	vmov.f32	s15, s0
}
 8001736:	eeb0 0a67 	vmov.f32	s0, s15
 800173a:	bd80      	pop	{r7, pc}
 800173c:	2000021e 	.word	0x2000021e
 8001740:	20000000 	.word	0x20000000

08001744 <BNO080_getQuatAccuracy>:
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
}

//Return the acceleration component
uint8_t BNO080_getQuatAccuracy()
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
	return (quatAccuracy);
 8001748:	4b03      	ldr	r3, [pc, #12]	; (8001758 <BNO080_getQuatAccuracy+0x14>)
 800174a:	881b      	ldrh	r3, [r3, #0]
 800174c:	b2db      	uxtb	r3, r3
}
 800174e:	4618      	mov	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	20000224 	.word	0x20000224

0800175c <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	ed2d 8b02 	vpush	{d8}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	460a      	mov	r2, r1
 800176a:	80fb      	strh	r3, [r7, #6]
 800176c:	4613      	mov	r3, r2
 800176e:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8001770:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001774:	ee07 3a90 	vmov	s15, r3
 8001778:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800177c:	797b      	ldrb	r3, [r7, #5]
 800177e:	425b      	negs	r3, r3
 8001780:	ee07 3a90 	vmov	s15, r3
 8001784:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001788:	eef0 0a67 	vmov.f32	s1, s15
 800178c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001790:	f005 fbe2 	bl	8006f58 <powf>
 8001794:	eef0 7a40 	vmov.f32	s15, s0
 8001798:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 800179c:	eeb0 0a67 	vmov.f32	s0, s15
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	ecbd 8b02 	vpop	{d8}
 80017a8:	bd80      	pop	{r7, pc}

080017aa <BNO080_enableGameRotationVector>:
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
}

//Sends the packet to enable the rotation vector
void BNO080_enableGameRotationVector(uint16_t timeBetweenReports)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	4603      	mov	r3, r0
 80017b2:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_GAME_ROTATION_VECTOR, timeBetweenReports, 0);
 80017b4:	88fb      	ldrh	r3, [r7, #6]
 80017b6:	2200      	movs	r2, #0
 80017b8:	4619      	mov	r1, r3
 80017ba:	2008      	movs	r0, #8
 80017bc:	f000 f804 	bl	80017c8 <BNO080_setFeatureCommand>
}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
 80017d4:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80017d6:	4b24      	ldr	r3, [pc, #144]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 80017d8:	22fd      	movs	r2, #253	; 0xfd
 80017da:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 80017dc:	4a22      	ldr	r2, [pc, #136]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 80017e2:	4b21      	ldr	r3, [pc, #132]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 80017e8:	4b1f      	ldr	r3, [pc, #124]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 80017ee:	4b1e      	ldr	r3, [pc, #120]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b1b      	ldr	r3, [pc, #108]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 80017fa:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	0a1b      	lsrs	r3, r3, #8
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4b19      	ldr	r3, [pc, #100]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 8001804:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	0c1b      	lsrs	r3, r3, #16
 800180a:	b2da      	uxtb	r2, r3
 800180c:	4b16      	ldr	r3, [pc, #88]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 800180e:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	0e1b      	lsrs	r3, r3, #24
 8001814:	b2da      	uxtb	r2, r3
 8001816:	4b14      	ldr	r3, [pc, #80]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 8001818:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 800181a:	4b13      	ldr	r3, [pc, #76]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 800181c:	2200      	movs	r2, #0
 800181e:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8001820:	4b11      	ldr	r3, [pc, #68]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 8001822:	2200      	movs	r2, #0
 8001824:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8001826:	4b10      	ldr	r3, [pc, #64]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 8001828:	2200      	movs	r2, #0
 800182a:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 800182c:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 800182e:	2200      	movs	r2, #0
 8001830:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 8001838:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	0a1b      	lsrs	r3, r3, #8
 800183e:	b2da      	uxtb	r2, r3
 8001840:	4b09      	ldr	r3, [pc, #36]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 8001842:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	0c1b      	lsrs	r3, r3, #16
 8001848:	b2da      	uxtb	r2, r3
 800184a:	4b07      	ldr	r3, [pc, #28]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 800184c:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	0e1b      	lsrs	r3, r3, #24
 8001852:	b2da      	uxtb	r2, r3
 8001854:	4b04      	ldr	r3, [pc, #16]	; (8001868 <BNO080_setFeatureCommand+0xa0>)
 8001856:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001858:	2111      	movs	r1, #17
 800185a:	2002      	movs	r0, #2
 800185c:	f000 f89a 	bl	8001994 <BNO080_sendPacket>
}
 8001860:	bf00      	nop
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	2000026c 	.word	0x2000026c

0800186c <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001872:	2300      	movs	r3, #0
 8001874:	607b      	str	r3, [r7, #4]
 8001876:	e00c      	b.n	8001892 <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8001878:	f44f 7180 	mov.w	r1, #256	; 0x100
 800187c:	480b      	ldr	r0, [pc, #44]	; (80018ac <BNO080_waitForSPI+0x40>)
 800187e:	f7ff fbcb 	bl	8001018 <LL_GPIO_IsInputPinSet>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d101      	bne.n	800188c <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8001888:	2301      	movs	r3, #1
 800188a:	e00a      	b.n	80018a2 <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	3301      	adds	r3, #1
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001898:	d1ee      	bne.n	8001878 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 800189a:	4805      	ldr	r0, [pc, #20]	; (80018b0 <BNO080_waitForSPI+0x44>)
 800189c:	f003 fc46 	bl	800512c <puts>
	return (0);
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40020800 	.word	0x40020800
 80018b0:	08007f00 	.word	0x08007f00

080018b4 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80018ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018be:	4831      	ldr	r0, [pc, #196]	; (8001984 <BNO080_receivePacket+0xd0>)
 80018c0:	f7ff fbaa 	bl	8001018 <LL_GPIO_IsInputPinSet>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d101      	bne.n	80018ce <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 80018ca:	2300      	movs	r3, #0
 80018cc:	e056      	b.n	800197c <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 80018ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018d2:	482d      	ldr	r0, [pc, #180]	; (8001988 <BNO080_receivePacket+0xd4>)
 80018d4:	f7ff fbc3 	bl	800105e <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 80018d8:	2000      	movs	r0, #0
 80018da:	f7ff fd2d 	bl	8001338 <SPI2_SendByte>
 80018de:	4603      	mov	r3, r0
 80018e0:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 80018e2:	2000      	movs	r0, #0
 80018e4:	f7ff fd28 	bl	8001338 <SPI2_SendByte>
 80018e8:	4603      	mov	r3, r0
 80018ea:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 80018ec:	2000      	movs	r0, #0
 80018ee:	f7ff fd23 	bl	8001338 <SPI2_SendByte>
 80018f2:	4603      	mov	r3, r0
 80018f4:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 80018f6:	2000      	movs	r0, #0
 80018f8:	f7ff fd1e 	bl	8001338 <SPI2_SendByte>
 80018fc:	4603      	mov	r3, r0
 80018fe:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001900:	4a22      	ldr	r2, [pc, #136]	; (800198c <BNO080_receivePacket+0xd8>)
 8001902:	7b7b      	ldrb	r3, [r7, #13]
 8001904:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8001906:	4a21      	ldr	r2, [pc, #132]	; (800198c <BNO080_receivePacket+0xd8>)
 8001908:	7b3b      	ldrb	r3, [r7, #12]
 800190a:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 800190c:	4a1f      	ldr	r2, [pc, #124]	; (800198c <BNO080_receivePacket+0xd8>)
 800190e:	7afb      	ldrb	r3, [r7, #11]
 8001910:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8001912:	4a1e      	ldr	r2, [pc, #120]	; (800198c <BNO080_receivePacket+0xd8>)
 8001914:	7abb      	ldrb	r3, [r7, #10]
 8001916:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001918:	7b3b      	ldrb	r3, [r7, #12]
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	b21a      	sxth	r2, r3
 800191e:	7b7b      	ldrb	r3, [r7, #13]
 8001920:	b21b      	sxth	r3, r3
 8001922:	4313      	orrs	r3, r2
 8001924:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001926:	893b      	ldrh	r3, [r7, #8]
 8001928:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800192c:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 800192e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d101      	bne.n	800193a <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 8001936:	2300      	movs	r3, #0
 8001938:	e020      	b.n	800197c <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 800193a:	893b      	ldrh	r3, [r7, #8]
 800193c:	3b04      	subs	r3, #4
 800193e:	b29b      	uxth	r3, r3
 8001940:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001942:	2300      	movs	r3, #0
 8001944:	81fb      	strh	r3, [r7, #14]
 8001946:	e00e      	b.n	8001966 <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8001948:	20ff      	movs	r0, #255	; 0xff
 800194a:	f7ff fcf5 	bl	8001338 <SPI2_SendByte>
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001952:	89fb      	ldrh	r3, [r7, #14]
 8001954:	2b7f      	cmp	r3, #127	; 0x7f
 8001956:	d803      	bhi.n	8001960 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001958:	89fb      	ldrh	r3, [r7, #14]
 800195a:	490d      	ldr	r1, [pc, #52]	; (8001990 <BNO080_receivePacket+0xdc>)
 800195c:	79fa      	ldrb	r2, [r7, #7]
 800195e:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001960:	89fb      	ldrh	r3, [r7, #14]
 8001962:	3301      	adds	r3, #1
 8001964:	81fb      	strh	r3, [r7, #14]
 8001966:	89fa      	ldrh	r2, [r7, #14]
 8001968:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800196c:	429a      	cmp	r2, r3
 800196e:	dbeb      	blt.n	8001948 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001970:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001974:	4804      	ldr	r0, [pc, #16]	; (8001988 <BNO080_receivePacket+0xd4>)
 8001976:	f7ff fb64 	bl	8001042 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 800197a:	2301      	movs	r3, #1
}
 800197c:	4618      	mov	r0, r3
 800197e:	3710      	adds	r7, #16
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40020800 	.word	0x40020800
 8001988:	40020400 	.word	0x40020400
 800198c:	20000218 	.word	0x20000218
 8001990:	2000026c 	.word	0x2000026c

08001994 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	460a      	mov	r2, r1
 800199e:	71fb      	strb	r3, [r7, #7]
 80019a0:	4613      	mov	r3, r2
 80019a2:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80019a4:	79bb      	ldrb	r3, [r7, #6]
 80019a6:	3304      	adds	r3, #4
 80019a8:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80019aa:	f7ff ff5f 	bl	800186c <BNO080_waitForSPI>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80019b4:	2300      	movs	r3, #0
 80019b6:	e032      	b.n	8001a1e <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80019b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019bc:	481a      	ldr	r0, [pc, #104]	; (8001a28 <BNO080_sendPacket+0x94>)
 80019be:	f7ff fb4e 	bl	800105e <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80019c2:	7bbb      	ldrb	r3, [r7, #14]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff fcb7 	bl	8001338 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 80019ca:	7bbb      	ldrb	r3, [r7, #14]
 80019cc:	121b      	asrs	r3, r3, #8
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fcb1 	bl	8001338 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff fcad 	bl	8001338 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	4a12      	ldr	r2, [pc, #72]	; (8001a2c <BNO080_sendPacket+0x98>)
 80019e2:	5cd2      	ldrb	r2, [r2, r3]
 80019e4:	1c51      	adds	r1, r2, #1
 80019e6:	b2c8      	uxtb	r0, r1
 80019e8:	4910      	ldr	r1, [pc, #64]	; (8001a2c <BNO080_sendPacket+0x98>)
 80019ea:	54c8      	strb	r0, [r1, r3]
 80019ec:	4610      	mov	r0, r2
 80019ee:	f7ff fca3 	bl	8001338 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	73fb      	strb	r3, [r7, #15]
 80019f6:	e008      	b.n	8001a0a <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	4a0d      	ldr	r2, [pc, #52]	; (8001a30 <BNO080_sendPacket+0x9c>)
 80019fc:	5cd3      	ldrb	r3, [r2, r3]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff fc9a 	bl	8001338 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
 8001a06:	3301      	adds	r3, #1
 8001a08:	73fb      	strb	r3, [r7, #15]
 8001a0a:	7bfa      	ldrb	r2, [r7, #15]
 8001a0c:	79bb      	ldrb	r3, [r7, #6]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d3f2      	bcc.n	80019f8 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8001a12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a16:	4804      	ldr	r0, [pc, #16]	; (8001a28 <BNO080_sendPacket+0x94>)
 8001a18:	f7ff fb13 	bl	8001042 <LL_GPIO_SetOutputPin>

	return (1);
 8001a1c:	2301      	movs	r3, #1
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40020400 	.word	0x40020400
 8001a2c:	20000200 	.word	0x20000200
 8001a30:	2000026c 	.word	0x2000026c

08001a34 <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b088      	sub	sp, #32
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	ed93 7a00 	vldr	s14, [r3]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	edd3 7a00 	vldr	s15, [r3]
 8001a48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3304      	adds	r3, #4
 8001a50:	edd3 6a00 	vldr	s13, [r3]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3304      	adds	r3, #4
 8001a58:	edd3 7a00 	vldr	s15, [r3]
 8001a5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3308      	adds	r3, #8
 8001a68:	edd3 6a00 	vldr	s13, [r3]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3308      	adds	r3, #8
 8001a70:	edd3 7a00 	vldr	s15, [r3]
 8001a74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	330c      	adds	r3, #12
 8001a80:	edd3 6a00 	vldr	s13, [r3]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	330c      	adds	r3, #12
 8001a88:	edd3 7a00 	vldr	s15, [r3]
 8001a8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a94:	eeb0 0a67 	vmov.f32	s0, s15
 8001a98:	f000 f91e 	bl	8001cd8 <invSqrt>
 8001a9c:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	edd3 7a00 	vldr	s15, [r3]
 8001aa6:	ed97 7a07 	vldr	s14, [r7, #28]
 8001aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aae:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	edd3 7a00 	vldr	s15, [r3]
 8001aba:	ed97 7a07 	vldr	s14, [r7, #28]
 8001abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ac2:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3308      	adds	r3, #8
 8001aca:	edd3 7a00 	vldr	s15, [r3]
 8001ace:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ad6:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	330c      	adds	r3, #12
 8001ade:	edd3 7a00 	vldr	s15, [r3]
 8001ae2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aea:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8001aee:	ed97 7a05 	vldr	s14, [r7, #20]
 8001af2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001af6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001afa:	edd7 6a06 	vldr	s13, [r7, #24]
 8001afe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b0a:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8001b0e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b12:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b1a:	edd7 6a05 	vldr	s13, [r7, #20]
 8001b1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b2a:	edd7 6a04 	vldr	s13, [r7, #16]
 8001b2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b3a:	edd7 6a03 	vldr	s13, [r7, #12]
 8001b3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b4a:	eef0 0a67 	vmov.f32	s1, s15
 8001b4e:	eeb0 0a46 	vmov.f32	s0, s12
 8001b52:	f005 f9ff 	bl	8006f54 <atan2f>
 8001b56:	eef0 7a40 	vmov.f32	s15, s0
 8001b5a:	4b59      	ldr	r3, [pc, #356]	; (8001cc0 <Quaternion_Update+0x28c>)
 8001b5c:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8001b60:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b64:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b6c:	edd7 6a06 	vldr	s13, [r7, #24]
 8001b70:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b80:	eeb0 0a67 	vmov.f32	s0, s15
 8001b84:	f005 f98e 	bl	8006ea4 <asinf>
 8001b88:	eef0 7a40 	vmov.f32	s15, s0
 8001b8c:	eef1 7a67 	vneg.f32	s15, s15
 8001b90:	4b4c      	ldr	r3, [pc, #304]	; (8001cc4 <Quaternion_Update+0x290>)
 8001b92:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8001b96:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b9a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ba2:	edd7 6a04 	vldr	s13, [r7, #16]
 8001ba6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001baa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb2:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8001bb6:	ed97 7a06 	vldr	s14, [r7, #24]
 8001bba:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bc2:	edd7 6a05 	vldr	s13, [r7, #20]
 8001bc6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bd2:	edd7 6a04 	vldr	s13, [r7, #16]
 8001bd6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bde:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001be2:	edd7 6a03 	vldr	s13, [r7, #12]
 8001be6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bf2:	eef0 0a67 	vmov.f32	s1, s15
 8001bf6:	eeb0 0a46 	vmov.f32	s0, s12
 8001bfa:	f005 f9ab 	bl	8006f54 <atan2f>
 8001bfe:	eef0 7a40 	vmov.f32	s15, s0
 8001c02:	4b31      	ldr	r3, [pc, #196]	; (8001cc8 <Quaternion_Update+0x294>)
 8001c04:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8001c08:	4b2d      	ldr	r3, [pc, #180]	; (8001cc0 <Quaternion_Update+0x28c>)
 8001c0a:	edd3 7a00 	vldr	s15, [r3]
 8001c0e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001ccc <Quaternion_Update+0x298>
 8001c12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c16:	4b2a      	ldr	r3, [pc, #168]	; (8001cc0 <Quaternion_Update+0x28c>)
 8001c18:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8001c1c:	4b29      	ldr	r3, [pc, #164]	; (8001cc4 <Quaternion_Update+0x290>)
 8001c1e:	edd3 7a00 	vldr	s15, [r3]
 8001c22:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001ccc <Quaternion_Update+0x298>
 8001c26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c2a:	4b26      	ldr	r3, [pc, #152]	; (8001cc4 <Quaternion_Update+0x290>)
 8001c2c:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8001c30:	4b25      	ldr	r3, [pc, #148]	; (8001cc8 <Quaternion_Update+0x294>)
 8001c32:	edd3 7a00 	vldr	s15, [r3]
 8001c36:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001ccc <Quaternion_Update+0x298>
 8001c3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3e:	4b22      	ldr	r3, [pc, #136]	; (8001cc8 <Quaternion_Update+0x294>)
 8001c40:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8001c44:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <Quaternion_Update+0x294>)
 8001c46:	edd3 7a00 	vldr	s15, [r3]
 8001c4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c52:	db0a      	blt.n	8001c6a <Quaternion_Update+0x236>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8001c54:	4b1c      	ldr	r3, [pc, #112]	; (8001cc8 <Quaternion_Update+0x294>)
 8001c56:	edd3 7a00 	vldr	s15, [r3]
 8001c5a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001cd0 <Quaternion_Update+0x29c>
 8001c5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c62:	4b19      	ldr	r3, [pc, #100]	; (8001cc8 <Quaternion_Update+0x294>)
 8001c64:	edc3 7a00 	vstr	s15, [r3]
 8001c68:	e007      	b.n	8001c7a <Quaternion_Update+0x246>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8001c6a:	4b17      	ldr	r3, [pc, #92]	; (8001cc8 <Quaternion_Update+0x294>)
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	eef1 7a67 	vneg.f32	s15, s15
 8001c74:	4b14      	ldr	r3, [pc, #80]	; (8001cc8 <Quaternion_Update+0x294>)
 8001c76:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8001c7a:	4b11      	ldr	r3, [pc, #68]	; (8001cc0 <Quaternion_Update+0x28c>)
 8001c7c:	edd3 7a00 	vldr	s15, [r3]
 8001c80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c88:	db0a      	blt.n	8001ca0 <Quaternion_Update+0x26c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8001c8a:	4b0d      	ldr	r3, [pc, #52]	; (8001cc0 <Quaternion_Update+0x28c>)
 8001c8c:	edd3 7a00 	vldr	s15, [r3]
 8001c90:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001cd4 <Quaternion_Update+0x2a0>
 8001c94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c98:	4b09      	ldr	r3, [pc, #36]	; (8001cc0 <Quaternion_Update+0x28c>)
 8001c9a:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8001c9e:	e00b      	b.n	8001cb8 <Quaternion_Update+0x284>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8001ca0:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <Quaternion_Update+0x28c>)
 8001ca2:	edd3 7a00 	vldr	s15, [r3]
 8001ca6:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001cd4 <Quaternion_Update+0x2a0>
 8001caa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cae:	eef1 7a67 	vneg.f32	s15, s15
 8001cb2:	4b03      	ldr	r3, [pc, #12]	; (8001cc0 <Quaternion_Update+0x28c>)
 8001cb4:	edc3 7a00 	vstr	s15, [r3]
}
 8001cb8:	bf00      	nop
 8001cba:	3720      	adds	r7, #32
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000304 	.word	0x20000304
 8001cc4:	200002fc 	.word	0x200002fc
 8001cc8:	20000300 	.word	0x20000300
 8001ccc:	42652ee1 	.word	0x42652ee1
 8001cd0:	43b40000 	.word	0x43b40000
 8001cd4:	43340000 	.word	0x43340000

08001cd8 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8001ce2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ce6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001cea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cee:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8001cf6:	f107 0310 	add.w	r3, r7, #16
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	105a      	asrs	r2, r3, #1
 8001d02:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <invSqrt+0x74>)
 8001d04:	1a9b      	subs	r3, r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8001d08:	f107 030c 	add.w	r3, r7, #12
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001d10:	ed97 7a04 	vldr	s14, [r7, #16]
 8001d14:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d24:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001d28:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d34:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	ee07 3a90 	vmov	s15, r3
}
 8001d3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d42:	371c      	adds	r7, #28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	5f3759df 	.word	0x5f3759df

08001d50 <LL_GPIO_ResetOutputPin>:
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	041a      	lsls	r2, r3, #16
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	619a      	str	r2, [r3, #24]
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
	...

08001d70 <LL_AHB1_GRP1_EnableClock>:
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001d78:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d7c:	4907      	ldr	r1, [pc, #28]	; (8001d9c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001d84:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
}
 8001d90:	bf00      	nop
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	40023800 	.word	0x40023800

08001da0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da6:	463b      	mov	r3, r7
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
 8001db4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001db6:	2080      	movs	r0, #128	; 0x80
 8001db8:	f7ff ffda 	bl	8001d70 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001dbc:	2004      	movs	r0, #4
 8001dbe:	f7ff ffd7 	bl	8001d70 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	f7ff ffd4 	bl	8001d70 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001dc8:	2001      	movs	r0, #1
 8001dca:	f7ff ffd1 	bl	8001d70 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_9);
 8001dce:	f240 2107 	movw	r1, #519	; 0x207
 8001dd2:	4826      	ldr	r0, [pc, #152]	; (8001e6c <MX_GPIO_Init+0xcc>)
 8001dd4:	f7ff ffbc 	bl	8001d50 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12);
 8001dd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ddc:	4824      	ldr	r0, [pc, #144]	; (8001e70 <MX_GPIO_Init+0xd0>)
 8001dde:	f7ff ffb7 	bl	8001d50 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8001de2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001de6:	4823      	ldr	r0, [pc, #140]	; (8001e74 <MX_GPIO_Init+0xd4>)
 8001de8:	f7ff ffb2 	bl	8001d50 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_9;
 8001dec:	f240 2307 	movw	r3, #519	; 0x207
 8001df0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001df2:	2301      	movs	r3, #1
 8001df4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001df6:	2300      	movs	r3, #0
 8001df8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e02:	463b      	mov	r3, r7
 8001e04:	4619      	mov	r1, r3
 8001e06:	4819      	ldr	r0, [pc, #100]	; (8001e6c <MX_GPIO_Init+0xcc>)
 8001e08:	f001 fd23 	bl	8003852 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8001e0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e10:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e12:	2301      	movs	r3, #1
 8001e14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e22:	463b      	mov	r3, r7
 8001e24:	4619      	mov	r1, r3
 8001e26:	4812      	ldr	r0, [pc, #72]	; (8001e70 <MX_GPIO_Init+0xd0>)
 8001e28:	f001 fd13 	bl	8003852 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001e2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e30:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e3a:	463b      	mov	r3, r7
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	480b      	ldr	r0, [pc, #44]	; (8001e6c <MX_GPIO_Init+0xcc>)
 8001e40:	f001 fd07 	bl	8003852 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001e44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e48:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5a:	463b      	mov	r3, r7
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4805      	ldr	r0, [pc, #20]	; (8001e74 <MX_GPIO_Init+0xd4>)
 8001e60:	f001 fcf7 	bl	8003852 <LL_GPIO_Init>

}
 8001e64:	bf00      	nop
 8001e66:	3718      	adds	r7, #24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40020800 	.word	0x40020800
 8001e70:	40020400 	.word	0x40020400
 8001e74:	40020000 	.word	0x40020000

08001e78 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f043 0201 	orr.w	r2, r3, #1
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	601a      	str	r2, [r3, #0]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a1a      	ldr	r2, [r3, #32]
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	431a      	orrs	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	621a      	str	r2, [r3, #32]
}
 8001eae:	bf00      	nop
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b083      	sub	sp, #12
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
 8001ec2:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a1a      	ldr	r2, [r3, #32]
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	401a      	ands	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	621a      	str	r2, [r3, #32]
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	f043 0220 	orr.w	r2, r3, #32
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	60da      	str	r2, [r3, #12]
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr

08001efe <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001efe:	b480      	push	{r7}
 8001f00:	b083      	sub	sp, #12
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	460b      	mov	r3, r1
 8001f08:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001f0a:	78fa      	ldrb	r2, [r7, #3]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	605a      	str	r2, [r3, #4]
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	695a      	ldr	r2, [r3, #20]
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	405a      	eors	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	615a      	str	r2, [r3, #20]
}
 8001f32:	bf00      	nop
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
	...

08001f40 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
	for(int i=0;i<len;i++)
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	e00d      	b.n	8001f6e <_write+0x2e>
	{
		LL_USART_TransmitData8(USART6,*(p+i));
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	4413      	add	r3, r2
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4808      	ldr	r0, [pc, #32]	; (8001f80 <_write+0x40>)
 8001f5e:	f7ff ffce 	bl	8001efe <LL_USART_TransmitData8>
		HAL_Delay(1);
 8001f62:	2001      	movs	r0, #1
 8001f64:	f000 fe3a 	bl	8002bdc <HAL_Delay>
	for(int i=0;i<len;i++)
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	dbed      	blt.n	8001f52 <_write+0x12>
	}
	return len;
 8001f76:	687b      	ldr	r3, [r7, #4]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40011400 	.word	0x40011400

08001f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int count = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61fb      	str	r3, [r7, #28]
	float f = 1.234;
 8001f8e:	4b46      	ldr	r3, [pc, #280]	; (80020a8 <main+0x124>)
 8001f90:	61bb      	str	r3, [r7, #24]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f92:	f000 fdb1 	bl	8002af8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f96:	f000 f899 	bl	80020cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f9a:	f7ff ff01 	bl	8001da0 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001f9e:	f000 fbcf 	bl	8002740 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001fa2:	f000 fd1f 	bl	80029e4 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 8001fa6:	f000 f945 	bl	8002234 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 8001faa:	4840      	ldr	r0, [pc, #256]	; (80020ac <main+0x128>)
 8001fac:	f7ff ff64 	bl	8001e78 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001fb0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fb4:	483d      	ldr	r0, [pc, #244]	; (80020ac <main+0x128>)
 8001fb6:	f7ff ff6f 	bl	8001e98 <LL_TIM_CC_EnableChannel>

  TIM3->PSC = 2000; // 2kHz
 8001fba:	4b3c      	ldr	r3, [pc, #240]	; (80020ac <main+0x128>)
 8001fbc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001fc0:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8001fc2:	2064      	movs	r0, #100	; 0x64
 8001fc4:	f000 fe0a 	bl	8002bdc <HAL_Delay>
  TIM3->PSC=1500;  // 3kHz
 8001fc8:	4b38      	ldr	r3, [pc, #224]	; (80020ac <main+0x128>)
 8001fca:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001fce:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8001fd0:	2064      	movs	r0, #100	; 0x64
 8001fd2:	f000 fe03 	bl	8002bdc <HAL_Delay>
  TIM3->PSC=1000; // 4kHz
 8001fd6:	4b35      	ldr	r3, [pc, #212]	; (80020ac <main+0x128>)
 8001fd8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fdc:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8001fde:	2064      	movs	r0, #100	; 0x64
 8001fe0:	f000 fdfc 	bl	8002bdc <HAL_Delay>

  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001fe4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fe8:	4830      	ldr	r0, [pc, #192]	; (80020ac <main+0x128>)
 8001fea:	f7ff ff66 	bl	8001eba <LL_TIM_CC_DisableChannel>

  LL_USART_EnableIT_RXNE(USART6);
 8001fee:	4830      	ldr	r0, [pc, #192]	; (80020b0 <main+0x12c>)
 8001ff0:	f7ff ff75 	bl	8001ede <LL_USART_EnableIT_RXNE>

  BNO080_Initialization();
 8001ff4:	f7ff f92c 	bl	8001250 <BNO080_Initialization>
  BNO080_enableGameRotationVector(2500); // 400 times per sec
 8001ff8:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8001ffc:	f7ff fbd5 	bl	80017aa <BNO080_enableGameRotationVector>
//		  }
//	  }
//	  printf("%d %f\n",count++, f+=0.001);
//	  HAL_Delay(1000);

	  if(BNO080_dataAvailable() == 1)
 8002000:	f7ff f9bc 	bl	800137c <BNO080_dataAvailable>
 8002004:	4603      	mov	r3, r0
 8002006:	2b01      	cmp	r3, #1
 8002008:	d1fa      	bne.n	8002000 <main+0x7c>
	  {
		  LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0);
 800200a:	2101      	movs	r1, #1
 800200c:	4829      	ldr	r0, [pc, #164]	; (80020b4 <main+0x130>)
 800200e:	f7ff ff85 	bl	8001f1c <LL_GPIO_TogglePin>
		  q[0] = BNO080_getQuatI();
 8002012:	f7ff fb3f 	bl	8001694 <BNO080_getQuatI>
 8002016:	eef0 7a40 	vmov.f32	s15, s0
 800201a:	edc7 7a01 	vstr	s15, [r7, #4]
		  q[1] = BNO080_getQuatJ();
 800201e:	f7ff fb4f 	bl	80016c0 <BNO080_getQuatJ>
 8002022:	eef0 7a40 	vmov.f32	s15, s0
 8002026:	edc7 7a02 	vstr	s15, [r7, #8]
		  q[2] = BNO080_getQuatK();
 800202a:	f7ff fb5f 	bl	80016ec <BNO080_getQuatK>
 800202e:	eef0 7a40 	vmov.f32	s15, s0
 8002032:	edc7 7a03 	vstr	s15, [r7, #12]
		  q[3] = BNO080_getQuatReal();
 8002036:	f7ff fb6f 	bl	8001718 <BNO080_getQuatReal>
 800203a:	eef0 7a40 	vmov.f32	s15, s0
 800203e:	edc7 7a04 	vstr	s15, [r7, #16]
		  quatRadianAccuray = BNO080_getQuatAccuracy();
 8002042:	f7ff fb7f 	bl	8001744 <BNO080_getQuatAccuracy>
 8002046:	4603      	mov	r3, r0
 8002048:	ee07 3a90 	vmov	s15, r3
 800204c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002050:	edc7 7a05 	vstr	s15, [r7, #20]

		  Quaternion_Update(&q[0]);
 8002054:	1d3b      	adds	r3, r7, #4
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fcec 	bl	8001a34 <Quaternion_Update>

		  printf("%d,%d,%d\n",(int)(BNO080_Roll*100),(int)(BNO080_Pitch*100),(int)(BNO080_Yaw*100));
 800205c:	4b16      	ldr	r3, [pc, #88]	; (80020b8 <main+0x134>)
 800205e:	edd3 7a00 	vldr	s15, [r3]
 8002062:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80020bc <main+0x138>
 8002066:	ee67 7a87 	vmul.f32	s15, s15, s14
 800206a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800206e:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <main+0x13c>)
 8002070:	edd3 7a00 	vldr	s15, [r3]
 8002074:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80020bc <main+0x138>
 8002078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800207c:	eebd 6ae7 	vcvt.s32.f32	s12, s15
 8002080:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <main+0x140>)
 8002082:	edd3 7a00 	vldr	s15, [r3]
 8002086:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80020bc <main+0x138>
 800208a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800208e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002092:	ee17 3a90 	vmov	r3, s15
 8002096:	ee16 2a10 	vmov	r2, s12
 800209a:	ee16 1a90 	vmov	r1, s13
 800209e:	480a      	ldr	r0, [pc, #40]	; (80020c8 <main+0x144>)
 80020a0:	f002 ffd0 	bl	8005044 <iprintf>
	  if(BNO080_dataAvailable() == 1)
 80020a4:	e7ac      	b.n	8002000 <main+0x7c>
 80020a6:	bf00      	nop
 80020a8:	3f9df3b6 	.word	0x3f9df3b6
 80020ac:	40000400 	.word	0x40000400
 80020b0:	40011400 	.word	0x40011400
 80020b4:	40020800 	.word	0x40020800
 80020b8:	200002fc 	.word	0x200002fc
 80020bc:	42c80000 	.word	0x42c80000
 80020c0:	20000304 	.word	0x20000304
 80020c4:	20000300 	.word	0x20000300
 80020c8:	08007f14 	.word	0x08007f14

080020cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b094      	sub	sp, #80	; 0x50
 80020d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020d2:	f107 0320 	add.w	r3, r7, #32
 80020d6:	2230      	movs	r2, #48	; 0x30
 80020d8:	2100      	movs	r1, #0
 80020da:	4618      	mov	r0, r3
 80020dc:	f002 fb4e 	bl	800477c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020e0:	f107 030c 	add.w	r3, r7, #12
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020f0:	2300      	movs	r3, #0
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	4b28      	ldr	r3, [pc, #160]	; (8002198 <SystemClock_Config+0xcc>)
 80020f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f8:	4a27      	ldr	r2, [pc, #156]	; (8002198 <SystemClock_Config+0xcc>)
 80020fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020fe:	6413      	str	r3, [r2, #64]	; 0x40
 8002100:	4b25      	ldr	r3, [pc, #148]	; (8002198 <SystemClock_Config+0xcc>)
 8002102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002108:	60bb      	str	r3, [r7, #8]
 800210a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800210c:	2300      	movs	r3, #0
 800210e:	607b      	str	r3, [r7, #4]
 8002110:	4b22      	ldr	r3, [pc, #136]	; (800219c <SystemClock_Config+0xd0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a21      	ldr	r2, [pc, #132]	; (800219c <SystemClock_Config+0xd0>)
 8002116:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800211a:	6013      	str	r3, [r2, #0]
 800211c:	4b1f      	ldr	r3, [pc, #124]	; (800219c <SystemClock_Config+0xd0>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002124:	607b      	str	r3, [r7, #4]
 8002126:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002128:	2301      	movs	r3, #1
 800212a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800212c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002132:	2302      	movs	r3, #2
 8002134:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002136:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800213a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800213c:	2304      	movs	r3, #4
 800213e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002140:	23a8      	movs	r3, #168	; 0xa8
 8002142:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002144:	2302      	movs	r3, #2
 8002146:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002148:	2304      	movs	r3, #4
 800214a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800214c:	f107 0320 	add.w	r3, r7, #32
 8002150:	4618      	mov	r0, r3
 8002152:	f000 fe4b 	bl	8002dec <HAL_RCC_OscConfig>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800215c:	f000 f820 	bl	80021a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002160:	230f      	movs	r3, #15
 8002162:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002164:	2302      	movs	r3, #2
 8002166:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002168:	2300      	movs	r3, #0
 800216a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800216c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002170:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002172:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002176:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002178:	f107 030c 	add.w	r3, r7, #12
 800217c:	2105      	movs	r1, #5
 800217e:	4618      	mov	r0, r3
 8002180:	f001 f8a4 	bl	80032cc <HAL_RCC_ClockConfig>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800218a:	f000 f809 	bl	80021a0 <Error_Handler>
  }
}
 800218e:	bf00      	nop
 8002190:	3750      	adds	r7, #80	; 0x50
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40023800 	.word	0x40023800
 800219c:	40007000 	.word	0x40007000

080021a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <LL_SPI_SetStandard>:
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
 80021b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f023 0210 	bic.w	r2, r3, #16
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	605a      	str	r2, [r3, #4]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_AHB1_GRP1_EnableClock>:
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80021dc:	4b08      	ldr	r3, [pc, #32]	; (8002200 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021e0:	4907      	ldr	r1, [pc, #28]	; (8002200 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80021e8:	4b05      	ldr	r3, [pc, #20]	; (8002200 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4013      	ands	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021f2:	68fb      	ldr	r3, [r7, #12]
}
 80021f4:	bf00      	nop
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	40023800 	.word	0x40023800

08002204 <LL_APB1_GRP1_EnableClock>:
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800220c:	4b08      	ldr	r3, [pc, #32]	; (8002230 <LL_APB1_GRP1_EnableClock+0x2c>)
 800220e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002210:	4907      	ldr	r1, [pc, #28]	; (8002230 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4313      	orrs	r3, r2
 8002216:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <LL_APB1_GRP1_EnableClock+0x2c>)
 800221a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4013      	ands	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002222:	68fb      	ldr	r3, [r7, #12]
}
 8002224:	bf00      	nop
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr
 8002230:	40023800 	.word	0x40023800

08002234 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b090      	sub	sp, #64	; 0x40
 8002238:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800223a:	f107 0318 	add.w	r3, r7, #24
 800223e:	2228      	movs	r2, #40	; 0x28
 8002240:	2100      	movs	r1, #0
 8002242:	4618      	mov	r0, r3
 8002244:	f002 fa9a 	bl	800477c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	463b      	mov	r3, r7
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]
 800224e:	605a      	str	r2, [r3, #4]
 8002250:	609a      	str	r2, [r3, #8]
 8002252:	60da      	str	r2, [r3, #12]
 8002254:	611a      	str	r2, [r3, #16]
 8002256:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002258:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800225c:	f7ff ffd2 	bl	8002204 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002260:	2002      	movs	r0, #2
 8002262:	f7ff ffb7 	bl	80021d4 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration  
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8002266:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800226a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800226c:	2302      	movs	r3, #2
 800226e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002270:	2303      	movs	r3, #3
 8002272:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002274:	2300      	movs	r3, #0
 8002276:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002278:	2300      	movs	r3, #0
 800227a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800227c:	2305      	movs	r3, #5
 800227e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002280:	463b      	mov	r3, r7
 8002282:	4619      	mov	r1, r3
 8002284:	4813      	ldr	r0, [pc, #76]	; (80022d4 <MX_SPI2_Init+0xa0>)
 8002286:	f001 fae4 	bl	8003852 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800228e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002292:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002294:	2300      	movs	r3, #0
 8002296:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002298:	2302      	movs	r3, #2
 800229a:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800229c:	2301      	movs	r3, #1
 800229e:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80022a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80022a6:	2318      	movs	r3, #24
 80022a8:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80022aa:	2300      	movs	r3, #0
 80022ac:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80022ae:	2300      	movs	r3, #0
 80022b0:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 80022b2:	230a      	movs	r3, #10
 80022b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80022b6:	f107 0318 	add.w	r3, r7, #24
 80022ba:	4619      	mov	r1, r3
 80022bc:	4806      	ldr	r0, [pc, #24]	; (80022d8 <MX_SPI2_Init+0xa4>)
 80022be:	f001 fc96 	bl	8003bee <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 80022c2:	2100      	movs	r1, #0
 80022c4:	4804      	ldr	r0, [pc, #16]	; (80022d8 <MX_SPI2_Init+0xa4>)
 80022c6:	f7ff ff72 	bl	80021ae <LL_SPI_SetStandard>

}
 80022ca:	bf00      	nop
 80022cc:	3740      	adds	r7, #64	; 0x40
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40020400 	.word	0x40020400
 80022d8:	40003800 	.word	0x40003800

080022dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	607b      	str	r3, [r7, #4]
 80022e6:	4b10      	ldr	r3, [pc, #64]	; (8002328 <HAL_MspInit+0x4c>)
 80022e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ea:	4a0f      	ldr	r2, [pc, #60]	; (8002328 <HAL_MspInit+0x4c>)
 80022ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022f0:	6453      	str	r3, [r2, #68]	; 0x44
 80022f2:	4b0d      	ldr	r3, [pc, #52]	; (8002328 <HAL_MspInit+0x4c>)
 80022f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022fa:	607b      	str	r3, [r7, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	603b      	str	r3, [r7, #0]
 8002302:	4b09      	ldr	r3, [pc, #36]	; (8002328 <HAL_MspInit+0x4c>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	4a08      	ldr	r2, [pc, #32]	; (8002328 <HAL_MspInit+0x4c>)
 8002308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800230c:	6413      	str	r3, [r2, #64]	; 0x40
 800230e:	4b06      	ldr	r3, [pc, #24]	; (8002328 <HAL_MspInit+0x4c>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002316:	603b      	str	r3, [r7, #0]
 8002318:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	40023800 	.word	0x40023800

0800232c <LL_USART_IsActiveFlag_RXNE>:
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0320 	and.w	r3, r3, #32
 800233c:	2b20      	cmp	r3, #32
 800233e:	bf0c      	ite	eq
 8002340:	2301      	moveq	r3, #1
 8002342:	2300      	movne	r3, #0
 8002344:	b2db      	uxtb	r3, r3
}
 8002346:	4618      	mov	r0, r3
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <LL_USART_ClearFlag_RXNE>:
{
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f06f 0220 	mvn.w	r2, #32
 8002360:	601a      	str	r2, [r3, #0]
}
 8002362:	bf00      	nop
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <LL_USART_ReceiveData8>:
{
 800236e:	b480      	push	{r7}
 8002370:	b083      	sub	sp, #12
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	b2db      	uxtb	r3, r3
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800238c:	bf00      	nop
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002396:	b480      	push	{r7}
 8002398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800239a:	e7fe      	b.n	800239a <HardFault_Handler+0x4>

0800239c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a0:	e7fe      	b.n	80023a0 <MemManage_Handler+0x4>

080023a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023a2:	b480      	push	{r7}
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023a6:	e7fe      	b.n	80023a6 <BusFault_Handler+0x4>

080023a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023ac:	e7fe      	b.n	80023ac <UsageFault_Handler+0x4>

080023ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023ae:	b480      	push	{r7}
 80023b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ca:	b480      	push	{r7}
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023dc:	f000 fbde 	bl	8002b9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6))
 80023e8:	480a      	ldr	r0, [pc, #40]	; (8002414 <USART6_IRQHandler+0x30>)
 80023ea:	f7ff ff9f 	bl	800232c <LL_USART_IsActiveFlag_RXNE>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00c      	beq.n	800240e <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6); // For HAL, it doens't needs to be clear like this
 80023f4:	4807      	ldr	r0, [pc, #28]	; (8002414 <USART6_IRQHandler+0x30>)
 80023f6:	f7ff ffac 	bl	8002352 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 80023fa:	4806      	ldr	r0, [pc, #24]	; (8002414 <USART6_IRQHandler+0x30>)
 80023fc:	f7ff ffb7 	bl	800236e <LL_USART_ReceiveData8>
 8002400:	4603      	mov	r3, r0
 8002402:	461a      	mov	r2, r3
 8002404:	4b04      	ldr	r3, [pc, #16]	; (8002418 <USART6_IRQHandler+0x34>)
 8002406:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 8002408:	4b04      	ldr	r3, [pc, #16]	; (800241c <USART6_IRQHandler+0x38>)
 800240a:	2201      	movs	r2, #1
 800240c:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40011400 	.word	0x40011400
 8002418:	20000207 	.word	0x20000207
 800241c:	20000206 	.word	0x20000206

08002420 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]
 8002430:	e00a      	b.n	8002448 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002432:	f3af 8000 	nop.w
 8002436:	4601      	mov	r1, r0
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	1c5a      	adds	r2, r3, #1
 800243c:	60ba      	str	r2, [r7, #8]
 800243e:	b2ca      	uxtb	r2, r1
 8002440:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	3301      	adds	r3, #1
 8002446:	617b      	str	r3, [r7, #20]
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	429a      	cmp	r2, r3
 800244e:	dbf0      	blt.n	8002432 <_read+0x12>
	}

return len;
 8002450:	687b      	ldr	r3, [r7, #4]
}
 8002452:	4618      	mov	r0, r3
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <_close>:
	}
	return len;
}

int _close(int file)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
	return -1;
 8002462:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002466:	4618      	mov	r0, r3
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002472:	b480      	push	{r7}
 8002474:	b083      	sub	sp, #12
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002482:	605a      	str	r2, [r3, #4]
	return 0;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <_isatty>:

int _isatty(int file)
{
 8002492:	b480      	push	{r7}
 8002494:	b083      	sub	sp, #12
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
	return 1;
 800249a:	2301      	movs	r3, #1
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
	return 0;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
	...

080024c4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80024cc:	4b11      	ldr	r3, [pc, #68]	; (8002514 <_sbrk+0x50>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d102      	bne.n	80024da <_sbrk+0x16>
		heap_end = &end;
 80024d4:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <_sbrk+0x50>)
 80024d6:	4a10      	ldr	r2, [pc, #64]	; (8002518 <_sbrk+0x54>)
 80024d8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80024da:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <_sbrk+0x50>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80024e0:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <_sbrk+0x50>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4413      	add	r3, r2
 80024e8:	466a      	mov	r2, sp
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d907      	bls.n	80024fe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80024ee:	f002 f91b 	bl	8004728 <__errno>
 80024f2:	4602      	mov	r2, r0
 80024f4:	230c      	movs	r3, #12
 80024f6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
 80024fc:	e006      	b.n	800250c <_sbrk+0x48>
	}

	heap_end += incr;
 80024fe:	4b05      	ldr	r3, [pc, #20]	; (8002514 <_sbrk+0x50>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4413      	add	r3, r2
 8002506:	4a03      	ldr	r2, [pc, #12]	; (8002514 <_sbrk+0x50>)
 8002508:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800250a:	68fb      	ldr	r3, [r7, #12]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	20000208 	.word	0x20000208
 8002518:	20000310 	.word	0x20000310

0800251c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002520:	4b08      	ldr	r3, [pc, #32]	; (8002544 <SystemInit+0x28>)
 8002522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002526:	4a07      	ldr	r2, [pc, #28]	; (8002544 <SystemInit+0x28>)
 8002528:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800252c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002530:	4b04      	ldr	r3, [pc, #16]	; (8002544 <SystemInit+0x28>)
 8002532:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002536:	609a      	str	r2, [r3, #8]
#endif
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <LL_TIM_EnableARRPreload>:
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	601a      	str	r2, [r3, #0]
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002568:	b4b0      	push	{r4, r5, r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d01c      	beq.n	80025b2 <LL_TIM_OC_EnableFast+0x4a>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	2b04      	cmp	r3, #4
 800257c:	d017      	beq.n	80025ae <LL_TIM_OC_EnableFast+0x46>
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	2b10      	cmp	r3, #16
 8002582:	d012      	beq.n	80025aa <LL_TIM_OC_EnableFast+0x42>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	2b40      	cmp	r3, #64	; 0x40
 8002588:	d00d      	beq.n	80025a6 <LL_TIM_OC_EnableFast+0x3e>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002590:	d007      	beq.n	80025a2 <LL_TIM_OC_EnableFast+0x3a>
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002598:	d101      	bne.n	800259e <LL_TIM_OC_EnableFast+0x36>
 800259a:	2305      	movs	r3, #5
 800259c:	e00a      	b.n	80025b4 <LL_TIM_OC_EnableFast+0x4c>
 800259e:	2306      	movs	r3, #6
 80025a0:	e008      	b.n	80025b4 <LL_TIM_OC_EnableFast+0x4c>
 80025a2:	2304      	movs	r3, #4
 80025a4:	e006      	b.n	80025b4 <LL_TIM_OC_EnableFast+0x4c>
 80025a6:	2303      	movs	r3, #3
 80025a8:	e004      	b.n	80025b4 <LL_TIM_OC_EnableFast+0x4c>
 80025aa:	2302      	movs	r3, #2
 80025ac:	e002      	b.n	80025b4 <LL_TIM_OC_EnableFast+0x4c>
 80025ae:	2301      	movs	r3, #1
 80025b0:	e000      	b.n	80025b4 <LL_TIM_OC_EnableFast+0x4c>
 80025b2:	2300      	movs	r3, #0
 80025b4:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	3318      	adds	r3, #24
 80025ba:	461a      	mov	r2, r3
 80025bc:	4629      	mov	r1, r5
 80025be:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <LL_TIM_OC_EnableFast+0x7c>)
 80025c0:	5c5b      	ldrb	r3, [r3, r1]
 80025c2:	4413      	add	r3, r2
 80025c4:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80025c6:	6822      	ldr	r2, [r4, #0]
 80025c8:	4629      	mov	r1, r5
 80025ca:	4b07      	ldr	r3, [pc, #28]	; (80025e8 <LL_TIM_OC_EnableFast+0x80>)
 80025cc:	5c5b      	ldrb	r3, [r3, r1]
 80025ce:	4619      	mov	r1, r3
 80025d0:	2304      	movs	r3, #4
 80025d2:	408b      	lsls	r3, r1
 80025d4:	4313      	orrs	r3, r2
 80025d6:	6023      	str	r3, [r4, #0]

}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	bcb0      	pop	{r4, r5, r7}
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	08007f38 	.word	0x08007f38
 80025e8:	08007f40 	.word	0x08007f40

080025ec <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80025ec:	b4b0      	push	{r4, r5, r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d01c      	beq.n	8002636 <LL_TIM_OC_EnablePreload+0x4a>
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d017      	beq.n	8002632 <LL_TIM_OC_EnablePreload+0x46>
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	2b10      	cmp	r3, #16
 8002606:	d012      	beq.n	800262e <LL_TIM_OC_EnablePreload+0x42>
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	2b40      	cmp	r3, #64	; 0x40
 800260c:	d00d      	beq.n	800262a <LL_TIM_OC_EnablePreload+0x3e>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002614:	d007      	beq.n	8002626 <LL_TIM_OC_EnablePreload+0x3a>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800261c:	d101      	bne.n	8002622 <LL_TIM_OC_EnablePreload+0x36>
 800261e:	2305      	movs	r3, #5
 8002620:	e00a      	b.n	8002638 <LL_TIM_OC_EnablePreload+0x4c>
 8002622:	2306      	movs	r3, #6
 8002624:	e008      	b.n	8002638 <LL_TIM_OC_EnablePreload+0x4c>
 8002626:	2304      	movs	r3, #4
 8002628:	e006      	b.n	8002638 <LL_TIM_OC_EnablePreload+0x4c>
 800262a:	2303      	movs	r3, #3
 800262c:	e004      	b.n	8002638 <LL_TIM_OC_EnablePreload+0x4c>
 800262e:	2302      	movs	r3, #2
 8002630:	e002      	b.n	8002638 <LL_TIM_OC_EnablePreload+0x4c>
 8002632:	2301      	movs	r3, #1
 8002634:	e000      	b.n	8002638 <LL_TIM_OC_EnablePreload+0x4c>
 8002636:	2300      	movs	r3, #0
 8002638:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	3318      	adds	r3, #24
 800263e:	461a      	mov	r2, r3
 8002640:	4629      	mov	r1, r5
 8002642:	4b09      	ldr	r3, [pc, #36]	; (8002668 <LL_TIM_OC_EnablePreload+0x7c>)
 8002644:	5c5b      	ldrb	r3, [r3, r1]
 8002646:	4413      	add	r3, r2
 8002648:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800264a:	6822      	ldr	r2, [r4, #0]
 800264c:	4629      	mov	r1, r5
 800264e:	4b07      	ldr	r3, [pc, #28]	; (800266c <LL_TIM_OC_EnablePreload+0x80>)
 8002650:	5c5b      	ldrb	r3, [r3, r1]
 8002652:	4619      	mov	r1, r3
 8002654:	2308      	movs	r3, #8
 8002656:	408b      	lsls	r3, r1
 8002658:	4313      	orrs	r3, r2
 800265a:	6023      	str	r3, [r4, #0]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	bcb0      	pop	{r4, r5, r7}
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	08007f38 	.word	0x08007f38
 800266c:	08007f40 	.word	0x08007f40

08002670 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002682:	f023 0307 	bic.w	r3, r3, #7
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	431a      	orrs	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	609a      	str	r2, [r3, #8]
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	431a      	orrs	r2, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	605a      	str	r2, [r3, #4]
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	609a      	str	r2, [r3, #8]
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <LL_AHB1_GRP1_EnableClock>:
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80026e8:	4b08      	ldr	r3, [pc, #32]	; (800270c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026ec:	4907      	ldr	r1, [pc, #28]	; (800270c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80026f4:	4b05      	ldr	r3, [pc, #20]	; (800270c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4013      	ands	r3, r2
 80026fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026fe:	68fb      	ldr	r3, [r7, #12]
}
 8002700:	bf00      	nop
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	40023800 	.word	0x40023800

08002710 <LL_APB1_GRP1_EnableClock>:
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002718:	4b08      	ldr	r3, [pc, #32]	; (800273c <LL_APB1_GRP1_EnableClock+0x2c>)
 800271a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800271c:	4907      	ldr	r1, [pc, #28]	; (800273c <LL_APB1_GRP1_EnableClock+0x2c>)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4313      	orrs	r3, r2
 8002722:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002724:	4b05      	ldr	r3, [pc, #20]	; (800273c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002726:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4013      	ands	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800272e:	68fb      	ldr	r3, [r7, #12]
}
 8002730:	bf00      	nop
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	40023800 	.word	0x40023800

08002740 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b094      	sub	sp, #80	; 0x50
 8002744:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002746:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800274a:	2200      	movs	r2, #0
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	605a      	str	r2, [r3, #4]
 8002750:	609a      	str	r2, [r3, #8]
 8002752:	60da      	str	r2, [r3, #12]
 8002754:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002756:	f107 031c 	add.w	r3, r7, #28
 800275a:	2220      	movs	r2, #32
 800275c:	2100      	movs	r1, #0
 800275e:	4618      	mov	r0, r3
 8002760:	f002 f80c 	bl	800477c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002764:	1d3b      	adds	r3, r7, #4
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
 800276a:	605a      	str	r2, [r3, #4]
 800276c:	609a      	str	r2, [r3, #8]
 800276e:	60da      	str	r2, [r3, #12]
 8002770:	611a      	str	r2, [r3, #16]
 8002772:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002774:	2002      	movs	r0, #2
 8002776:	f7ff ffcb 	bl	8002710 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1000-1;
 800277a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800277e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002780:	2300      	movs	r3, #0
 8002782:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 21-1;
 8002784:	2314      	movs	r3, #20
 8002786:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002788:	2300      	movs	r3, #0
 800278a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800278c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002790:	4619      	mov	r1, r3
 8002792:	4822      	ldr	r0, [pc, #136]	; (800281c <MX_TIM3_Init+0xdc>)
 8002794:	f001 faf0 	bl	8003d78 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8002798:	4820      	ldr	r0, [pc, #128]	; (800281c <MX_TIM3_Init+0xdc>)
 800279a:	f7ff fed5 	bl	8002548 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800279e:	2100      	movs	r1, #0
 80027a0:	481e      	ldr	r0, [pc, #120]	; (800281c <MX_TIM3_Init+0xdc>)
 80027a2:	f7ff ff65 	bl	8002670 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 80027a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027aa:	481c      	ldr	r0, [pc, #112]	; (800281c <MX_TIM3_Init+0xdc>)
 80027ac:	f7ff ff1e 	bl	80025ec <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80027b0:	2360      	movs	r3, #96	; 0x60
 80027b2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80027b4:	2300      	movs	r3, #0
 80027b6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80027b8:	2300      	movs	r3, #0
 80027ba:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 80027bc:	230a      	movs	r3, #10
 80027be:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80027c0:	2300      	movs	r3, #0
 80027c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80027c4:	f107 031c 	add.w	r3, r7, #28
 80027c8:	461a      	mov	r2, r3
 80027ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027ce:	4813      	ldr	r0, [pc, #76]	; (800281c <MX_TIM3_Init+0xdc>)
 80027d0:	f001 fb6c 	bl	8003eac <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 80027d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027d8:	4810      	ldr	r0, [pc, #64]	; (800281c <MX_TIM3_Init+0xdc>)
 80027da:	f7ff fec5 	bl	8002568 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80027de:	2100      	movs	r1, #0
 80027e0:	480e      	ldr	r0, [pc, #56]	; (800281c <MX_TIM3_Init+0xdc>)
 80027e2:	f7ff ff5a 	bl	800269a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80027e6:	480d      	ldr	r0, [pc, #52]	; (800281c <MX_TIM3_Init+0xdc>)
 80027e8:	f7ff ff6a 	bl	80026c0 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80027ec:	2002      	movs	r0, #2
 80027ee:	f7ff ff77 	bl	80026e0 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration    
    PB1     ------> TIM3_CH4 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80027f2:	2302      	movs	r3, #2
 80027f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80027f6:	2302      	movs	r3, #2
 80027f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002806:	2302      	movs	r3, #2
 8002808:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800280a:	1d3b      	adds	r3, r7, #4
 800280c:	4619      	mov	r1, r3
 800280e:	4804      	ldr	r0, [pc, #16]	; (8002820 <MX_TIM3_Init+0xe0>)
 8002810:	f001 f81f 	bl	8003852 <LL_GPIO_Init>

}
 8002814:	bf00      	nop
 8002816:	3750      	adds	r7, #80	; 0x50
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40000400 	.word	0x40000400
 8002820:	40020400 	.word	0x40020400

08002824 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002828:	4b04      	ldr	r3, [pc, #16]	; (800283c <__NVIC_GetPriorityGrouping+0x18>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	0a1b      	lsrs	r3, r3, #8
 800282e:	f003 0307 	and.w	r3, r3, #7
}
 8002832:	4618      	mov	r0, r3
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000ed00 	.word	0xe000ed00

08002840 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800284a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284e:	2b00      	cmp	r3, #0
 8002850:	db0b      	blt.n	800286a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002852:	79fb      	ldrb	r3, [r7, #7]
 8002854:	f003 021f 	and.w	r2, r3, #31
 8002858:	4907      	ldr	r1, [pc, #28]	; (8002878 <__NVIC_EnableIRQ+0x38>)
 800285a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285e:	095b      	lsrs	r3, r3, #5
 8002860:	2001      	movs	r0, #1
 8002862:	fa00 f202 	lsl.w	r2, r0, r2
 8002866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	e000e100 	.word	0xe000e100

0800287c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	6039      	str	r1, [r7, #0]
 8002886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288c:	2b00      	cmp	r3, #0
 800288e:	db0a      	blt.n	80028a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	b2da      	uxtb	r2, r3
 8002894:	490c      	ldr	r1, [pc, #48]	; (80028c8 <__NVIC_SetPriority+0x4c>)
 8002896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289a:	0112      	lsls	r2, r2, #4
 800289c:	b2d2      	uxtb	r2, r2
 800289e:	440b      	add	r3, r1
 80028a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028a4:	e00a      	b.n	80028bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	4908      	ldr	r1, [pc, #32]	; (80028cc <__NVIC_SetPriority+0x50>)
 80028ac:	79fb      	ldrb	r3, [r7, #7]
 80028ae:	f003 030f 	and.w	r3, r3, #15
 80028b2:	3b04      	subs	r3, #4
 80028b4:	0112      	lsls	r2, r2, #4
 80028b6:	b2d2      	uxtb	r2, r2
 80028b8:	440b      	add	r3, r1
 80028ba:	761a      	strb	r2, [r3, #24]
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	e000e100 	.word	0xe000e100
 80028cc:	e000ed00 	.word	0xe000ed00

080028d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b089      	sub	sp, #36	; 0x24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f1c3 0307 	rsb	r3, r3, #7
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	bf28      	it	cs
 80028ee:	2304      	movcs	r3, #4
 80028f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	3304      	adds	r3, #4
 80028f6:	2b06      	cmp	r3, #6
 80028f8:	d902      	bls.n	8002900 <NVIC_EncodePriority+0x30>
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	3b03      	subs	r3, #3
 80028fe:	e000      	b.n	8002902 <NVIC_EncodePriority+0x32>
 8002900:	2300      	movs	r3, #0
 8002902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002904:	f04f 32ff 	mov.w	r2, #4294967295
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43da      	mvns	r2, r3
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	401a      	ands	r2, r3
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002918:	f04f 31ff 	mov.w	r1, #4294967295
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	fa01 f303 	lsl.w	r3, r1, r3
 8002922:	43d9      	mvns	r1, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002928:	4313      	orrs	r3, r2
         );
}
 800292a:	4618      	mov	r0, r3
 800292c:	3724      	adds	r7, #36	; 0x24
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr

08002936 <LL_USART_Enable>:
{
 8002936:	b480      	push	{r7}
 8002938:	b083      	sub	sp, #12
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	60da      	str	r2, [r3, #12]
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <LL_USART_ConfigAsyncMode>:
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	615a      	str	r2, [r3, #20]
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
	...

08002984 <LL_AHB1_GRP1_EnableClock>:
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800298c:	4b08      	ldr	r3, [pc, #32]	; (80029b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800298e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002990:	4907      	ldr	r1, [pc, #28]	; (80029b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4313      	orrs	r3, r2
 8002996:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002998:	4b05      	ldr	r3, [pc, #20]	; (80029b0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800299a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4013      	ands	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029a2:	68fb      	ldr	r3, [r7, #12]
}
 80029a4:	bf00      	nop
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	40023800 	.word	0x40023800

080029b4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80029bc:	4b08      	ldr	r3, [pc, #32]	; (80029e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029c0:	4907      	ldr	r1, [pc, #28]	; (80029e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80029c8:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80029ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4013      	ands	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029d2:	68fb      	ldr	r3, [r7, #12]
}
 80029d4:	bf00      	nop
 80029d6:	3714      	adds	r7, #20
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	40023800 	.word	0x40023800

080029e4 <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08e      	sub	sp, #56	; 0x38
 80029e8:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80029ea:	f107 031c 	add.w	r3, r7, #28
 80029ee:	2200      	movs	r2, #0
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	605a      	str	r2, [r3, #4]
 80029f4:	609a      	str	r2, [r3, #8]
 80029f6:	60da      	str	r2, [r3, #12]
 80029f8:	611a      	str	r2, [r3, #16]
 80029fa:	615a      	str	r2, [r3, #20]
 80029fc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029fe:	1d3b      	adds	r3, r7, #4
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	605a      	str	r2, [r3, #4]
 8002a06:	609a      	str	r2, [r3, #8]
 8002a08:	60da      	str	r2, [r3, #12]
 8002a0a:	611a      	str	r2, [r3, #16]
 8002a0c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8002a0e:	2020      	movs	r0, #32
 8002a10:	f7ff ffd0 	bl	80029b4 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002a14:	2004      	movs	r0, #4
 8002a16:	f7ff ffb5 	bl	8002984 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration  
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002a1a:	23c0      	movs	r3, #192	; 0xc0
 8002a1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002a22:	2303      	movs	r3, #3
 8002a24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a26:	2300      	movs	r3, #0
 8002a28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002a2e:	2308      	movs	r3, #8
 8002a30:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a32:	1d3b      	adds	r3, r7, #4
 8002a34:	4619      	mov	r1, r3
 8002a36:	4819      	ldr	r0, [pc, #100]	; (8002a9c <MX_USART6_UART_Init+0xb8>)
 8002a38:	f000 ff0b 	bl	8003852 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002a3c:	f7ff fef2 	bl	8002824 <__NVIC_GetPriorityGrouping>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2200      	movs	r2, #0
 8002a44:	2100      	movs	r1, #0
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff ff42 	bl	80028d0 <NVIC_EncodePriority>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	4619      	mov	r1, r3
 8002a50:	2047      	movs	r0, #71	; 0x47
 8002a52:	f7ff ff13 	bl	800287c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8002a56:	2047      	movs	r0, #71	; 0x47
 8002a58:	f7ff fef2 	bl	8002840 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 921600;
 8002a5c:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8002a60:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002a62:	2300      	movs	r3, #0
 8002a64:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002a66:	2300      	movs	r3, #0
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002a6e:	230c      	movs	r3, #12
 8002a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002a72:	2300      	movs	r3, #0
 8002a74:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002a76:	2300      	movs	r3, #0
 8002a78:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8002a7a:	f107 031c 	add.w	r3, r7, #28
 8002a7e:	4619      	mov	r1, r3
 8002a80:	4807      	ldr	r0, [pc, #28]	; (8002aa0 <MX_USART6_UART_Init+0xbc>)
 8002a82:	f001 fdd1 	bl	8004628 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8002a86:	4806      	ldr	r0, [pc, #24]	; (8002aa0 <MX_USART6_UART_Init+0xbc>)
 8002a88:	f7ff ff65 	bl	8002956 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8002a8c:	4804      	ldr	r0, [pc, #16]	; (8002aa0 <MX_USART6_UART_Init+0xbc>)
 8002a8e:	f7ff ff52 	bl	8002936 <LL_USART_Enable>

}
 8002a92:	bf00      	nop
 8002a94:	3738      	adds	r7, #56	; 0x38
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	40020800 	.word	0x40020800
 8002aa0:	40011400 	.word	0x40011400

08002aa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002aa4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002adc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002aa8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002aaa:	e003      	b.n	8002ab4 <LoopCopyDataInit>

08002aac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002aac:	4b0c      	ldr	r3, [pc, #48]	; (8002ae0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002aae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ab0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002ab2:	3104      	adds	r1, #4

08002ab4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ab4:	480b      	ldr	r0, [pc, #44]	; (8002ae4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002ab6:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002ab8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002aba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002abc:	d3f6      	bcc.n	8002aac <CopyDataInit>
  ldr  r2, =_sbss
 8002abe:	4a0b      	ldr	r2, [pc, #44]	; (8002aec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002ac0:	e002      	b.n	8002ac8 <LoopFillZerobss>

08002ac2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002ac2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002ac4:	f842 3b04 	str.w	r3, [r2], #4

08002ac8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002ac8:	4b09      	ldr	r3, [pc, #36]	; (8002af0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002aca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002acc:	d3f9      	bcc.n	8002ac2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ace:	f7ff fd25 	bl	800251c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ad2:	f001 fe2f 	bl	8004734 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ad6:	f7ff fa55 	bl	8001f84 <main>
  bx  lr    
 8002ada:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002adc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002ae0:	08008264 	.word	0x08008264
  ldr  r0, =_sdata
 8002ae4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002ae8:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8002aec:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8002af0:	20000310 	.word	0x20000310

08002af4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002af4:	e7fe      	b.n	8002af4 <ADC_IRQHandler>
	...

08002af8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002afc:	4b0e      	ldr	r3, [pc, #56]	; (8002b38 <HAL_Init+0x40>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a0d      	ldr	r2, [pc, #52]	; (8002b38 <HAL_Init+0x40>)
 8002b02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b08:	4b0b      	ldr	r3, [pc, #44]	; (8002b38 <HAL_Init+0x40>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a0a      	ldr	r2, [pc, #40]	; (8002b38 <HAL_Init+0x40>)
 8002b0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b14:	4b08      	ldr	r3, [pc, #32]	; (8002b38 <HAL_Init+0x40>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a07      	ldr	r2, [pc, #28]	; (8002b38 <HAL_Init+0x40>)
 8002b1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b20:	2003      	movs	r0, #3
 8002b22:	f000 f92f 	bl	8002d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b26:	2000      	movs	r0, #0
 8002b28:	f000 f808 	bl	8002b3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b2c:	f7ff fbd6 	bl	80022dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	40023c00 	.word	0x40023c00

08002b3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b44:	4b12      	ldr	r3, [pc, #72]	; (8002b90 <HAL_InitTick+0x54>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	4b12      	ldr	r3, [pc, #72]	; (8002b94 <HAL_InitTick+0x58>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b52:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f000 f939 	bl	8002dd2 <HAL_SYSTICK_Config>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e00e      	b.n	8002b88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2b0f      	cmp	r3, #15
 8002b6e:	d80a      	bhi.n	8002b86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b70:	2200      	movs	r2, #0
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	f04f 30ff 	mov.w	r0, #4294967295
 8002b78:	f000 f90f 	bl	8002d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b7c:	4a06      	ldr	r2, [pc, #24]	; (8002b98 <HAL_InitTick+0x5c>)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b82:	2300      	movs	r3, #0
 8002b84:	e000      	b.n	8002b88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3708      	adds	r7, #8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	20000004 	.word	0x20000004
 8002b94:	2000000c 	.word	0x2000000c
 8002b98:	20000008 	.word	0x20000008

08002b9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ba0:	4b06      	ldr	r3, [pc, #24]	; (8002bbc <HAL_IncTick+0x20>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <HAL_IncTick+0x24>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4413      	add	r3, r2
 8002bac:	4a04      	ldr	r2, [pc, #16]	; (8002bc0 <HAL_IncTick+0x24>)
 8002bae:	6013      	str	r3, [r2, #0]
}
 8002bb0:	bf00      	nop
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	2000000c 	.word	0x2000000c
 8002bc0:	20000308 	.word	0x20000308

08002bc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002bc8:	4b03      	ldr	r3, [pc, #12]	; (8002bd8 <HAL_GetTick+0x14>)
 8002bca:	681b      	ldr	r3, [r3, #0]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	20000308 	.word	0x20000308

08002bdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002be4:	f7ff ffee 	bl	8002bc4 <HAL_GetTick>
 8002be8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bf4:	d005      	beq.n	8002c02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bf6:	4b09      	ldr	r3, [pc, #36]	; (8002c1c <HAL_Delay+0x40>)
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	4413      	add	r3, r2
 8002c00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c02:	bf00      	nop
 8002c04:	f7ff ffde 	bl	8002bc4 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d8f7      	bhi.n	8002c04 <HAL_Delay+0x28>
  {
  }
}
 8002c14:	bf00      	nop
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	2000000c 	.word	0x2000000c

08002c20 <__NVIC_SetPriorityGrouping>:
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f003 0307 	and.w	r3, r3, #7
 8002c2e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c30:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <__NVIC_SetPriorityGrouping+0x44>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c52:	4a04      	ldr	r2, [pc, #16]	; (8002c64 <__NVIC_SetPriorityGrouping+0x44>)
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	60d3      	str	r3, [r2, #12]
}
 8002c58:	bf00      	nop
 8002c5a:	3714      	adds	r7, #20
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <__NVIC_GetPriorityGrouping>:
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c6c:	4b04      	ldr	r3, [pc, #16]	; (8002c80 <__NVIC_GetPriorityGrouping+0x18>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	0a1b      	lsrs	r3, r3, #8
 8002c72:	f003 0307 	and.w	r3, r3, #7
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	e000ed00 	.word	0xe000ed00

08002c84 <__NVIC_SetPriority>:
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	6039      	str	r1, [r7, #0]
 8002c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	db0a      	blt.n	8002cae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	490c      	ldr	r1, [pc, #48]	; (8002cd0 <__NVIC_SetPriority+0x4c>)
 8002c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca2:	0112      	lsls	r2, r2, #4
 8002ca4:	b2d2      	uxtb	r2, r2
 8002ca6:	440b      	add	r3, r1
 8002ca8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002cac:	e00a      	b.n	8002cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	4908      	ldr	r1, [pc, #32]	; (8002cd4 <__NVIC_SetPriority+0x50>)
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	f003 030f 	and.w	r3, r3, #15
 8002cba:	3b04      	subs	r3, #4
 8002cbc:	0112      	lsls	r2, r2, #4
 8002cbe:	b2d2      	uxtb	r2, r2
 8002cc0:	440b      	add	r3, r1
 8002cc2:	761a      	strb	r2, [r3, #24]
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	e000e100 	.word	0xe000e100
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <NVIC_EncodePriority>:
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b089      	sub	sp, #36	; 0x24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f003 0307 	and.w	r3, r3, #7
 8002cea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f1c3 0307 	rsb	r3, r3, #7
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	bf28      	it	cs
 8002cf6:	2304      	movcs	r3, #4
 8002cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	2b06      	cmp	r3, #6
 8002d00:	d902      	bls.n	8002d08 <NVIC_EncodePriority+0x30>
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3b03      	subs	r3, #3
 8002d06:	e000      	b.n	8002d0a <NVIC_EncodePriority+0x32>
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	43da      	mvns	r2, r3
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	401a      	ands	r2, r3
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d20:	f04f 31ff 	mov.w	r1, #4294967295
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2a:	43d9      	mvns	r1, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d30:	4313      	orrs	r3, r2
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3724      	adds	r7, #36	; 0x24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
	...

08002d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d50:	d301      	bcc.n	8002d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d52:	2301      	movs	r3, #1
 8002d54:	e00f      	b.n	8002d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d56:	4a0a      	ldr	r2, [pc, #40]	; (8002d80 <SysTick_Config+0x40>)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d5e:	210f      	movs	r1, #15
 8002d60:	f04f 30ff 	mov.w	r0, #4294967295
 8002d64:	f7ff ff8e 	bl	8002c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d68:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <SysTick_Config+0x40>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d6e:	4b04      	ldr	r3, [pc, #16]	; (8002d80 <SysTick_Config+0x40>)
 8002d70:	2207      	movs	r2, #7
 8002d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3708      	adds	r7, #8
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	e000e010 	.word	0xe000e010

08002d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f7ff ff47 	bl	8002c20 <__NVIC_SetPriorityGrouping>
}
 8002d92:	bf00      	nop
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b086      	sub	sp, #24
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	4603      	mov	r3, r0
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	607a      	str	r2, [r7, #4]
 8002da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002da8:	2300      	movs	r3, #0
 8002daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dac:	f7ff ff5c 	bl	8002c68 <__NVIC_GetPriorityGrouping>
 8002db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	68b9      	ldr	r1, [r7, #8]
 8002db6:	6978      	ldr	r0, [r7, #20]
 8002db8:	f7ff ff8e 	bl	8002cd8 <NVIC_EncodePriority>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dc2:	4611      	mov	r1, r2
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff ff5d 	bl	8002c84 <__NVIC_SetPriority>
}
 8002dca:	bf00      	nop
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b082      	sub	sp, #8
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7ff ffb0 	bl	8002d40 <SysTick_Config>
 8002de0:	4603      	mov	r3, r0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e25b      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d075      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e0a:	4ba3      	ldr	r3, [pc, #652]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 030c 	and.w	r3, r3, #12
 8002e12:	2b04      	cmp	r3, #4
 8002e14:	d00c      	beq.n	8002e30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e16:	4ba0      	ldr	r3, [pc, #640]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e1e:	2b08      	cmp	r3, #8
 8002e20:	d112      	bne.n	8002e48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e22:	4b9d      	ldr	r3, [pc, #628]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e2e:	d10b      	bne.n	8002e48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e30:	4b99      	ldr	r3, [pc, #612]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d05b      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x108>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d157      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e236      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e50:	d106      	bne.n	8002e60 <HAL_RCC_OscConfig+0x74>
 8002e52:	4b91      	ldr	r3, [pc, #580]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a90      	ldr	r2, [pc, #576]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e5c:	6013      	str	r3, [r2, #0]
 8002e5e:	e01d      	b.n	8002e9c <HAL_RCC_OscConfig+0xb0>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e68:	d10c      	bne.n	8002e84 <HAL_RCC_OscConfig+0x98>
 8002e6a:	4b8b      	ldr	r3, [pc, #556]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a8a      	ldr	r2, [pc, #552]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	4b88      	ldr	r3, [pc, #544]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a87      	ldr	r2, [pc, #540]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e80:	6013      	str	r3, [r2, #0]
 8002e82:	e00b      	b.n	8002e9c <HAL_RCC_OscConfig+0xb0>
 8002e84:	4b84      	ldr	r3, [pc, #528]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a83      	ldr	r2, [pc, #524]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e8e:	6013      	str	r3, [r2, #0]
 8002e90:	4b81      	ldr	r3, [pc, #516]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a80      	ldr	r2, [pc, #512]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d013      	beq.n	8002ecc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea4:	f7ff fe8e 	bl	8002bc4 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002eac:	f7ff fe8a 	bl	8002bc4 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b64      	cmp	r3, #100	; 0x64
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e1fb      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ebe:	4b76      	ldr	r3, [pc, #472]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d0f0      	beq.n	8002eac <HAL_RCC_OscConfig+0xc0>
 8002eca:	e014      	b.n	8002ef6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ecc:	f7ff fe7a 	bl	8002bc4 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ed4:	f7ff fe76 	bl	8002bc4 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b64      	cmp	r3, #100	; 0x64
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e1e7      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ee6:	4b6c      	ldr	r3, [pc, #432]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1f0      	bne.n	8002ed4 <HAL_RCC_OscConfig+0xe8>
 8002ef2:	e000      	b.n	8002ef6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d063      	beq.n	8002fca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f02:	4b65      	ldr	r3, [pc, #404]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 030c 	and.w	r3, r3, #12
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00b      	beq.n	8002f26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f0e:	4b62      	ldr	r3, [pc, #392]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f16:	2b08      	cmp	r3, #8
 8002f18:	d11c      	bne.n	8002f54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f1a:	4b5f      	ldr	r3, [pc, #380]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d116      	bne.n	8002f54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f26:	4b5c      	ldr	r3, [pc, #368]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d005      	beq.n	8002f3e <HAL_RCC_OscConfig+0x152>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d001      	beq.n	8002f3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e1bb      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f3e:	4b56      	ldr	r3, [pc, #344]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	4952      	ldr	r1, [pc, #328]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f52:	e03a      	b.n	8002fca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d020      	beq.n	8002f9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f5c:	4b4f      	ldr	r3, [pc, #316]	; (800309c <HAL_RCC_OscConfig+0x2b0>)
 8002f5e:	2201      	movs	r2, #1
 8002f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f62:	f7ff fe2f 	bl	8002bc4 <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f68:	e008      	b.n	8002f7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f6a:	f7ff fe2b 	bl	8002bc4 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d901      	bls.n	8002f7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e19c      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7c:	4b46      	ldr	r3, [pc, #280]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0f0      	beq.n	8002f6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f88:	4b43      	ldr	r3, [pc, #268]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	4940      	ldr	r1, [pc, #256]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	600b      	str	r3, [r1, #0]
 8002f9c:	e015      	b.n	8002fca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f9e:	4b3f      	ldr	r3, [pc, #252]	; (800309c <HAL_RCC_OscConfig+0x2b0>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa4:	f7ff fe0e 	bl	8002bc4 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fac:	f7ff fe0a 	bl	8002bc4 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e17b      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fbe:	4b36      	ldr	r3, [pc, #216]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f0      	bne.n	8002fac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0308 	and.w	r3, r3, #8
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d030      	beq.n	8003038 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d016      	beq.n	800300c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fde:	4b30      	ldr	r3, [pc, #192]	; (80030a0 <HAL_RCC_OscConfig+0x2b4>)
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe4:	f7ff fdee 	bl	8002bc4 <HAL_GetTick>
 8002fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fec:	f7ff fdea 	bl	8002bc4 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e15b      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ffe:	4b26      	ldr	r3, [pc, #152]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8003000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d0f0      	beq.n	8002fec <HAL_RCC_OscConfig+0x200>
 800300a:	e015      	b.n	8003038 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800300c:	4b24      	ldr	r3, [pc, #144]	; (80030a0 <HAL_RCC_OscConfig+0x2b4>)
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003012:	f7ff fdd7 	bl	8002bc4 <HAL_GetTick>
 8003016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003018:	e008      	b.n	800302c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800301a:	f7ff fdd3 	bl	8002bc4 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	2b02      	cmp	r3, #2
 8003026:	d901      	bls.n	800302c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e144      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800302c:	4b1a      	ldr	r3, [pc, #104]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 800302e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1f0      	bne.n	800301a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	f000 80a0 	beq.w	8003186 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003046:	2300      	movs	r3, #0
 8003048:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800304a:	4b13      	ldr	r3, [pc, #76]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d10f      	bne.n	8003076 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	60bb      	str	r3, [r7, #8]
 800305a:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	4a0e      	ldr	r2, [pc, #56]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8003060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003064:	6413      	str	r3, [r2, #64]	; 0x40
 8003066:	4b0c      	ldr	r3, [pc, #48]	; (8003098 <HAL_RCC_OscConfig+0x2ac>)
 8003068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306e:	60bb      	str	r3, [r7, #8]
 8003070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003072:	2301      	movs	r3, #1
 8003074:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003076:	4b0b      	ldr	r3, [pc, #44]	; (80030a4 <HAL_RCC_OscConfig+0x2b8>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800307e:	2b00      	cmp	r3, #0
 8003080:	d121      	bne.n	80030c6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003082:	4b08      	ldr	r3, [pc, #32]	; (80030a4 <HAL_RCC_OscConfig+0x2b8>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a07      	ldr	r2, [pc, #28]	; (80030a4 <HAL_RCC_OscConfig+0x2b8>)
 8003088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800308c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800308e:	f7ff fd99 	bl	8002bc4 <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003094:	e011      	b.n	80030ba <HAL_RCC_OscConfig+0x2ce>
 8003096:	bf00      	nop
 8003098:	40023800 	.word	0x40023800
 800309c:	42470000 	.word	0x42470000
 80030a0:	42470e80 	.word	0x42470e80
 80030a4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030a8:	f7ff fd8c 	bl	8002bc4 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e0fd      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ba:	4b81      	ldr	r3, [pc, #516]	; (80032c0 <HAL_RCC_OscConfig+0x4d4>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0f0      	beq.n	80030a8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d106      	bne.n	80030dc <HAL_RCC_OscConfig+0x2f0>
 80030ce:	4b7d      	ldr	r3, [pc, #500]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 80030d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030d2:	4a7c      	ldr	r2, [pc, #496]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	6713      	str	r3, [r2, #112]	; 0x70
 80030da:	e01c      	b.n	8003116 <HAL_RCC_OscConfig+0x32a>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	2b05      	cmp	r3, #5
 80030e2:	d10c      	bne.n	80030fe <HAL_RCC_OscConfig+0x312>
 80030e4:	4b77      	ldr	r3, [pc, #476]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 80030e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030e8:	4a76      	ldr	r2, [pc, #472]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 80030ea:	f043 0304 	orr.w	r3, r3, #4
 80030ee:	6713      	str	r3, [r2, #112]	; 0x70
 80030f0:	4b74      	ldr	r3, [pc, #464]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 80030f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030f4:	4a73      	ldr	r2, [pc, #460]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 80030f6:	f043 0301 	orr.w	r3, r3, #1
 80030fa:	6713      	str	r3, [r2, #112]	; 0x70
 80030fc:	e00b      	b.n	8003116 <HAL_RCC_OscConfig+0x32a>
 80030fe:	4b71      	ldr	r3, [pc, #452]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 8003100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003102:	4a70      	ldr	r2, [pc, #448]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 8003104:	f023 0301 	bic.w	r3, r3, #1
 8003108:	6713      	str	r3, [r2, #112]	; 0x70
 800310a:	4b6e      	ldr	r3, [pc, #440]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 800310c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800310e:	4a6d      	ldr	r2, [pc, #436]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 8003110:	f023 0304 	bic.w	r3, r3, #4
 8003114:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d015      	beq.n	800314a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800311e:	f7ff fd51 	bl	8002bc4 <HAL_GetTick>
 8003122:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003124:	e00a      	b.n	800313c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003126:	f7ff fd4d 	bl	8002bc4 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	f241 3288 	movw	r2, #5000	; 0x1388
 8003134:	4293      	cmp	r3, r2
 8003136:	d901      	bls.n	800313c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e0bc      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800313c:	4b61      	ldr	r3, [pc, #388]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 800313e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d0ee      	beq.n	8003126 <HAL_RCC_OscConfig+0x33a>
 8003148:	e014      	b.n	8003174 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800314a:	f7ff fd3b 	bl	8002bc4 <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003150:	e00a      	b.n	8003168 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003152:	f7ff fd37 	bl	8002bc4 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003160:	4293      	cmp	r3, r2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e0a6      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003168:	4b56      	ldr	r3, [pc, #344]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 800316a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1ee      	bne.n	8003152 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003174:	7dfb      	ldrb	r3, [r7, #23]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d105      	bne.n	8003186 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800317a:	4b52      	ldr	r3, [pc, #328]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 800317c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317e:	4a51      	ldr	r2, [pc, #324]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 8003180:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003184:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 8092 	beq.w	80032b4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003190:	4b4c      	ldr	r3, [pc, #304]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f003 030c 	and.w	r3, r3, #12
 8003198:	2b08      	cmp	r3, #8
 800319a:	d05c      	beq.n	8003256 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d141      	bne.n	8003228 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031a4:	4b48      	ldr	r3, [pc, #288]	; (80032c8 <HAL_RCC_OscConfig+0x4dc>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031aa:	f7ff fd0b 	bl	8002bc4 <HAL_GetTick>
 80031ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031b0:	e008      	b.n	80031c4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031b2:	f7ff fd07 	bl	8002bc4 <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e078      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031c4:	4b3f      	ldr	r3, [pc, #252]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1f0      	bne.n	80031b2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	69da      	ldr	r2, [r3, #28]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	431a      	orrs	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	019b      	lsls	r3, r3, #6
 80031e0:	431a      	orrs	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e6:	085b      	lsrs	r3, r3, #1
 80031e8:	3b01      	subs	r3, #1
 80031ea:	041b      	lsls	r3, r3, #16
 80031ec:	431a      	orrs	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f2:	061b      	lsls	r3, r3, #24
 80031f4:	4933      	ldr	r1, [pc, #204]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031fa:	4b33      	ldr	r3, [pc, #204]	; (80032c8 <HAL_RCC_OscConfig+0x4dc>)
 80031fc:	2201      	movs	r2, #1
 80031fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003200:	f7ff fce0 	bl	8002bc4 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003208:	f7ff fcdc 	bl	8002bc4 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e04d      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800321a:	4b2a      	ldr	r3, [pc, #168]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0f0      	beq.n	8003208 <HAL_RCC_OscConfig+0x41c>
 8003226:	e045      	b.n	80032b4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003228:	4b27      	ldr	r3, [pc, #156]	; (80032c8 <HAL_RCC_OscConfig+0x4dc>)
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322e:	f7ff fcc9 	bl	8002bc4 <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003236:	f7ff fcc5 	bl	8002bc4 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e036      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003248:	4b1e      	ldr	r3, [pc, #120]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1f0      	bne.n	8003236 <HAL_RCC_OscConfig+0x44a>
 8003254:	e02e      	b.n	80032b4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	699b      	ldr	r3, [r3, #24]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d101      	bne.n	8003262 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e029      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003262:	4b18      	ldr	r3, [pc, #96]	; (80032c4 <HAL_RCC_OscConfig+0x4d8>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69db      	ldr	r3, [r3, #28]
 8003272:	429a      	cmp	r2, r3
 8003274:	d11c      	bne.n	80032b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003280:	429a      	cmp	r2, r3
 8003282:	d115      	bne.n	80032b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800328a:	4013      	ands	r3, r2
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003290:	4293      	cmp	r3, r2
 8003292:	d10d      	bne.n	80032b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800329e:	429a      	cmp	r2, r3
 80032a0:	d106      	bne.n	80032b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d001      	beq.n	80032b4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e000      	b.n	80032b6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3718      	adds	r7, #24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40007000 	.word	0x40007000
 80032c4:	40023800 	.word	0x40023800
 80032c8:	42470060 	.word	0x42470060

080032cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e0cc      	b.n	800347a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032e0:	4b68      	ldr	r3, [pc, #416]	; (8003484 <HAL_RCC_ClockConfig+0x1b8>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 030f 	and.w	r3, r3, #15
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d90c      	bls.n	8003308 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ee:	4b65      	ldr	r3, [pc, #404]	; (8003484 <HAL_RCC_ClockConfig+0x1b8>)
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032f6:	4b63      	ldr	r3, [pc, #396]	; (8003484 <HAL_RCC_ClockConfig+0x1b8>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 030f 	and.w	r3, r3, #15
 80032fe:	683a      	ldr	r2, [r7, #0]
 8003300:	429a      	cmp	r2, r3
 8003302:	d001      	beq.n	8003308 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0b8      	b.n	800347a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d020      	beq.n	8003356 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0304 	and.w	r3, r3, #4
 800331c:	2b00      	cmp	r3, #0
 800331e:	d005      	beq.n	800332c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003320:	4b59      	ldr	r3, [pc, #356]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	4a58      	ldr	r2, [pc, #352]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 8003326:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800332a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0308 	and.w	r3, r3, #8
 8003334:	2b00      	cmp	r3, #0
 8003336:	d005      	beq.n	8003344 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003338:	4b53      	ldr	r3, [pc, #332]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	4a52      	ldr	r2, [pc, #328]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 800333e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003342:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003344:	4b50      	ldr	r3, [pc, #320]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	494d      	ldr	r1, [pc, #308]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 8003352:	4313      	orrs	r3, r2
 8003354:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d044      	beq.n	80033ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d107      	bne.n	800337a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800336a:	4b47      	ldr	r3, [pc, #284]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d119      	bne.n	80033aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e07f      	b.n	800347a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	2b02      	cmp	r3, #2
 8003380:	d003      	beq.n	800338a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003386:	2b03      	cmp	r3, #3
 8003388:	d107      	bne.n	800339a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800338a:	4b3f      	ldr	r3, [pc, #252]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d109      	bne.n	80033aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e06f      	b.n	800347a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800339a:	4b3b      	ldr	r3, [pc, #236]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0302 	and.w	r3, r3, #2
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e067      	b.n	800347a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033aa:	4b37      	ldr	r3, [pc, #220]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	f023 0203 	bic.w	r2, r3, #3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	4934      	ldr	r1, [pc, #208]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033bc:	f7ff fc02 	bl	8002bc4 <HAL_GetTick>
 80033c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c2:	e00a      	b.n	80033da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c4:	f7ff fbfe 	bl	8002bc4 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e04f      	b.n	800347a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033da:	4b2b      	ldr	r3, [pc, #172]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f003 020c 	and.w	r2, r3, #12
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d1eb      	bne.n	80033c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033ec:	4b25      	ldr	r3, [pc, #148]	; (8003484 <HAL_RCC_ClockConfig+0x1b8>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 030f 	and.w	r3, r3, #15
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d20c      	bcs.n	8003414 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fa:	4b22      	ldr	r3, [pc, #136]	; (8003484 <HAL_RCC_ClockConfig+0x1b8>)
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	b2d2      	uxtb	r2, r2
 8003400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003402:	4b20      	ldr	r3, [pc, #128]	; (8003484 <HAL_RCC_ClockConfig+0x1b8>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	429a      	cmp	r2, r3
 800340e:	d001      	beq.n	8003414 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e032      	b.n	800347a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003420:	4b19      	ldr	r3, [pc, #100]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	4916      	ldr	r1, [pc, #88]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 800342e:	4313      	orrs	r3, r2
 8003430:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b00      	cmp	r3, #0
 800343c:	d009      	beq.n	8003452 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800343e:	4b12      	ldr	r3, [pc, #72]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	490e      	ldr	r1, [pc, #56]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 800344e:	4313      	orrs	r3, r2
 8003450:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003452:	f000 f821 	bl	8003498 <HAL_RCC_GetSysClockFreq>
 8003456:	4601      	mov	r1, r0
 8003458:	4b0b      	ldr	r3, [pc, #44]	; (8003488 <HAL_RCC_ClockConfig+0x1bc>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	091b      	lsrs	r3, r3, #4
 800345e:	f003 030f 	and.w	r3, r3, #15
 8003462:	4a0a      	ldr	r2, [pc, #40]	; (800348c <HAL_RCC_ClockConfig+0x1c0>)
 8003464:	5cd3      	ldrb	r3, [r2, r3]
 8003466:	fa21 f303 	lsr.w	r3, r1, r3
 800346a:	4a09      	ldr	r2, [pc, #36]	; (8003490 <HAL_RCC_ClockConfig+0x1c4>)
 800346c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800346e:	4b09      	ldr	r3, [pc, #36]	; (8003494 <HAL_RCC_ClockConfig+0x1c8>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff fb62 	bl	8002b3c <HAL_InitTick>

  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40023c00 	.word	0x40023c00
 8003488:	40023800 	.word	0x40023800
 800348c:	08007f20 	.word	0x08007f20
 8003490:	20000004 	.word	0x20000004
 8003494:	20000008 	.word	0x20000008

08003498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800349e:	2300      	movs	r3, #0
 80034a0:	607b      	str	r3, [r7, #4]
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	2300      	movs	r3, #0
 80034a8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80034ae:	4b63      	ldr	r3, [pc, #396]	; (800363c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 030c 	and.w	r3, r3, #12
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	d007      	beq.n	80034ca <HAL_RCC_GetSysClockFreq+0x32>
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d008      	beq.n	80034d0 <HAL_RCC_GetSysClockFreq+0x38>
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f040 80b4 	bne.w	800362c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80034c4:	4b5e      	ldr	r3, [pc, #376]	; (8003640 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80034c6:	60bb      	str	r3, [r7, #8]
       break;
 80034c8:	e0b3      	b.n	8003632 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80034ca:	4b5e      	ldr	r3, [pc, #376]	; (8003644 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80034cc:	60bb      	str	r3, [r7, #8]
      break;
 80034ce:	e0b0      	b.n	8003632 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034d0:	4b5a      	ldr	r3, [pc, #360]	; (800363c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034d8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034da:	4b58      	ldr	r3, [pc, #352]	; (800363c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d04a      	beq.n	800357c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034e6:	4b55      	ldr	r3, [pc, #340]	; (800363c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	099b      	lsrs	r3, r3, #6
 80034ec:	f04f 0400 	mov.w	r4, #0
 80034f0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	ea03 0501 	and.w	r5, r3, r1
 80034fc:	ea04 0602 	and.w	r6, r4, r2
 8003500:	4629      	mov	r1, r5
 8003502:	4632      	mov	r2, r6
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	f04f 0400 	mov.w	r4, #0
 800350c:	0154      	lsls	r4, r2, #5
 800350e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003512:	014b      	lsls	r3, r1, #5
 8003514:	4619      	mov	r1, r3
 8003516:	4622      	mov	r2, r4
 8003518:	1b49      	subs	r1, r1, r5
 800351a:	eb62 0206 	sbc.w	r2, r2, r6
 800351e:	f04f 0300 	mov.w	r3, #0
 8003522:	f04f 0400 	mov.w	r4, #0
 8003526:	0194      	lsls	r4, r2, #6
 8003528:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800352c:	018b      	lsls	r3, r1, #6
 800352e:	1a5b      	subs	r3, r3, r1
 8003530:	eb64 0402 	sbc.w	r4, r4, r2
 8003534:	f04f 0100 	mov.w	r1, #0
 8003538:	f04f 0200 	mov.w	r2, #0
 800353c:	00e2      	lsls	r2, r4, #3
 800353e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003542:	00d9      	lsls	r1, r3, #3
 8003544:	460b      	mov	r3, r1
 8003546:	4614      	mov	r4, r2
 8003548:	195b      	adds	r3, r3, r5
 800354a:	eb44 0406 	adc.w	r4, r4, r6
 800354e:	f04f 0100 	mov.w	r1, #0
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	0262      	lsls	r2, r4, #9
 8003558:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800355c:	0259      	lsls	r1, r3, #9
 800355e:	460b      	mov	r3, r1
 8003560:	4614      	mov	r4, r2
 8003562:	4618      	mov	r0, r3
 8003564:	4621      	mov	r1, r4
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f04f 0400 	mov.w	r4, #0
 800356c:	461a      	mov	r2, r3
 800356e:	4623      	mov	r3, r4
 8003570:	f7fd fb6a 	bl	8000c48 <__aeabi_uldivmod>
 8003574:	4603      	mov	r3, r0
 8003576:	460c      	mov	r4, r1
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	e049      	b.n	8003610 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800357c:	4b2f      	ldr	r3, [pc, #188]	; (800363c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	099b      	lsrs	r3, r3, #6
 8003582:	f04f 0400 	mov.w	r4, #0
 8003586:	f240 11ff 	movw	r1, #511	; 0x1ff
 800358a:	f04f 0200 	mov.w	r2, #0
 800358e:	ea03 0501 	and.w	r5, r3, r1
 8003592:	ea04 0602 	and.w	r6, r4, r2
 8003596:	4629      	mov	r1, r5
 8003598:	4632      	mov	r2, r6
 800359a:	f04f 0300 	mov.w	r3, #0
 800359e:	f04f 0400 	mov.w	r4, #0
 80035a2:	0154      	lsls	r4, r2, #5
 80035a4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80035a8:	014b      	lsls	r3, r1, #5
 80035aa:	4619      	mov	r1, r3
 80035ac:	4622      	mov	r2, r4
 80035ae:	1b49      	subs	r1, r1, r5
 80035b0:	eb62 0206 	sbc.w	r2, r2, r6
 80035b4:	f04f 0300 	mov.w	r3, #0
 80035b8:	f04f 0400 	mov.w	r4, #0
 80035bc:	0194      	lsls	r4, r2, #6
 80035be:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80035c2:	018b      	lsls	r3, r1, #6
 80035c4:	1a5b      	subs	r3, r3, r1
 80035c6:	eb64 0402 	sbc.w	r4, r4, r2
 80035ca:	f04f 0100 	mov.w	r1, #0
 80035ce:	f04f 0200 	mov.w	r2, #0
 80035d2:	00e2      	lsls	r2, r4, #3
 80035d4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80035d8:	00d9      	lsls	r1, r3, #3
 80035da:	460b      	mov	r3, r1
 80035dc:	4614      	mov	r4, r2
 80035de:	195b      	adds	r3, r3, r5
 80035e0:	eb44 0406 	adc.w	r4, r4, r6
 80035e4:	f04f 0100 	mov.w	r1, #0
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	02a2      	lsls	r2, r4, #10
 80035ee:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80035f2:	0299      	lsls	r1, r3, #10
 80035f4:	460b      	mov	r3, r1
 80035f6:	4614      	mov	r4, r2
 80035f8:	4618      	mov	r0, r3
 80035fa:	4621      	mov	r1, r4
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f04f 0400 	mov.w	r4, #0
 8003602:	461a      	mov	r2, r3
 8003604:	4623      	mov	r3, r4
 8003606:	f7fd fb1f 	bl	8000c48 <__aeabi_uldivmod>
 800360a:	4603      	mov	r3, r0
 800360c:	460c      	mov	r4, r1
 800360e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003610:	4b0a      	ldr	r3, [pc, #40]	; (800363c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	0c1b      	lsrs	r3, r3, #16
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	3301      	adds	r3, #1
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	fbb2 f3f3 	udiv	r3, r2, r3
 8003628:	60bb      	str	r3, [r7, #8]
      break;
 800362a:	e002      	b.n	8003632 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800362c:	4b04      	ldr	r3, [pc, #16]	; (8003640 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800362e:	60bb      	str	r3, [r7, #8]
      break;
 8003630:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003632:	68bb      	ldr	r3, [r7, #8]
}
 8003634:	4618      	mov	r0, r3
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800363c:	40023800 	.word	0x40023800
 8003640:	00f42400 	.word	0x00f42400
 8003644:	007a1200 	.word	0x007a1200

08003648 <LL_GPIO_SetPinMode>:
{
 8003648:	b480      	push	{r7}
 800364a:	b089      	sub	sp, #36	; 0x24
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	fa93 f3a3 	rbit	r3, r3
 8003662:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	fab3 f383 	clz	r3, r3
 800366a:	b2db      	uxtb	r3, r3
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	2103      	movs	r1, #3
 8003670:	fa01 f303 	lsl.w	r3, r1, r3
 8003674:	43db      	mvns	r3, r3
 8003676:	401a      	ands	r2, r3
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	fa93 f3a3 	rbit	r3, r3
 8003682:	61bb      	str	r3, [r7, #24]
  return result;
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	fab3 f383 	clz	r3, r3
 800368a:	b2db      	uxtb	r3, r3
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	fa01 f303 	lsl.w	r3, r1, r3
 8003694:	431a      	orrs	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	601a      	str	r2, [r3, #0]
}
 800369a:	bf00      	nop
 800369c:	3724      	adds	r7, #36	; 0x24
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <LL_GPIO_SetPinOutputType>:
{
 80036a6:	b480      	push	{r7}
 80036a8:	b085      	sub	sp, #20
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	60f8      	str	r0, [r7, #12]
 80036ae:	60b9      	str	r1, [r7, #8]
 80036b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	43db      	mvns	r3, r3
 80036ba:	401a      	ands	r2, r3
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	fb01 f303 	mul.w	r3, r1, r3
 80036c4:	431a      	orrs	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	605a      	str	r2, [r3, #4]
}
 80036ca:	bf00      	nop
 80036cc:	3714      	adds	r7, #20
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <LL_GPIO_SetPinSpeed>:
{
 80036d6:	b480      	push	{r7}
 80036d8:	b089      	sub	sp, #36	; 0x24
 80036da:	af00      	add	r7, sp, #0
 80036dc:	60f8      	str	r0, [r7, #12]
 80036de:	60b9      	str	r1, [r7, #8]
 80036e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	689a      	ldr	r2, [r3, #8]
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	fa93 f3a3 	rbit	r3, r3
 80036f0:	613b      	str	r3, [r7, #16]
  return result;
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	fab3 f383 	clz	r3, r3
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	2103      	movs	r1, #3
 80036fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003702:	43db      	mvns	r3, r3
 8003704:	401a      	ands	r2, r3
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa93 f3a3 	rbit	r3, r3
 8003710:	61bb      	str	r3, [r7, #24]
  return result;
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	fab3 f383 	clz	r3, r3
 8003718:	b2db      	uxtb	r3, r3
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	fa01 f303 	lsl.w	r3, r1, r3
 8003722:	431a      	orrs	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	609a      	str	r2, [r3, #8]
}
 8003728:	bf00      	nop
 800372a:	3724      	adds	r7, #36	; 0x24
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <LL_GPIO_SetPinPull>:
{
 8003734:	b480      	push	{r7}
 8003736:	b089      	sub	sp, #36	; 0x24
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	68da      	ldr	r2, [r3, #12]
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	fa93 f3a3 	rbit	r3, r3
 800374e:	613b      	str	r3, [r7, #16]
  return result;
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	fab3 f383 	clz	r3, r3
 8003756:	b2db      	uxtb	r3, r3
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	2103      	movs	r1, #3
 800375c:	fa01 f303 	lsl.w	r3, r1, r3
 8003760:	43db      	mvns	r3, r3
 8003762:	401a      	ands	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	fa93 f3a3 	rbit	r3, r3
 800376e:	61bb      	str	r3, [r7, #24]
  return result;
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	fab3 f383 	clz	r3, r3
 8003776:	b2db      	uxtb	r3, r3
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	6879      	ldr	r1, [r7, #4]
 800377c:	fa01 f303 	lsl.w	r3, r1, r3
 8003780:	431a      	orrs	r2, r3
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	60da      	str	r2, [r3, #12]
}
 8003786:	bf00      	nop
 8003788:	3724      	adds	r7, #36	; 0x24
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr

08003792 <LL_GPIO_SetAFPin_0_7>:
{
 8003792:	b480      	push	{r7}
 8003794:	b089      	sub	sp, #36	; 0x24
 8003796:	af00      	add	r7, sp, #0
 8003798:	60f8      	str	r0, [r7, #12]
 800379a:	60b9      	str	r1, [r7, #8]
 800379c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6a1a      	ldr	r2, [r3, #32]
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	fa93 f3a3 	rbit	r3, r3
 80037ac:	613b      	str	r3, [r7, #16]
  return result;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	fab3 f383 	clz	r3, r3
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	210f      	movs	r1, #15
 80037ba:	fa01 f303 	lsl.w	r3, r1, r3
 80037be:	43db      	mvns	r3, r3
 80037c0:	401a      	ands	r2, r3
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	fa93 f3a3 	rbit	r3, r3
 80037cc:	61bb      	str	r3, [r7, #24]
  return result;
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	fab3 f383 	clz	r3, r3
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	6879      	ldr	r1, [r7, #4]
 80037da:	fa01 f303 	lsl.w	r3, r1, r3
 80037de:	431a      	orrs	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	621a      	str	r2, [r3, #32]
}
 80037e4:	bf00      	nop
 80037e6:	3724      	adds	r7, #36	; 0x24
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <LL_GPIO_SetAFPin_8_15>:
{
 80037f0:	b480      	push	{r7}
 80037f2:	b089      	sub	sp, #36	; 0x24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	0a1b      	lsrs	r3, r3, #8
 8003804:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	fa93 f3a3 	rbit	r3, r3
 800380c:	613b      	str	r3, [r7, #16]
  return result;
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	fab3 f383 	clz	r3, r3
 8003814:	b2db      	uxtb	r3, r3
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	210f      	movs	r1, #15
 800381a:	fa01 f303 	lsl.w	r3, r1, r3
 800381e:	43db      	mvns	r3, r3
 8003820:	401a      	ands	r2, r3
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	0a1b      	lsrs	r3, r3, #8
 8003826:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	fa93 f3a3 	rbit	r3, r3
 800382e:	61bb      	str	r3, [r7, #24]
  return result;
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	fab3 f383 	clz	r3, r3
 8003836:	b2db      	uxtb	r3, r3
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	fa01 f303 	lsl.w	r3, r1, r3
 8003840:	431a      	orrs	r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003846:	bf00      	nop
 8003848:	3724      	adds	r7, #36	; 0x24
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr

08003852 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b088      	sub	sp, #32
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
 800385a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800385c:	2300      	movs	r3, #0
 800385e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8003860:	2300      	movs	r3, #0
 8003862:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	fa93 f3a3 	rbit	r3, r3
 8003870:	613b      	str	r3, [r7, #16]
  return result;
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	fab3 f383 	clz	r3, r3
 8003878:	b2db      	uxtb	r3, r3
 800387a:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800387c:	e050      	b.n	8003920 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	2101      	movs	r1, #1
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	fa01 f303 	lsl.w	r3, r1, r3
 800388a:	4013      	ands	r3, r2
 800388c:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d042      	beq.n	800391a <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d003      	beq.n	80038a4 <LL_GPIO_Init+0x52>
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d10d      	bne.n	80038c0 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	461a      	mov	r2, r3
 80038aa:	69b9      	ldr	r1, [r7, #24]
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7ff ff12 	bl	80036d6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	461a      	mov	r2, r3
 80038b8:	69b9      	ldr	r1, [r7, #24]
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f7ff fef3 	bl	80036a6 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	461a      	mov	r2, r3
 80038c6:	69b9      	ldr	r1, [r7, #24]
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f7ff ff33 	bl	8003734 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d11a      	bne.n	800390c <LL_GPIO_Init+0xba>
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	fa93 f3a3 	rbit	r3, r3
 80038e0:	60bb      	str	r3, [r7, #8]
  return result;
 80038e2:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80038e4:	fab3 f383 	clz	r3, r3
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b07      	cmp	r3, #7
 80038ec:	d807      	bhi.n	80038fe <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	461a      	mov	r2, r3
 80038f4:	69b9      	ldr	r1, [r7, #24]
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff ff4b 	bl	8003792 <LL_GPIO_SetAFPin_0_7>
 80038fc:	e006      	b.n	800390c <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	461a      	mov	r2, r3
 8003904:	69b9      	ldr	r1, [r7, #24]
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7ff ff72 	bl	80037f0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	461a      	mov	r2, r3
 8003912:	69b9      	ldr	r1, [r7, #24]
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff fe97 	bl	8003648 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	3301      	adds	r3, #1
 800391e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	fa22 f303 	lsr.w	r3, r2, r3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1a7      	bne.n	800387e <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3720      	adds	r7, #32
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800393c:	4b04      	ldr	r3, [pc, #16]	; (8003950 <LL_RCC_GetSysClkSource+0x18>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f003 030c 	and.w	r3, r3, #12
}
 8003944:	4618      	mov	r0, r3
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	40023800 	.word	0x40023800

08003954 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003958:	4b04      	ldr	r3, [pc, #16]	; (800396c <LL_RCC_GetAHBPrescaler+0x18>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003960:	4618      	mov	r0, r3
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	40023800 	.word	0x40023800

08003970 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003970:	b480      	push	{r7}
 8003972:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003974:	4b04      	ldr	r3, [pc, #16]	; (8003988 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 800397c:	4618      	mov	r0, r3
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	40023800 	.word	0x40023800

0800398c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003990:	4b04      	ldr	r3, [pc, #16]	; (80039a4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003998:	4618      	mov	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	40023800 	.word	0x40023800

080039a8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80039ac:	4b04      	ldr	r3, [pc, #16]	; (80039c0 <LL_RCC_PLL_GetMainSource+0x18>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	40023800 	.word	0x40023800

080039c4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80039c8:	4b04      	ldr	r3, [pc, #16]	; (80039dc <LL_RCC_PLL_GetN+0x18>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	099b      	lsrs	r3, r3, #6
 80039ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	40023800 	.word	0x40023800

080039e0 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80039e4:	4b04      	ldr	r3, [pc, #16]	; (80039f8 <LL_RCC_PLL_GetP+0x18>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40023800 	.word	0x40023800

080039fc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003a00:	4b04      	ldr	r3, [pc, #16]	; (8003a14 <LL_RCC_PLL_GetDivider+0x18>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop
 8003a14:	40023800 	.word	0x40023800

08003a18 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003a20:	f000 f820 	bl	8003a64 <RCC_GetSystemClockFreq>
 8003a24:	4602      	mov	r2, r0
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 f83e 	bl	8003ab0 <RCC_GetHCLKClockFreq>
 8003a34:	4602      	mov	r2, r0
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 f84c 	bl	8003adc <RCC_GetPCLK1ClockFreq>
 8003a44:	4602      	mov	r2, r0
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f000 f858 	bl	8003b04 <RCC_GetPCLK2ClockFreq>
 8003a54:	4602      	mov	r2, r0
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	60da      	str	r2, [r3, #12]
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
	...

08003a64 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b082      	sub	sp, #8
 8003a68:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003a6e:	f7ff ff63 	bl	8003938 <LL_RCC_GetSysClkSource>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b04      	cmp	r3, #4
 8003a76:	d006      	beq.n	8003a86 <RCC_GetSystemClockFreq+0x22>
 8003a78:	2b08      	cmp	r3, #8
 8003a7a:	d007      	beq.n	8003a8c <RCC_GetSystemClockFreq+0x28>
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d10a      	bne.n	8003a96 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003a80:	4b09      	ldr	r3, [pc, #36]	; (8003aa8 <RCC_GetSystemClockFreq+0x44>)
 8003a82:	607b      	str	r3, [r7, #4]
      break;
 8003a84:	e00a      	b.n	8003a9c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003a86:	4b09      	ldr	r3, [pc, #36]	; (8003aac <RCC_GetSystemClockFreq+0x48>)
 8003a88:	607b      	str	r3, [r7, #4]
      break;
 8003a8a:	e007      	b.n	8003a9c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8003a8c:	2008      	movs	r0, #8
 8003a8e:	f000 f84d 	bl	8003b2c <RCC_PLL_GetFreqDomain_SYS>
 8003a92:	6078      	str	r0, [r7, #4]
      break;
 8003a94:	e002      	b.n	8003a9c <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8003a96:	4b04      	ldr	r3, [pc, #16]	; (8003aa8 <RCC_GetSystemClockFreq+0x44>)
 8003a98:	607b      	str	r3, [r7, #4]
      break;
 8003a9a:	bf00      	nop
  }

  return frequency;
 8003a9c:	687b      	ldr	r3, [r7, #4]
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	00f42400 	.word	0x00f42400
 8003aac:	007a1200 	.word	0x007a1200

08003ab0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003ab8:	f7ff ff4c 	bl	8003954 <LL_RCC_GetAHBPrescaler>
 8003abc:	4603      	mov	r3, r0
 8003abe:	091b      	lsrs	r3, r3, #4
 8003ac0:	f003 030f 	and.w	r3, r3, #15
 8003ac4:	4a04      	ldr	r2, [pc, #16]	; (8003ad8 <RCC_GetHCLKClockFreq+0x28>)
 8003ac6:	5cd3      	ldrb	r3, [r2, r3]
 8003ac8:	461a      	mov	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	40d3      	lsrs	r3, r2
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	08007f20 	.word	0x08007f20

08003adc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003ae4:	f7ff ff44 	bl	8003970 <LL_RCC_GetAPB1Prescaler>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	0a9b      	lsrs	r3, r3, #10
 8003aec:	4a04      	ldr	r2, [pc, #16]	; (8003b00 <RCC_GetPCLK1ClockFreq+0x24>)
 8003aee:	5cd3      	ldrb	r3, [r2, r3]
 8003af0:	461a      	mov	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	40d3      	lsrs	r3, r2
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	08007f30 	.word	0x08007f30

08003b04 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003b0c:	f7ff ff3e 	bl	800398c <LL_RCC_GetAPB2Prescaler>
 8003b10:	4603      	mov	r3, r0
 8003b12:	0b5b      	lsrs	r3, r3, #13
 8003b14:	4a04      	ldr	r2, [pc, #16]	; (8003b28 <RCC_GetPCLK2ClockFreq+0x24>)
 8003b16:	5cd3      	ldrb	r3, [r2, r3]
 8003b18:	461a      	mov	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	40d3      	lsrs	r3, r2
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3708      	adds	r7, #8
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	08007f30 	.word	0x08007f30

08003b2c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003b2c:	b590      	push	{r4, r7, lr}
 8003b2e:	b087      	sub	sp, #28
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]
 8003b38:	2300      	movs	r3, #0
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003b40:	f7ff ff32 	bl	80039a8 <LL_RCC_PLL_GetMainSource>
 8003b44:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d003      	beq.n	8003b54 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8003b4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b50:	d003      	beq.n	8003b5a <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8003b52:	e005      	b.n	8003b60 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003b54:	4b12      	ldr	r3, [pc, #72]	; (8003ba0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003b56:	617b      	str	r3, [r7, #20]
      break;
 8003b58:	e005      	b.n	8003b66 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003b5a:	4b12      	ldr	r3, [pc, #72]	; (8003ba4 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003b5c:	617b      	str	r3, [r7, #20]
      break;
 8003b5e:	e002      	b.n	8003b66 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8003b60:	4b0f      	ldr	r3, [pc, #60]	; (8003ba0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003b62:	617b      	str	r3, [r7, #20]
      break;
 8003b64:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d113      	bne.n	8003b94 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003b6c:	f7ff ff46 	bl	80039fc <LL_RCC_PLL_GetDivider>
 8003b70:	4602      	mov	r2, r0
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	fbb3 f4f2 	udiv	r4, r3, r2
 8003b78:	f7ff ff24 	bl	80039c4 <LL_RCC_PLL_GetN>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	fb03 f404 	mul.w	r4, r3, r4
 8003b82:	f7ff ff2d 	bl	80039e0 <LL_RCC_PLL_GetP>
 8003b86:	4603      	mov	r3, r0
 8003b88:	0c1b      	lsrs	r3, r3, #16
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	fbb4 f3f3 	udiv	r3, r4, r3
 8003b92:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003b94:	693b      	ldr	r3, [r7, #16]
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	371c      	adds	r7, #28
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd90      	pop	{r4, r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	00f42400 	.word	0x00f42400
 8003ba4:	007a1200 	.word	0x007a1200

08003ba8 <LL_SPI_IsEnabled>:
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb8:	2b40      	cmp	r3, #64	; 0x40
 8003bba:	d101      	bne.n	8003bc0 <LL_SPI_IsEnabled+0x18>
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e000      	b.n	8003bc2 <LL_SPI_IsEnabled+0x1a>
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <LL_SPI_SetCRCPolynomial>:
{
 8003bce:	b480      	push	{r7}
 8003bd0:	b083      	sub	sp, #12
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
 8003bd6:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	461a      	mov	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	611a      	str	r2, [r3, #16]
}
 8003be2:	bf00      	nop
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr

08003bee <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b084      	sub	sp, #16
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
 8003bf6:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f7ff ffd3 	bl	8003ba8 <LL_SPI_IsEnabled>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d139      	bne.n	8003c7c <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c10:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	6811      	ldr	r1, [r2, #0]
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	6852      	ldr	r2, [r2, #4]
 8003c1c:	4311      	orrs	r1, r2
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	6892      	ldr	r2, [r2, #8]
 8003c22:	4311      	orrs	r1, r2
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	68d2      	ldr	r2, [r2, #12]
 8003c28:	4311      	orrs	r1, r2
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	6912      	ldr	r2, [r2, #16]
 8003c2e:	4311      	orrs	r1, r2
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	6952      	ldr	r2, [r2, #20]
 8003c34:	4311      	orrs	r1, r2
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	6992      	ldr	r2, [r2, #24]
 8003c3a:	4311      	orrs	r1, r2
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	69d2      	ldr	r2, [r2, #28]
 8003c40:	4311      	orrs	r1, r2
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	6a12      	ldr	r2, [r2, #32]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f023 0204 	bic.w	r2, r3, #4
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	0c1b      	lsrs	r3, r3, #16
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c6a:	d105      	bne.n	8003c78 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	4619      	mov	r1, r3
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f7ff ffab 	bl	8003bce <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	61da      	str	r2, [r3, #28]
  return status;
 8003c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3710      	adds	r7, #16
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}

08003c92 <LL_TIM_SetPrescaler>:
{
 8003c92:	b480      	push	{r7}
 8003c94:	b083      	sub	sp, #12
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
 8003c9a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <LL_TIM_SetAutoReload>:
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b083      	sub	sp, #12
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
 8003cb6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	683a      	ldr	r2, [r7, #0]
 8003cbc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr

08003cca <LL_TIM_SetRepetitionCounter>:
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
 8003cd2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <LL_TIM_OC_SetCompareCH1>:
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b083      	sub	sp, #12
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
 8003cee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <LL_TIM_OC_SetCompareCH2>:
{
 8003d02:	b480      	push	{r7}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
 8003d0a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	683a      	ldr	r2, [r7, #0]
 8003d10:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003d12:	bf00      	nop
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <LL_TIM_OC_SetCompareCH3>:
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b083      	sub	sp, #12
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
 8003d26:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003d2e:	bf00      	nop
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr

08003d3a <LL_TIM_OC_SetCompareCH4>:
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b083      	sub	sp, #12
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
 8003d42:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	683a      	ldr	r2, [r7, #0]
 8003d48:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003d4a:	bf00      	nop
 8003d4c:	370c      	adds	r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	f043 0201 	orr.w	r2, r3, #1
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	615a      	str	r2, [r3, #20]
}
 8003d6a:	bf00      	nop
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
	...

08003d78 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a3d      	ldr	r2, [pc, #244]	; (8003e80 <LL_TIM_Init+0x108>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d013      	beq.n	8003db8 <LL_TIM_Init+0x40>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d96:	d00f      	beq.n	8003db8 <LL_TIM_Init+0x40>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a3a      	ldr	r2, [pc, #232]	; (8003e84 <LL_TIM_Init+0x10c>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d00b      	beq.n	8003db8 <LL_TIM_Init+0x40>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a39      	ldr	r2, [pc, #228]	; (8003e88 <LL_TIM_Init+0x110>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d007      	beq.n	8003db8 <LL_TIM_Init+0x40>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a38      	ldr	r2, [pc, #224]	; (8003e8c <LL_TIM_Init+0x114>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d003      	beq.n	8003db8 <LL_TIM_Init+0x40>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a37      	ldr	r2, [pc, #220]	; (8003e90 <LL_TIM_Init+0x118>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d106      	bne.n	8003dc6 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a2d      	ldr	r2, [pc, #180]	; (8003e80 <LL_TIM_Init+0x108>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d02b      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dd4:	d027      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a2a      	ldr	r2, [pc, #168]	; (8003e84 <LL_TIM_Init+0x10c>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d023      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a29      	ldr	r2, [pc, #164]	; (8003e88 <LL_TIM_Init+0x110>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d01f      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a28      	ldr	r2, [pc, #160]	; (8003e8c <LL_TIM_Init+0x114>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d01b      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a27      	ldr	r2, [pc, #156]	; (8003e90 <LL_TIM_Init+0x118>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d017      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a26      	ldr	r2, [pc, #152]	; (8003e94 <LL_TIM_Init+0x11c>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d013      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a25      	ldr	r2, [pc, #148]	; (8003e98 <LL_TIM_Init+0x120>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00f      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a24      	ldr	r2, [pc, #144]	; (8003e9c <LL_TIM_Init+0x124>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00b      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a23      	ldr	r2, [pc, #140]	; (8003ea0 <LL_TIM_Init+0x128>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d007      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a22      	ldr	r2, [pc, #136]	; (8003ea4 <LL_TIM_Init+0x12c>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d003      	beq.n	8003e26 <LL_TIM_Init+0xae>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a21      	ldr	r2, [pc, #132]	; (8003ea8 <LL_TIM_Init+0x130>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d106      	bne.n	8003e34 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	4619      	mov	r1, r3
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f7ff ff34 	bl	8003cae <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f7ff ff20 	bl	8003c92 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a0a      	ldr	r2, [pc, #40]	; (8003e80 <LL_TIM_Init+0x108>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d003      	beq.n	8003e62 <LL_TIM_Init+0xea>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a0c      	ldr	r2, [pc, #48]	; (8003e90 <LL_TIM_Init+0x118>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d105      	bne.n	8003e6e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	7c1b      	ldrb	r3, [r3, #16]
 8003e66:	4619      	mov	r1, r3
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f7ff ff2e 	bl	8003cca <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7ff ff71 	bl	8003d56 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	40010000 	.word	0x40010000
 8003e84:	40000400 	.word	0x40000400
 8003e88:	40000800 	.word	0x40000800
 8003e8c:	40000c00 	.word	0x40000c00
 8003e90:	40010400 	.word	0x40010400
 8003e94:	40014000 	.word	0x40014000
 8003e98:	40014400 	.word	0x40014400
 8003e9c:	40014800 	.word	0x40014800
 8003ea0:	40001800 	.word	0x40001800
 8003ea4:	40001c00 	.word	0x40001c00
 8003ea8:	40002000 	.word	0x40002000

08003eac <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	2b10      	cmp	r3, #16
 8003ec0:	d012      	beq.n	8003ee8 <LL_TIM_OC_Init+0x3c>
 8003ec2:	2b10      	cmp	r3, #16
 8003ec4:	d802      	bhi.n	8003ecc <LL_TIM_OC_Init+0x20>
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d007      	beq.n	8003eda <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003eca:	e022      	b.n	8003f12 <LL_TIM_OC_Init+0x66>
  switch (Channel)
 8003ecc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ed0:	d011      	beq.n	8003ef6 <LL_TIM_OC_Init+0x4a>
 8003ed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed6:	d015      	beq.n	8003f04 <LL_TIM_OC_Init+0x58>
      break;
 8003ed8:	e01b      	b.n	8003f12 <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003eda:	6879      	ldr	r1, [r7, #4]
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 f81d 	bl	8003f1c <OC1Config>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	75fb      	strb	r3, [r7, #23]
      break;
 8003ee6:	e014      	b.n	8003f12 <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 f882 	bl	8003ff4 <OC2Config>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ef4:	e00d      	b.n	8003f12 <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f000 f8eb 	bl	80040d4 <OC3Config>
 8003efe:	4603      	mov	r3, r0
 8003f00:	75fb      	strb	r3, [r7, #23]
      break;
 8003f02:	e006      	b.n	8003f12 <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f000 f954 	bl	80041b4 <OC4Config>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	75fb      	strb	r3, [r7, #23]
      break;
 8003f10:	bf00      	nop
  }

  return result;
 8003f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3718      	adds	r7, #24
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	f023 0201 	bic.w	r2, r3, #1
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f023 0303 	bic.w	r3, r3, #3
 8003f4a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f023 0202 	bic.w	r2, r3, #2
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	f023 0201 	bic.w	r2, r3, #1
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a1c      	ldr	r2, [pc, #112]	; (8003fec <OC1Config+0xd0>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d003      	beq.n	8003f86 <OC1Config+0x6a>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a1b      	ldr	r2, [pc, #108]	; (8003ff0 <OC1Config+0xd4>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d11e      	bne.n	8003fc4 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	f023 0208 	bic.w	r2, r3, #8
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	4313      	orrs	r3, r2
 8003f94:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	f023 0204 	bic.w	r2, r3, #4
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7ff fe85 	bl	8003ce6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3718      	adds	r7, #24
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	40010000 	.word	0x40010000
 8003ff0:	40010400 	.word	0x40010400

08003ff4 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	f023 0210 	bic.w	r2, r3, #16
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004022:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	021b      	lsls	r3, r3, #8
 8004030:	4313      	orrs	r3, r2
 8004032:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	f023 0220 	bic.w	r2, r3, #32
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	011b      	lsls	r3, r3, #4
 8004040:	4313      	orrs	r3, r2
 8004042:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	f023 0210 	bic.w	r2, r3, #16
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	011b      	lsls	r3, r3, #4
 8004050:	4313      	orrs	r3, r2
 8004052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a1d      	ldr	r2, [pc, #116]	; (80040cc <OC2Config+0xd8>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d003      	beq.n	8004064 <OC2Config+0x70>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a1c      	ldr	r2, [pc, #112]	; (80040d0 <OC2Config+0xdc>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d11f      	bne.n	80040a4 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	019b      	lsls	r3, r3, #6
 8004070:	4313      	orrs	r3, r2
 8004072:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	019b      	lsls	r3, r3, #6
 8004080:	4313      	orrs	r3, r2
 8004082:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4313      	orrs	r3, r2
 8004092:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	00db      	lsls	r3, r3, #3
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	4619      	mov	r1, r3
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f7ff fe23 	bl	8003d02 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	697a      	ldr	r2, [r7, #20]
 80040c0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3718      	adds	r7, #24
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40010000 	.word	0x40010000
 80040d0:	40010400 	.word	0x40010400

080040d4 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f023 0303 	bic.w	r3, r3, #3
 8004102:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4313      	orrs	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	021b      	lsls	r3, r3, #8
 800411e:	4313      	orrs	r3, r2
 8004120:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	021b      	lsls	r3, r3, #8
 800412e:	4313      	orrs	r3, r2
 8004130:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a1d      	ldr	r2, [pc, #116]	; (80041ac <OC3Config+0xd8>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d003      	beq.n	8004142 <OC3Config+0x6e>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a1c      	ldr	r2, [pc, #112]	; (80041b0 <OC3Config+0xdc>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d11f      	bne.n	8004182 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	029b      	lsls	r3, r3, #10
 800414e:	4313      	orrs	r3, r2
 8004150:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	029b      	lsls	r3, r3, #10
 800415e:	4313      	orrs	r3, r2
 8004160:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	011b      	lsls	r3, r3, #4
 800416e:	4313      	orrs	r3, r2
 8004170:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	69db      	ldr	r3, [r3, #28]
 800417c:	015b      	lsls	r3, r3, #5
 800417e:	4313      	orrs	r3, r2
 8004180:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	4619      	mov	r1, r3
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f7ff fdc2 	bl	8003d1e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	697a      	ldr	r2, [r7, #20]
 800419e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3718      	adds	r7, #24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40010000 	.word	0x40010000
 80041b0:	40010400 	.word	0x40010400

080041b4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	021b      	lsls	r3, r3, #8
 80041f0:	4313      	orrs	r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	031b      	lsls	r3, r3, #12
 8004200:	4313      	orrs	r3, r2
 8004202:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	031b      	lsls	r3, r3, #12
 8004210:	4313      	orrs	r3, r2
 8004212:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a11      	ldr	r2, [pc, #68]	; (800425c <OC4Config+0xa8>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d003      	beq.n	8004224 <OC4Config+0x70>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a10      	ldr	r2, [pc, #64]	; (8004260 <OC4Config+0xac>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d107      	bne.n	8004234 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	019b      	lsls	r3, r3, #6
 8004230:	4313      	orrs	r3, r2
 8004232:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	4619      	mov	r1, r3
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7ff fd77 	bl	8003d3a <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3718      	adds	r7, #24
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40010000 	.word	0x40010000
 8004260:	40010400 	.word	0x40010400

08004264 <LL_USART_IsEnabled>:
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004274:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004278:	bf0c      	ite	eq
 800427a:	2301      	moveq	r3, #1
 800427c:	2300      	movne	r3, #0
 800427e:	b2db      	uxtb	r3, r3
}
 8004280:	4618      	mov	r0, r3
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <LL_USART_SetStopBitsLength>:
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	431a      	orrs	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	611a      	str	r2, [r3, #16]
}
 80042a6:	bf00      	nop
 80042a8:	370c      	adds	r7, #12
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr

080042b2 <LL_USART_SetHWFlowCtrl>:
{
 80042b2:	b480      	push	{r7}
 80042b4:	b083      	sub	sp, #12
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
 80042ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	431a      	orrs	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	615a      	str	r2, [r3, #20]
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <LL_USART_SetBaudRate>:
{
 80042d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042dc:	b085      	sub	sp, #20
 80042de:	af00      	add	r7, sp, #0
 80042e0:	60f8      	str	r0, [r7, #12]
 80042e2:	60b9      	str	r1, [r7, #8]
 80042e4:	607a      	str	r2, [r7, #4]
 80042e6:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042ee:	f040 80c1 	bne.w	8004474 <LL_USART_SetBaudRate+0x19c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	461d      	mov	r5, r3
 80042f6:	f04f 0600 	mov.w	r6, #0
 80042fa:	46a8      	mov	r8, r5
 80042fc:	46b1      	mov	r9, r6
 80042fe:	eb18 0308 	adds.w	r3, r8, r8
 8004302:	eb49 0409 	adc.w	r4, r9, r9
 8004306:	4698      	mov	r8, r3
 8004308:	46a1      	mov	r9, r4
 800430a:	eb18 0805 	adds.w	r8, r8, r5
 800430e:	eb49 0906 	adc.w	r9, r9, r6
 8004312:	f04f 0100 	mov.w	r1, #0
 8004316:	f04f 0200 	mov.w	r2, #0
 800431a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800431e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004322:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004326:	4688      	mov	r8, r1
 8004328:	4691      	mov	r9, r2
 800432a:	eb18 0005 	adds.w	r0, r8, r5
 800432e:	eb49 0106 	adc.w	r1, r9, r6
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	461d      	mov	r5, r3
 8004336:	f04f 0600 	mov.w	r6, #0
 800433a:	196b      	adds	r3, r5, r5
 800433c:	eb46 0406 	adc.w	r4, r6, r6
 8004340:	461a      	mov	r2, r3
 8004342:	4623      	mov	r3, r4
 8004344:	f7fc fc80 	bl	8000c48 <__aeabi_uldivmod>
 8004348:	4603      	mov	r3, r0
 800434a:	460c      	mov	r4, r1
 800434c:	461a      	mov	r2, r3
 800434e:	4bb5      	ldr	r3, [pc, #724]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 8004350:	fba3 2302 	umull	r2, r3, r3, r2
 8004354:	095b      	lsrs	r3, r3, #5
 8004356:	b29b      	uxth	r3, r3
 8004358:	011b      	lsls	r3, r3, #4
 800435a:	fa1f f883 	uxth.w	r8, r3
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	461d      	mov	r5, r3
 8004362:	f04f 0600 	mov.w	r6, #0
 8004366:	46a9      	mov	r9, r5
 8004368:	46b2      	mov	sl, r6
 800436a:	eb19 0309 	adds.w	r3, r9, r9
 800436e:	eb4a 040a 	adc.w	r4, sl, sl
 8004372:	4699      	mov	r9, r3
 8004374:	46a2      	mov	sl, r4
 8004376:	eb19 0905 	adds.w	r9, r9, r5
 800437a:	eb4a 0a06 	adc.w	sl, sl, r6
 800437e:	f04f 0100 	mov.w	r1, #0
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800438a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800438e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004392:	4689      	mov	r9, r1
 8004394:	4692      	mov	sl, r2
 8004396:	eb19 0005 	adds.w	r0, r9, r5
 800439a:	eb4a 0106 	adc.w	r1, sl, r6
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	461d      	mov	r5, r3
 80043a2:	f04f 0600 	mov.w	r6, #0
 80043a6:	196b      	adds	r3, r5, r5
 80043a8:	eb46 0406 	adc.w	r4, r6, r6
 80043ac:	461a      	mov	r2, r3
 80043ae:	4623      	mov	r3, r4
 80043b0:	f7fc fc4a 	bl	8000c48 <__aeabi_uldivmod>
 80043b4:	4603      	mov	r3, r0
 80043b6:	460c      	mov	r4, r1
 80043b8:	461a      	mov	r2, r3
 80043ba:	4b9a      	ldr	r3, [pc, #616]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 80043bc:	fba3 1302 	umull	r1, r3, r3, r2
 80043c0:	095b      	lsrs	r3, r3, #5
 80043c2:	2164      	movs	r1, #100	; 0x64
 80043c4:	fb01 f303 	mul.w	r3, r1, r3
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	3332      	adds	r3, #50	; 0x32
 80043ce:	4a95      	ldr	r2, [pc, #596]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 80043d0:	fba2 2303 	umull	r2, r3, r2, r3
 80043d4:	095b      	lsrs	r3, r3, #5
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	b29b      	uxth	r3, r3
 80043dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	4443      	add	r3, r8
 80043e4:	fa1f f883 	uxth.w	r8, r3
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	461d      	mov	r5, r3
 80043ec:	f04f 0600 	mov.w	r6, #0
 80043f0:	46a9      	mov	r9, r5
 80043f2:	46b2      	mov	sl, r6
 80043f4:	eb19 0309 	adds.w	r3, r9, r9
 80043f8:	eb4a 040a 	adc.w	r4, sl, sl
 80043fc:	4699      	mov	r9, r3
 80043fe:	46a2      	mov	sl, r4
 8004400:	eb19 0905 	adds.w	r9, r9, r5
 8004404:	eb4a 0a06 	adc.w	sl, sl, r6
 8004408:	f04f 0100 	mov.w	r1, #0
 800440c:	f04f 0200 	mov.w	r2, #0
 8004410:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004414:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004418:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800441c:	4689      	mov	r9, r1
 800441e:	4692      	mov	sl, r2
 8004420:	eb19 0005 	adds.w	r0, r9, r5
 8004424:	eb4a 0106 	adc.w	r1, sl, r6
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	461d      	mov	r5, r3
 800442c:	f04f 0600 	mov.w	r6, #0
 8004430:	196b      	adds	r3, r5, r5
 8004432:	eb46 0406 	adc.w	r4, r6, r6
 8004436:	461a      	mov	r2, r3
 8004438:	4623      	mov	r3, r4
 800443a:	f7fc fc05 	bl	8000c48 <__aeabi_uldivmod>
 800443e:	4603      	mov	r3, r0
 8004440:	460c      	mov	r4, r1
 8004442:	461a      	mov	r2, r3
 8004444:	4b77      	ldr	r3, [pc, #476]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 8004446:	fba3 1302 	umull	r1, r3, r3, r2
 800444a:	095b      	lsrs	r3, r3, #5
 800444c:	2164      	movs	r1, #100	; 0x64
 800444e:	fb01 f303 	mul.w	r3, r1, r3
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	3332      	adds	r3, #50	; 0x32
 8004458:	4a72      	ldr	r2, [pc, #456]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 800445a:	fba2 2303 	umull	r2, r3, r2, r3
 800445e:	095b      	lsrs	r3, r3, #5
 8004460:	b29b      	uxth	r3, r3
 8004462:	f003 0307 	and.w	r3, r3, #7
 8004466:	b29b      	uxth	r3, r3
 8004468:	4443      	add	r3, r8
 800446a:	b29b      	uxth	r3, r3
 800446c:	461a      	mov	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	609a      	str	r2, [r3, #8]
}
 8004472:	e0d2      	b.n	800461a <LL_USART_SetBaudRate+0x342>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	469a      	mov	sl, r3
 8004478:	f04f 0b00 	mov.w	fp, #0
 800447c:	46d0      	mov	r8, sl
 800447e:	46d9      	mov	r9, fp
 8004480:	eb18 0308 	adds.w	r3, r8, r8
 8004484:	eb49 0409 	adc.w	r4, r9, r9
 8004488:	4698      	mov	r8, r3
 800448a:	46a1      	mov	r9, r4
 800448c:	eb18 080a 	adds.w	r8, r8, sl
 8004490:	eb49 090b 	adc.w	r9, r9, fp
 8004494:	f04f 0100 	mov.w	r1, #0
 8004498:	f04f 0200 	mov.w	r2, #0
 800449c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80044a0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80044a4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80044a8:	4688      	mov	r8, r1
 80044aa:	4691      	mov	r9, r2
 80044ac:	eb1a 0508 	adds.w	r5, sl, r8
 80044b0:	eb4b 0609 	adc.w	r6, fp, r9
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4619      	mov	r1, r3
 80044b8:	f04f 0200 	mov.w	r2, #0
 80044bc:	f04f 0300 	mov.w	r3, #0
 80044c0:	f04f 0400 	mov.w	r4, #0
 80044c4:	0094      	lsls	r4, r2, #2
 80044c6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80044ca:	008b      	lsls	r3, r1, #2
 80044cc:	461a      	mov	r2, r3
 80044ce:	4623      	mov	r3, r4
 80044d0:	4628      	mov	r0, r5
 80044d2:	4631      	mov	r1, r6
 80044d4:	f7fc fbb8 	bl	8000c48 <__aeabi_uldivmod>
 80044d8:	4603      	mov	r3, r0
 80044da:	460c      	mov	r4, r1
 80044dc:	461a      	mov	r2, r3
 80044de:	4b51      	ldr	r3, [pc, #324]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 80044e0:	fba3 2302 	umull	r2, r3, r3, r2
 80044e4:	095b      	lsrs	r3, r3, #5
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	fa1f f883 	uxth.w	r8, r3
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	469b      	mov	fp, r3
 80044f2:	f04f 0c00 	mov.w	ip, #0
 80044f6:	46d9      	mov	r9, fp
 80044f8:	46e2      	mov	sl, ip
 80044fa:	eb19 0309 	adds.w	r3, r9, r9
 80044fe:	eb4a 040a 	adc.w	r4, sl, sl
 8004502:	4699      	mov	r9, r3
 8004504:	46a2      	mov	sl, r4
 8004506:	eb19 090b 	adds.w	r9, r9, fp
 800450a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800450e:	f04f 0100 	mov.w	r1, #0
 8004512:	f04f 0200 	mov.w	r2, #0
 8004516:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800451a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800451e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004522:	4689      	mov	r9, r1
 8004524:	4692      	mov	sl, r2
 8004526:	eb1b 0509 	adds.w	r5, fp, r9
 800452a:	eb4c 060a 	adc.w	r6, ip, sl
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	4619      	mov	r1, r3
 8004532:	f04f 0200 	mov.w	r2, #0
 8004536:	f04f 0300 	mov.w	r3, #0
 800453a:	f04f 0400 	mov.w	r4, #0
 800453e:	0094      	lsls	r4, r2, #2
 8004540:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004544:	008b      	lsls	r3, r1, #2
 8004546:	461a      	mov	r2, r3
 8004548:	4623      	mov	r3, r4
 800454a:	4628      	mov	r0, r5
 800454c:	4631      	mov	r1, r6
 800454e:	f7fc fb7b 	bl	8000c48 <__aeabi_uldivmod>
 8004552:	4603      	mov	r3, r0
 8004554:	460c      	mov	r4, r1
 8004556:	461a      	mov	r2, r3
 8004558:	4b32      	ldr	r3, [pc, #200]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 800455a:	fba3 1302 	umull	r1, r3, r3, r2
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	2164      	movs	r1, #100	; 0x64
 8004562:	fb01 f303 	mul.w	r3, r1, r3
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	011b      	lsls	r3, r3, #4
 800456a:	3332      	adds	r3, #50	; 0x32
 800456c:	4a2d      	ldr	r2, [pc, #180]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 800456e:	fba2 2303 	umull	r2, r3, r2, r3
 8004572:	095b      	lsrs	r3, r3, #5
 8004574:	b29b      	uxth	r3, r3
 8004576:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800457a:	b29b      	uxth	r3, r3
 800457c:	4443      	add	r3, r8
 800457e:	fa1f f883 	uxth.w	r8, r3
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	469b      	mov	fp, r3
 8004586:	f04f 0c00 	mov.w	ip, #0
 800458a:	46d9      	mov	r9, fp
 800458c:	46e2      	mov	sl, ip
 800458e:	eb19 0309 	adds.w	r3, r9, r9
 8004592:	eb4a 040a 	adc.w	r4, sl, sl
 8004596:	4699      	mov	r9, r3
 8004598:	46a2      	mov	sl, r4
 800459a:	eb19 090b 	adds.w	r9, r9, fp
 800459e:	eb4a 0a0c 	adc.w	sl, sl, ip
 80045a2:	f04f 0100 	mov.w	r1, #0
 80045a6:	f04f 0200 	mov.w	r2, #0
 80045aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80045b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80045b6:	4689      	mov	r9, r1
 80045b8:	4692      	mov	sl, r2
 80045ba:	eb1b 0509 	adds.w	r5, fp, r9
 80045be:	eb4c 060a 	adc.w	r6, ip, sl
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	4619      	mov	r1, r3
 80045c6:	f04f 0200 	mov.w	r2, #0
 80045ca:	f04f 0300 	mov.w	r3, #0
 80045ce:	f04f 0400 	mov.w	r4, #0
 80045d2:	0094      	lsls	r4, r2, #2
 80045d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80045d8:	008b      	lsls	r3, r1, #2
 80045da:	461a      	mov	r2, r3
 80045dc:	4623      	mov	r3, r4
 80045de:	4628      	mov	r0, r5
 80045e0:	4631      	mov	r1, r6
 80045e2:	f7fc fb31 	bl	8000c48 <__aeabi_uldivmod>
 80045e6:	4603      	mov	r3, r0
 80045e8:	460c      	mov	r4, r1
 80045ea:	461a      	mov	r2, r3
 80045ec:	4b0d      	ldr	r3, [pc, #52]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 80045ee:	fba3 1302 	umull	r1, r3, r3, r2
 80045f2:	095b      	lsrs	r3, r3, #5
 80045f4:	2164      	movs	r1, #100	; 0x64
 80045f6:	fb01 f303 	mul.w	r3, r1, r3
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	3332      	adds	r3, #50	; 0x32
 8004600:	4a08      	ldr	r2, [pc, #32]	; (8004624 <LL_USART_SetBaudRate+0x34c>)
 8004602:	fba2 2303 	umull	r2, r3, r2, r3
 8004606:	095b      	lsrs	r3, r3, #5
 8004608:	b29b      	uxth	r3, r3
 800460a:	f003 030f 	and.w	r3, r3, #15
 800460e:	b29b      	uxth	r3, r3
 8004610:	4443      	add	r3, r8
 8004612:	b29b      	uxth	r3, r3
 8004614:	461a      	mov	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	609a      	str	r2, [r3, #8]
}
 800461a:	bf00      	nop
 800461c:	3714      	adds	r7, #20
 800461e:	46bd      	mov	sp, r7
 8004620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004624:	51eb851f 	.word	0x51eb851f

08004628 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004636:	2300      	movs	r3, #0
 8004638:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7ff fe12 	bl	8004264 <LL_USART_IsEnabled>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d15e      	bne.n	8004704 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800464e:	f023 030c 	bic.w	r3, r3, #12
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	6851      	ldr	r1, [r2, #4]
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	68d2      	ldr	r2, [r2, #12]
 800465a:	4311      	orrs	r1, r2
 800465c:	683a      	ldr	r2, [r7, #0]
 800465e:	6912      	ldr	r2, [r2, #16]
 8004660:	4311      	orrs	r1, r2
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	6992      	ldr	r2, [r2, #24]
 8004666:	430a      	orrs	r2, r1
 8004668:	431a      	orrs	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	4619      	mov	r1, r3
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f7ff fe09 	bl	800428c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	4619      	mov	r1, r3
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7ff fe16 	bl	80042b2 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004686:	f107 0308 	add.w	r3, r7, #8
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff f9c4 	bl	8003a18 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a1f      	ldr	r2, [pc, #124]	; (8004710 <LL_USART_Init+0xe8>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d102      	bne.n	800469e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	61bb      	str	r3, [r7, #24]
 800469c:	e021      	b.n	80046e2 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a1c      	ldr	r2, [pc, #112]	; (8004714 <LL_USART_Init+0xec>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d102      	bne.n	80046ac <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	61bb      	str	r3, [r7, #24]
 80046aa:	e01a      	b.n	80046e2 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a1a      	ldr	r2, [pc, #104]	; (8004718 <LL_USART_Init+0xf0>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d102      	bne.n	80046ba <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	61bb      	str	r3, [r7, #24]
 80046b8:	e013      	b.n	80046e2 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a17      	ldr	r2, [pc, #92]	; (800471c <LL_USART_Init+0xf4>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d102      	bne.n	80046c8 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	61bb      	str	r3, [r7, #24]
 80046c6:	e00c      	b.n	80046e2 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a15      	ldr	r2, [pc, #84]	; (8004720 <LL_USART_Init+0xf8>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d102      	bne.n	80046d6 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	61bb      	str	r3, [r7, #24]
 80046d4:	e005      	b.n	80046e2 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a12      	ldr	r2, [pc, #72]	; (8004724 <LL_USART_Init+0xfc>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d101      	bne.n	80046e2 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00d      	beq.n	8004704 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d009      	beq.n	8004704 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 80046f0:	2300      	movs	r3, #0
 80046f2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	699a      	ldr	r2, [r3, #24]
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	69b9      	ldr	r1, [r7, #24]
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7ff fdea 	bl	80042d8 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8004704:	7ffb      	ldrb	r3, [r7, #31]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3720      	adds	r7, #32
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	40011000 	.word	0x40011000
 8004714:	40004400 	.word	0x40004400
 8004718:	40004800 	.word	0x40004800
 800471c:	40011400 	.word	0x40011400
 8004720:	40004c00 	.word	0x40004c00
 8004724:	40005000 	.word	0x40005000

08004728 <__errno>:
 8004728:	4b01      	ldr	r3, [pc, #4]	; (8004730 <__errno+0x8>)
 800472a:	6818      	ldr	r0, [r3, #0]
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	20000010 	.word	0x20000010

08004734 <__libc_init_array>:
 8004734:	b570      	push	{r4, r5, r6, lr}
 8004736:	4e0d      	ldr	r6, [pc, #52]	; (800476c <__libc_init_array+0x38>)
 8004738:	4c0d      	ldr	r4, [pc, #52]	; (8004770 <__libc_init_array+0x3c>)
 800473a:	1ba4      	subs	r4, r4, r6
 800473c:	10a4      	asrs	r4, r4, #2
 800473e:	2500      	movs	r5, #0
 8004740:	42a5      	cmp	r5, r4
 8004742:	d109      	bne.n	8004758 <__libc_init_array+0x24>
 8004744:	4e0b      	ldr	r6, [pc, #44]	; (8004774 <__libc_init_array+0x40>)
 8004746:	4c0c      	ldr	r4, [pc, #48]	; (8004778 <__libc_init_array+0x44>)
 8004748:	f003 fb80 	bl	8007e4c <_init>
 800474c:	1ba4      	subs	r4, r4, r6
 800474e:	10a4      	asrs	r4, r4, #2
 8004750:	2500      	movs	r5, #0
 8004752:	42a5      	cmp	r5, r4
 8004754:	d105      	bne.n	8004762 <__libc_init_array+0x2e>
 8004756:	bd70      	pop	{r4, r5, r6, pc}
 8004758:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800475c:	4798      	blx	r3
 800475e:	3501      	adds	r5, #1
 8004760:	e7ee      	b.n	8004740 <__libc_init_array+0xc>
 8004762:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004766:	4798      	blx	r3
 8004768:	3501      	adds	r5, #1
 800476a:	e7f2      	b.n	8004752 <__libc_init_array+0x1e>
 800476c:	0800825c 	.word	0x0800825c
 8004770:	0800825c 	.word	0x0800825c
 8004774:	0800825c 	.word	0x0800825c
 8004778:	08008260 	.word	0x08008260

0800477c <memset>:
 800477c:	4402      	add	r2, r0
 800477e:	4603      	mov	r3, r0
 8004780:	4293      	cmp	r3, r2
 8004782:	d100      	bne.n	8004786 <memset+0xa>
 8004784:	4770      	bx	lr
 8004786:	f803 1b01 	strb.w	r1, [r3], #1
 800478a:	e7f9      	b.n	8004780 <memset+0x4>

0800478c <__cvt>:
 800478c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004790:	ec55 4b10 	vmov	r4, r5, d0
 8004794:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004796:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800479a:	2d00      	cmp	r5, #0
 800479c:	460e      	mov	r6, r1
 800479e:	4691      	mov	r9, r2
 80047a0:	4619      	mov	r1, r3
 80047a2:	bfb8      	it	lt
 80047a4:	4622      	movlt	r2, r4
 80047a6:	462b      	mov	r3, r5
 80047a8:	f027 0720 	bic.w	r7, r7, #32
 80047ac:	bfbb      	ittet	lt
 80047ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80047b2:	461d      	movlt	r5, r3
 80047b4:	2300      	movge	r3, #0
 80047b6:	232d      	movlt	r3, #45	; 0x2d
 80047b8:	bfb8      	it	lt
 80047ba:	4614      	movlt	r4, r2
 80047bc:	2f46      	cmp	r7, #70	; 0x46
 80047be:	700b      	strb	r3, [r1, #0]
 80047c0:	d004      	beq.n	80047cc <__cvt+0x40>
 80047c2:	2f45      	cmp	r7, #69	; 0x45
 80047c4:	d100      	bne.n	80047c8 <__cvt+0x3c>
 80047c6:	3601      	adds	r6, #1
 80047c8:	2102      	movs	r1, #2
 80047ca:	e000      	b.n	80047ce <__cvt+0x42>
 80047cc:	2103      	movs	r1, #3
 80047ce:	ab03      	add	r3, sp, #12
 80047d0:	9301      	str	r3, [sp, #4]
 80047d2:	ab02      	add	r3, sp, #8
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	4632      	mov	r2, r6
 80047d8:	4653      	mov	r3, sl
 80047da:	ec45 4b10 	vmov	d0, r4, r5
 80047de:	f000 fdfb 	bl	80053d8 <_dtoa_r>
 80047e2:	2f47      	cmp	r7, #71	; 0x47
 80047e4:	4680      	mov	r8, r0
 80047e6:	d102      	bne.n	80047ee <__cvt+0x62>
 80047e8:	f019 0f01 	tst.w	r9, #1
 80047ec:	d026      	beq.n	800483c <__cvt+0xb0>
 80047ee:	2f46      	cmp	r7, #70	; 0x46
 80047f0:	eb08 0906 	add.w	r9, r8, r6
 80047f4:	d111      	bne.n	800481a <__cvt+0x8e>
 80047f6:	f898 3000 	ldrb.w	r3, [r8]
 80047fa:	2b30      	cmp	r3, #48	; 0x30
 80047fc:	d10a      	bne.n	8004814 <__cvt+0x88>
 80047fe:	2200      	movs	r2, #0
 8004800:	2300      	movs	r3, #0
 8004802:	4620      	mov	r0, r4
 8004804:	4629      	mov	r1, r5
 8004806:	f7fc f95f 	bl	8000ac8 <__aeabi_dcmpeq>
 800480a:	b918      	cbnz	r0, 8004814 <__cvt+0x88>
 800480c:	f1c6 0601 	rsb	r6, r6, #1
 8004810:	f8ca 6000 	str.w	r6, [sl]
 8004814:	f8da 3000 	ldr.w	r3, [sl]
 8004818:	4499      	add	r9, r3
 800481a:	2200      	movs	r2, #0
 800481c:	2300      	movs	r3, #0
 800481e:	4620      	mov	r0, r4
 8004820:	4629      	mov	r1, r5
 8004822:	f7fc f951 	bl	8000ac8 <__aeabi_dcmpeq>
 8004826:	b938      	cbnz	r0, 8004838 <__cvt+0xac>
 8004828:	2230      	movs	r2, #48	; 0x30
 800482a:	9b03      	ldr	r3, [sp, #12]
 800482c:	454b      	cmp	r3, r9
 800482e:	d205      	bcs.n	800483c <__cvt+0xb0>
 8004830:	1c59      	adds	r1, r3, #1
 8004832:	9103      	str	r1, [sp, #12]
 8004834:	701a      	strb	r2, [r3, #0]
 8004836:	e7f8      	b.n	800482a <__cvt+0x9e>
 8004838:	f8cd 900c 	str.w	r9, [sp, #12]
 800483c:	9b03      	ldr	r3, [sp, #12]
 800483e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004840:	eba3 0308 	sub.w	r3, r3, r8
 8004844:	4640      	mov	r0, r8
 8004846:	6013      	str	r3, [r2, #0]
 8004848:	b004      	add	sp, #16
 800484a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800484e <__exponent>:
 800484e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004850:	2900      	cmp	r1, #0
 8004852:	4604      	mov	r4, r0
 8004854:	bfba      	itte	lt
 8004856:	4249      	neglt	r1, r1
 8004858:	232d      	movlt	r3, #45	; 0x2d
 800485a:	232b      	movge	r3, #43	; 0x2b
 800485c:	2909      	cmp	r1, #9
 800485e:	f804 2b02 	strb.w	r2, [r4], #2
 8004862:	7043      	strb	r3, [r0, #1]
 8004864:	dd20      	ble.n	80048a8 <__exponent+0x5a>
 8004866:	f10d 0307 	add.w	r3, sp, #7
 800486a:	461f      	mov	r7, r3
 800486c:	260a      	movs	r6, #10
 800486e:	fb91 f5f6 	sdiv	r5, r1, r6
 8004872:	fb06 1115 	mls	r1, r6, r5, r1
 8004876:	3130      	adds	r1, #48	; 0x30
 8004878:	2d09      	cmp	r5, #9
 800487a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800487e:	f103 32ff 	add.w	r2, r3, #4294967295
 8004882:	4629      	mov	r1, r5
 8004884:	dc09      	bgt.n	800489a <__exponent+0x4c>
 8004886:	3130      	adds	r1, #48	; 0x30
 8004888:	3b02      	subs	r3, #2
 800488a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800488e:	42bb      	cmp	r3, r7
 8004890:	4622      	mov	r2, r4
 8004892:	d304      	bcc.n	800489e <__exponent+0x50>
 8004894:	1a10      	subs	r0, r2, r0
 8004896:	b003      	add	sp, #12
 8004898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800489a:	4613      	mov	r3, r2
 800489c:	e7e7      	b.n	800486e <__exponent+0x20>
 800489e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048a2:	f804 2b01 	strb.w	r2, [r4], #1
 80048a6:	e7f2      	b.n	800488e <__exponent+0x40>
 80048a8:	2330      	movs	r3, #48	; 0x30
 80048aa:	4419      	add	r1, r3
 80048ac:	7083      	strb	r3, [r0, #2]
 80048ae:	1d02      	adds	r2, r0, #4
 80048b0:	70c1      	strb	r1, [r0, #3]
 80048b2:	e7ef      	b.n	8004894 <__exponent+0x46>

080048b4 <_printf_float>:
 80048b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b8:	b08d      	sub	sp, #52	; 0x34
 80048ba:	460c      	mov	r4, r1
 80048bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80048c0:	4616      	mov	r6, r2
 80048c2:	461f      	mov	r7, r3
 80048c4:	4605      	mov	r5, r0
 80048c6:	f001 fcb9 	bl	800623c <_localeconv_r>
 80048ca:	6803      	ldr	r3, [r0, #0]
 80048cc:	9304      	str	r3, [sp, #16]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7fb fc7e 	bl	80001d0 <strlen>
 80048d4:	2300      	movs	r3, #0
 80048d6:	930a      	str	r3, [sp, #40]	; 0x28
 80048d8:	f8d8 3000 	ldr.w	r3, [r8]
 80048dc:	9005      	str	r0, [sp, #20]
 80048de:	3307      	adds	r3, #7
 80048e0:	f023 0307 	bic.w	r3, r3, #7
 80048e4:	f103 0208 	add.w	r2, r3, #8
 80048e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80048ec:	f8d4 b000 	ldr.w	fp, [r4]
 80048f0:	f8c8 2000 	str.w	r2, [r8]
 80048f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80048fc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004900:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004904:	9307      	str	r3, [sp, #28]
 8004906:	f8cd 8018 	str.w	r8, [sp, #24]
 800490a:	f04f 32ff 	mov.w	r2, #4294967295
 800490e:	4ba7      	ldr	r3, [pc, #668]	; (8004bac <_printf_float+0x2f8>)
 8004910:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004914:	f7fc f90a 	bl	8000b2c <__aeabi_dcmpun>
 8004918:	bb70      	cbnz	r0, 8004978 <_printf_float+0xc4>
 800491a:	f04f 32ff 	mov.w	r2, #4294967295
 800491e:	4ba3      	ldr	r3, [pc, #652]	; (8004bac <_printf_float+0x2f8>)
 8004920:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004924:	f7fc f8e4 	bl	8000af0 <__aeabi_dcmple>
 8004928:	bb30      	cbnz	r0, 8004978 <_printf_float+0xc4>
 800492a:	2200      	movs	r2, #0
 800492c:	2300      	movs	r3, #0
 800492e:	4640      	mov	r0, r8
 8004930:	4649      	mov	r1, r9
 8004932:	f7fc f8d3 	bl	8000adc <__aeabi_dcmplt>
 8004936:	b110      	cbz	r0, 800493e <_printf_float+0x8a>
 8004938:	232d      	movs	r3, #45	; 0x2d
 800493a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800493e:	4a9c      	ldr	r2, [pc, #624]	; (8004bb0 <_printf_float+0x2fc>)
 8004940:	4b9c      	ldr	r3, [pc, #624]	; (8004bb4 <_printf_float+0x300>)
 8004942:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004946:	bf8c      	ite	hi
 8004948:	4690      	movhi	r8, r2
 800494a:	4698      	movls	r8, r3
 800494c:	2303      	movs	r3, #3
 800494e:	f02b 0204 	bic.w	r2, fp, #4
 8004952:	6123      	str	r3, [r4, #16]
 8004954:	6022      	str	r2, [r4, #0]
 8004956:	f04f 0900 	mov.w	r9, #0
 800495a:	9700      	str	r7, [sp, #0]
 800495c:	4633      	mov	r3, r6
 800495e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004960:	4621      	mov	r1, r4
 8004962:	4628      	mov	r0, r5
 8004964:	f000 f9e6 	bl	8004d34 <_printf_common>
 8004968:	3001      	adds	r0, #1
 800496a:	f040 808d 	bne.w	8004a88 <_printf_float+0x1d4>
 800496e:	f04f 30ff 	mov.w	r0, #4294967295
 8004972:	b00d      	add	sp, #52	; 0x34
 8004974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004978:	4642      	mov	r2, r8
 800497a:	464b      	mov	r3, r9
 800497c:	4640      	mov	r0, r8
 800497e:	4649      	mov	r1, r9
 8004980:	f7fc f8d4 	bl	8000b2c <__aeabi_dcmpun>
 8004984:	b110      	cbz	r0, 800498c <_printf_float+0xd8>
 8004986:	4a8c      	ldr	r2, [pc, #560]	; (8004bb8 <_printf_float+0x304>)
 8004988:	4b8c      	ldr	r3, [pc, #560]	; (8004bbc <_printf_float+0x308>)
 800498a:	e7da      	b.n	8004942 <_printf_float+0x8e>
 800498c:	6861      	ldr	r1, [r4, #4]
 800498e:	1c4b      	adds	r3, r1, #1
 8004990:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004994:	a80a      	add	r0, sp, #40	; 0x28
 8004996:	d13e      	bne.n	8004a16 <_printf_float+0x162>
 8004998:	2306      	movs	r3, #6
 800499a:	6063      	str	r3, [r4, #4]
 800499c:	2300      	movs	r3, #0
 800499e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80049a2:	ab09      	add	r3, sp, #36	; 0x24
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	ec49 8b10 	vmov	d0, r8, r9
 80049aa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80049ae:	6022      	str	r2, [r4, #0]
 80049b0:	f8cd a004 	str.w	sl, [sp, #4]
 80049b4:	6861      	ldr	r1, [r4, #4]
 80049b6:	4628      	mov	r0, r5
 80049b8:	f7ff fee8 	bl	800478c <__cvt>
 80049bc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80049c0:	2b47      	cmp	r3, #71	; 0x47
 80049c2:	4680      	mov	r8, r0
 80049c4:	d109      	bne.n	80049da <_printf_float+0x126>
 80049c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049c8:	1cd8      	adds	r0, r3, #3
 80049ca:	db02      	blt.n	80049d2 <_printf_float+0x11e>
 80049cc:	6862      	ldr	r2, [r4, #4]
 80049ce:	4293      	cmp	r3, r2
 80049d0:	dd47      	ble.n	8004a62 <_printf_float+0x1ae>
 80049d2:	f1aa 0a02 	sub.w	sl, sl, #2
 80049d6:	fa5f fa8a 	uxtb.w	sl, sl
 80049da:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80049de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049e0:	d824      	bhi.n	8004a2c <_printf_float+0x178>
 80049e2:	3901      	subs	r1, #1
 80049e4:	4652      	mov	r2, sl
 80049e6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80049ea:	9109      	str	r1, [sp, #36]	; 0x24
 80049ec:	f7ff ff2f 	bl	800484e <__exponent>
 80049f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049f2:	1813      	adds	r3, r2, r0
 80049f4:	2a01      	cmp	r2, #1
 80049f6:	4681      	mov	r9, r0
 80049f8:	6123      	str	r3, [r4, #16]
 80049fa:	dc02      	bgt.n	8004a02 <_printf_float+0x14e>
 80049fc:	6822      	ldr	r2, [r4, #0]
 80049fe:	07d1      	lsls	r1, r2, #31
 8004a00:	d501      	bpl.n	8004a06 <_printf_float+0x152>
 8004a02:	3301      	adds	r3, #1
 8004a04:	6123      	str	r3, [r4, #16]
 8004a06:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d0a5      	beq.n	800495a <_printf_float+0xa6>
 8004a0e:	232d      	movs	r3, #45	; 0x2d
 8004a10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a14:	e7a1      	b.n	800495a <_printf_float+0xa6>
 8004a16:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004a1a:	f000 8177 	beq.w	8004d0c <_printf_float+0x458>
 8004a1e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004a22:	d1bb      	bne.n	800499c <_printf_float+0xe8>
 8004a24:	2900      	cmp	r1, #0
 8004a26:	d1b9      	bne.n	800499c <_printf_float+0xe8>
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e7b6      	b.n	800499a <_printf_float+0xe6>
 8004a2c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004a30:	d119      	bne.n	8004a66 <_printf_float+0x1b2>
 8004a32:	2900      	cmp	r1, #0
 8004a34:	6863      	ldr	r3, [r4, #4]
 8004a36:	dd0c      	ble.n	8004a52 <_printf_float+0x19e>
 8004a38:	6121      	str	r1, [r4, #16]
 8004a3a:	b913      	cbnz	r3, 8004a42 <_printf_float+0x18e>
 8004a3c:	6822      	ldr	r2, [r4, #0]
 8004a3e:	07d2      	lsls	r2, r2, #31
 8004a40:	d502      	bpl.n	8004a48 <_printf_float+0x194>
 8004a42:	3301      	adds	r3, #1
 8004a44:	440b      	add	r3, r1
 8004a46:	6123      	str	r3, [r4, #16]
 8004a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a4a:	65a3      	str	r3, [r4, #88]	; 0x58
 8004a4c:	f04f 0900 	mov.w	r9, #0
 8004a50:	e7d9      	b.n	8004a06 <_printf_float+0x152>
 8004a52:	b913      	cbnz	r3, 8004a5a <_printf_float+0x1a6>
 8004a54:	6822      	ldr	r2, [r4, #0]
 8004a56:	07d0      	lsls	r0, r2, #31
 8004a58:	d501      	bpl.n	8004a5e <_printf_float+0x1aa>
 8004a5a:	3302      	adds	r3, #2
 8004a5c:	e7f3      	b.n	8004a46 <_printf_float+0x192>
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e7f1      	b.n	8004a46 <_printf_float+0x192>
 8004a62:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004a66:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	db05      	blt.n	8004a7a <_printf_float+0x1c6>
 8004a6e:	6822      	ldr	r2, [r4, #0]
 8004a70:	6123      	str	r3, [r4, #16]
 8004a72:	07d1      	lsls	r1, r2, #31
 8004a74:	d5e8      	bpl.n	8004a48 <_printf_float+0x194>
 8004a76:	3301      	adds	r3, #1
 8004a78:	e7e5      	b.n	8004a46 <_printf_float+0x192>
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	bfd4      	ite	le
 8004a7e:	f1c3 0302 	rsble	r3, r3, #2
 8004a82:	2301      	movgt	r3, #1
 8004a84:	4413      	add	r3, r2
 8004a86:	e7de      	b.n	8004a46 <_printf_float+0x192>
 8004a88:	6823      	ldr	r3, [r4, #0]
 8004a8a:	055a      	lsls	r2, r3, #21
 8004a8c:	d407      	bmi.n	8004a9e <_printf_float+0x1ea>
 8004a8e:	6923      	ldr	r3, [r4, #16]
 8004a90:	4642      	mov	r2, r8
 8004a92:	4631      	mov	r1, r6
 8004a94:	4628      	mov	r0, r5
 8004a96:	47b8      	blx	r7
 8004a98:	3001      	adds	r0, #1
 8004a9a:	d12b      	bne.n	8004af4 <_printf_float+0x240>
 8004a9c:	e767      	b.n	800496e <_printf_float+0xba>
 8004a9e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004aa2:	f240 80dc 	bls.w	8004c5e <_printf_float+0x3aa>
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004aae:	f7fc f80b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ab2:	2800      	cmp	r0, #0
 8004ab4:	d033      	beq.n	8004b1e <_printf_float+0x26a>
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	4a41      	ldr	r2, [pc, #260]	; (8004bc0 <_printf_float+0x30c>)
 8004aba:	4631      	mov	r1, r6
 8004abc:	4628      	mov	r0, r5
 8004abe:	47b8      	blx	r7
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	f43f af54 	beq.w	800496e <_printf_float+0xba>
 8004ac6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004aca:	429a      	cmp	r2, r3
 8004acc:	db02      	blt.n	8004ad4 <_printf_float+0x220>
 8004ace:	6823      	ldr	r3, [r4, #0]
 8004ad0:	07d8      	lsls	r0, r3, #31
 8004ad2:	d50f      	bpl.n	8004af4 <_printf_float+0x240>
 8004ad4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ad8:	4631      	mov	r1, r6
 8004ada:	4628      	mov	r0, r5
 8004adc:	47b8      	blx	r7
 8004ade:	3001      	adds	r0, #1
 8004ae0:	f43f af45 	beq.w	800496e <_printf_float+0xba>
 8004ae4:	f04f 0800 	mov.w	r8, #0
 8004ae8:	f104 091a 	add.w	r9, r4, #26
 8004aec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004aee:	3b01      	subs	r3, #1
 8004af0:	4543      	cmp	r3, r8
 8004af2:	dc09      	bgt.n	8004b08 <_printf_float+0x254>
 8004af4:	6823      	ldr	r3, [r4, #0]
 8004af6:	079b      	lsls	r3, r3, #30
 8004af8:	f100 8103 	bmi.w	8004d02 <_printf_float+0x44e>
 8004afc:	68e0      	ldr	r0, [r4, #12]
 8004afe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b00:	4298      	cmp	r0, r3
 8004b02:	bfb8      	it	lt
 8004b04:	4618      	movlt	r0, r3
 8004b06:	e734      	b.n	8004972 <_printf_float+0xbe>
 8004b08:	2301      	movs	r3, #1
 8004b0a:	464a      	mov	r2, r9
 8004b0c:	4631      	mov	r1, r6
 8004b0e:	4628      	mov	r0, r5
 8004b10:	47b8      	blx	r7
 8004b12:	3001      	adds	r0, #1
 8004b14:	f43f af2b 	beq.w	800496e <_printf_float+0xba>
 8004b18:	f108 0801 	add.w	r8, r8, #1
 8004b1c:	e7e6      	b.n	8004aec <_printf_float+0x238>
 8004b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	dc2b      	bgt.n	8004b7c <_printf_float+0x2c8>
 8004b24:	2301      	movs	r3, #1
 8004b26:	4a26      	ldr	r2, [pc, #152]	; (8004bc0 <_printf_float+0x30c>)
 8004b28:	4631      	mov	r1, r6
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	47b8      	blx	r7
 8004b2e:	3001      	adds	r0, #1
 8004b30:	f43f af1d 	beq.w	800496e <_printf_float+0xba>
 8004b34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b36:	b923      	cbnz	r3, 8004b42 <_printf_float+0x28e>
 8004b38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b3a:	b913      	cbnz	r3, 8004b42 <_printf_float+0x28e>
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	07d9      	lsls	r1, r3, #31
 8004b40:	d5d8      	bpl.n	8004af4 <_printf_float+0x240>
 8004b42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b46:	4631      	mov	r1, r6
 8004b48:	4628      	mov	r0, r5
 8004b4a:	47b8      	blx	r7
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	f43f af0e 	beq.w	800496e <_printf_float+0xba>
 8004b52:	f04f 0900 	mov.w	r9, #0
 8004b56:	f104 0a1a 	add.w	sl, r4, #26
 8004b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b5c:	425b      	negs	r3, r3
 8004b5e:	454b      	cmp	r3, r9
 8004b60:	dc01      	bgt.n	8004b66 <_printf_float+0x2b2>
 8004b62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b64:	e794      	b.n	8004a90 <_printf_float+0x1dc>
 8004b66:	2301      	movs	r3, #1
 8004b68:	4652      	mov	r2, sl
 8004b6a:	4631      	mov	r1, r6
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	47b8      	blx	r7
 8004b70:	3001      	adds	r0, #1
 8004b72:	f43f aefc 	beq.w	800496e <_printf_float+0xba>
 8004b76:	f109 0901 	add.w	r9, r9, #1
 8004b7a:	e7ee      	b.n	8004b5a <_printf_float+0x2a6>
 8004b7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b80:	429a      	cmp	r2, r3
 8004b82:	bfa8      	it	ge
 8004b84:	461a      	movge	r2, r3
 8004b86:	2a00      	cmp	r2, #0
 8004b88:	4691      	mov	r9, r2
 8004b8a:	dd07      	ble.n	8004b9c <_printf_float+0x2e8>
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	4631      	mov	r1, r6
 8004b90:	4642      	mov	r2, r8
 8004b92:	4628      	mov	r0, r5
 8004b94:	47b8      	blx	r7
 8004b96:	3001      	adds	r0, #1
 8004b98:	f43f aee9 	beq.w	800496e <_printf_float+0xba>
 8004b9c:	f104 031a 	add.w	r3, r4, #26
 8004ba0:	f04f 0b00 	mov.w	fp, #0
 8004ba4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ba8:	9306      	str	r3, [sp, #24]
 8004baa:	e015      	b.n	8004bd8 <_printf_float+0x324>
 8004bac:	7fefffff 	.word	0x7fefffff
 8004bb0:	0800820a 	.word	0x0800820a
 8004bb4:	08007f4c 	.word	0x08007f4c
 8004bb8:	08007f54 	.word	0x08007f54
 8004bbc:	08007f50 	.word	0x08007f50
 8004bc0:	08007f58 	.word	0x08007f58
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	9a06      	ldr	r2, [sp, #24]
 8004bc8:	4631      	mov	r1, r6
 8004bca:	4628      	mov	r0, r5
 8004bcc:	47b8      	blx	r7
 8004bce:	3001      	adds	r0, #1
 8004bd0:	f43f aecd 	beq.w	800496e <_printf_float+0xba>
 8004bd4:	f10b 0b01 	add.w	fp, fp, #1
 8004bd8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004bdc:	ebaa 0309 	sub.w	r3, sl, r9
 8004be0:	455b      	cmp	r3, fp
 8004be2:	dcef      	bgt.n	8004bc4 <_printf_float+0x310>
 8004be4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004be8:	429a      	cmp	r2, r3
 8004bea:	44d0      	add	r8, sl
 8004bec:	db15      	blt.n	8004c1a <_printf_float+0x366>
 8004bee:	6823      	ldr	r3, [r4, #0]
 8004bf0:	07da      	lsls	r2, r3, #31
 8004bf2:	d412      	bmi.n	8004c1a <_printf_float+0x366>
 8004bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bf6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004bf8:	eba3 020a 	sub.w	r2, r3, sl
 8004bfc:	eba3 0a01 	sub.w	sl, r3, r1
 8004c00:	4592      	cmp	sl, r2
 8004c02:	bfa8      	it	ge
 8004c04:	4692      	movge	sl, r2
 8004c06:	f1ba 0f00 	cmp.w	sl, #0
 8004c0a:	dc0e      	bgt.n	8004c2a <_printf_float+0x376>
 8004c0c:	f04f 0800 	mov.w	r8, #0
 8004c10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004c14:	f104 091a 	add.w	r9, r4, #26
 8004c18:	e019      	b.n	8004c4e <_printf_float+0x39a>
 8004c1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c1e:	4631      	mov	r1, r6
 8004c20:	4628      	mov	r0, r5
 8004c22:	47b8      	blx	r7
 8004c24:	3001      	adds	r0, #1
 8004c26:	d1e5      	bne.n	8004bf4 <_printf_float+0x340>
 8004c28:	e6a1      	b.n	800496e <_printf_float+0xba>
 8004c2a:	4653      	mov	r3, sl
 8004c2c:	4642      	mov	r2, r8
 8004c2e:	4631      	mov	r1, r6
 8004c30:	4628      	mov	r0, r5
 8004c32:	47b8      	blx	r7
 8004c34:	3001      	adds	r0, #1
 8004c36:	d1e9      	bne.n	8004c0c <_printf_float+0x358>
 8004c38:	e699      	b.n	800496e <_printf_float+0xba>
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	464a      	mov	r2, r9
 8004c3e:	4631      	mov	r1, r6
 8004c40:	4628      	mov	r0, r5
 8004c42:	47b8      	blx	r7
 8004c44:	3001      	adds	r0, #1
 8004c46:	f43f ae92 	beq.w	800496e <_printf_float+0xba>
 8004c4a:	f108 0801 	add.w	r8, r8, #1
 8004c4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c52:	1a9b      	subs	r3, r3, r2
 8004c54:	eba3 030a 	sub.w	r3, r3, sl
 8004c58:	4543      	cmp	r3, r8
 8004c5a:	dcee      	bgt.n	8004c3a <_printf_float+0x386>
 8004c5c:	e74a      	b.n	8004af4 <_printf_float+0x240>
 8004c5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c60:	2a01      	cmp	r2, #1
 8004c62:	dc01      	bgt.n	8004c68 <_printf_float+0x3b4>
 8004c64:	07db      	lsls	r3, r3, #31
 8004c66:	d53a      	bpl.n	8004cde <_printf_float+0x42a>
 8004c68:	2301      	movs	r3, #1
 8004c6a:	4642      	mov	r2, r8
 8004c6c:	4631      	mov	r1, r6
 8004c6e:	4628      	mov	r0, r5
 8004c70:	47b8      	blx	r7
 8004c72:	3001      	adds	r0, #1
 8004c74:	f43f ae7b 	beq.w	800496e <_printf_float+0xba>
 8004c78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c7c:	4631      	mov	r1, r6
 8004c7e:	4628      	mov	r0, r5
 8004c80:	47b8      	blx	r7
 8004c82:	3001      	adds	r0, #1
 8004c84:	f108 0801 	add.w	r8, r8, #1
 8004c88:	f43f ae71 	beq.w	800496e <_printf_float+0xba>
 8004c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f103 3aff 	add.w	sl, r3, #4294967295
 8004c94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c98:	2300      	movs	r3, #0
 8004c9a:	f7fb ff15 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c9e:	b9c8      	cbnz	r0, 8004cd4 <_printf_float+0x420>
 8004ca0:	4653      	mov	r3, sl
 8004ca2:	4642      	mov	r2, r8
 8004ca4:	4631      	mov	r1, r6
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	47b8      	blx	r7
 8004caa:	3001      	adds	r0, #1
 8004cac:	d10e      	bne.n	8004ccc <_printf_float+0x418>
 8004cae:	e65e      	b.n	800496e <_printf_float+0xba>
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	4652      	mov	r2, sl
 8004cb4:	4631      	mov	r1, r6
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	47b8      	blx	r7
 8004cba:	3001      	adds	r0, #1
 8004cbc:	f43f ae57 	beq.w	800496e <_printf_float+0xba>
 8004cc0:	f108 0801 	add.w	r8, r8, #1
 8004cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	4543      	cmp	r3, r8
 8004cca:	dcf1      	bgt.n	8004cb0 <_printf_float+0x3fc>
 8004ccc:	464b      	mov	r3, r9
 8004cce:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004cd2:	e6de      	b.n	8004a92 <_printf_float+0x1de>
 8004cd4:	f04f 0800 	mov.w	r8, #0
 8004cd8:	f104 0a1a 	add.w	sl, r4, #26
 8004cdc:	e7f2      	b.n	8004cc4 <_printf_float+0x410>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e7df      	b.n	8004ca2 <_printf_float+0x3ee>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	464a      	mov	r2, r9
 8004ce6:	4631      	mov	r1, r6
 8004ce8:	4628      	mov	r0, r5
 8004cea:	47b8      	blx	r7
 8004cec:	3001      	adds	r0, #1
 8004cee:	f43f ae3e 	beq.w	800496e <_printf_float+0xba>
 8004cf2:	f108 0801 	add.w	r8, r8, #1
 8004cf6:	68e3      	ldr	r3, [r4, #12]
 8004cf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004cfa:	1a9b      	subs	r3, r3, r2
 8004cfc:	4543      	cmp	r3, r8
 8004cfe:	dcf0      	bgt.n	8004ce2 <_printf_float+0x42e>
 8004d00:	e6fc      	b.n	8004afc <_printf_float+0x248>
 8004d02:	f04f 0800 	mov.w	r8, #0
 8004d06:	f104 0919 	add.w	r9, r4, #25
 8004d0a:	e7f4      	b.n	8004cf6 <_printf_float+0x442>
 8004d0c:	2900      	cmp	r1, #0
 8004d0e:	f43f ae8b 	beq.w	8004a28 <_printf_float+0x174>
 8004d12:	2300      	movs	r3, #0
 8004d14:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004d18:	ab09      	add	r3, sp, #36	; 0x24
 8004d1a:	9300      	str	r3, [sp, #0]
 8004d1c:	ec49 8b10 	vmov	d0, r8, r9
 8004d20:	6022      	str	r2, [r4, #0]
 8004d22:	f8cd a004 	str.w	sl, [sp, #4]
 8004d26:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d2a:	4628      	mov	r0, r5
 8004d2c:	f7ff fd2e 	bl	800478c <__cvt>
 8004d30:	4680      	mov	r8, r0
 8004d32:	e648      	b.n	80049c6 <_printf_float+0x112>

08004d34 <_printf_common>:
 8004d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d38:	4691      	mov	r9, r2
 8004d3a:	461f      	mov	r7, r3
 8004d3c:	688a      	ldr	r2, [r1, #8]
 8004d3e:	690b      	ldr	r3, [r1, #16]
 8004d40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d44:	4293      	cmp	r3, r2
 8004d46:	bfb8      	it	lt
 8004d48:	4613      	movlt	r3, r2
 8004d4a:	f8c9 3000 	str.w	r3, [r9]
 8004d4e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d52:	4606      	mov	r6, r0
 8004d54:	460c      	mov	r4, r1
 8004d56:	b112      	cbz	r2, 8004d5e <_printf_common+0x2a>
 8004d58:	3301      	adds	r3, #1
 8004d5a:	f8c9 3000 	str.w	r3, [r9]
 8004d5e:	6823      	ldr	r3, [r4, #0]
 8004d60:	0699      	lsls	r1, r3, #26
 8004d62:	bf42      	ittt	mi
 8004d64:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004d68:	3302      	addmi	r3, #2
 8004d6a:	f8c9 3000 	strmi.w	r3, [r9]
 8004d6e:	6825      	ldr	r5, [r4, #0]
 8004d70:	f015 0506 	ands.w	r5, r5, #6
 8004d74:	d107      	bne.n	8004d86 <_printf_common+0x52>
 8004d76:	f104 0a19 	add.w	sl, r4, #25
 8004d7a:	68e3      	ldr	r3, [r4, #12]
 8004d7c:	f8d9 2000 	ldr.w	r2, [r9]
 8004d80:	1a9b      	subs	r3, r3, r2
 8004d82:	42ab      	cmp	r3, r5
 8004d84:	dc28      	bgt.n	8004dd8 <_printf_common+0xa4>
 8004d86:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004d8a:	6822      	ldr	r2, [r4, #0]
 8004d8c:	3300      	adds	r3, #0
 8004d8e:	bf18      	it	ne
 8004d90:	2301      	movne	r3, #1
 8004d92:	0692      	lsls	r2, r2, #26
 8004d94:	d42d      	bmi.n	8004df2 <_printf_common+0xbe>
 8004d96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d9a:	4639      	mov	r1, r7
 8004d9c:	4630      	mov	r0, r6
 8004d9e:	47c0      	blx	r8
 8004da0:	3001      	adds	r0, #1
 8004da2:	d020      	beq.n	8004de6 <_printf_common+0xb2>
 8004da4:	6823      	ldr	r3, [r4, #0]
 8004da6:	68e5      	ldr	r5, [r4, #12]
 8004da8:	f8d9 2000 	ldr.w	r2, [r9]
 8004dac:	f003 0306 	and.w	r3, r3, #6
 8004db0:	2b04      	cmp	r3, #4
 8004db2:	bf08      	it	eq
 8004db4:	1aad      	subeq	r5, r5, r2
 8004db6:	68a3      	ldr	r3, [r4, #8]
 8004db8:	6922      	ldr	r2, [r4, #16]
 8004dba:	bf0c      	ite	eq
 8004dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004dc0:	2500      	movne	r5, #0
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	bfc4      	itt	gt
 8004dc6:	1a9b      	subgt	r3, r3, r2
 8004dc8:	18ed      	addgt	r5, r5, r3
 8004dca:	f04f 0900 	mov.w	r9, #0
 8004dce:	341a      	adds	r4, #26
 8004dd0:	454d      	cmp	r5, r9
 8004dd2:	d11a      	bne.n	8004e0a <_printf_common+0xd6>
 8004dd4:	2000      	movs	r0, #0
 8004dd6:	e008      	b.n	8004dea <_printf_common+0xb6>
 8004dd8:	2301      	movs	r3, #1
 8004dda:	4652      	mov	r2, sl
 8004ddc:	4639      	mov	r1, r7
 8004dde:	4630      	mov	r0, r6
 8004de0:	47c0      	blx	r8
 8004de2:	3001      	adds	r0, #1
 8004de4:	d103      	bne.n	8004dee <_printf_common+0xba>
 8004de6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dee:	3501      	adds	r5, #1
 8004df0:	e7c3      	b.n	8004d7a <_printf_common+0x46>
 8004df2:	18e1      	adds	r1, r4, r3
 8004df4:	1c5a      	adds	r2, r3, #1
 8004df6:	2030      	movs	r0, #48	; 0x30
 8004df8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004dfc:	4422      	add	r2, r4
 8004dfe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e02:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e06:	3302      	adds	r3, #2
 8004e08:	e7c5      	b.n	8004d96 <_printf_common+0x62>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	4622      	mov	r2, r4
 8004e0e:	4639      	mov	r1, r7
 8004e10:	4630      	mov	r0, r6
 8004e12:	47c0      	blx	r8
 8004e14:	3001      	adds	r0, #1
 8004e16:	d0e6      	beq.n	8004de6 <_printf_common+0xb2>
 8004e18:	f109 0901 	add.w	r9, r9, #1
 8004e1c:	e7d8      	b.n	8004dd0 <_printf_common+0x9c>
	...

08004e20 <_printf_i>:
 8004e20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e24:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004e28:	460c      	mov	r4, r1
 8004e2a:	7e09      	ldrb	r1, [r1, #24]
 8004e2c:	b085      	sub	sp, #20
 8004e2e:	296e      	cmp	r1, #110	; 0x6e
 8004e30:	4617      	mov	r7, r2
 8004e32:	4606      	mov	r6, r0
 8004e34:	4698      	mov	r8, r3
 8004e36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e38:	f000 80b3 	beq.w	8004fa2 <_printf_i+0x182>
 8004e3c:	d822      	bhi.n	8004e84 <_printf_i+0x64>
 8004e3e:	2963      	cmp	r1, #99	; 0x63
 8004e40:	d036      	beq.n	8004eb0 <_printf_i+0x90>
 8004e42:	d80a      	bhi.n	8004e5a <_printf_i+0x3a>
 8004e44:	2900      	cmp	r1, #0
 8004e46:	f000 80b9 	beq.w	8004fbc <_printf_i+0x19c>
 8004e4a:	2958      	cmp	r1, #88	; 0x58
 8004e4c:	f000 8083 	beq.w	8004f56 <_printf_i+0x136>
 8004e50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e54:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004e58:	e032      	b.n	8004ec0 <_printf_i+0xa0>
 8004e5a:	2964      	cmp	r1, #100	; 0x64
 8004e5c:	d001      	beq.n	8004e62 <_printf_i+0x42>
 8004e5e:	2969      	cmp	r1, #105	; 0x69
 8004e60:	d1f6      	bne.n	8004e50 <_printf_i+0x30>
 8004e62:	6820      	ldr	r0, [r4, #0]
 8004e64:	6813      	ldr	r3, [r2, #0]
 8004e66:	0605      	lsls	r5, r0, #24
 8004e68:	f103 0104 	add.w	r1, r3, #4
 8004e6c:	d52a      	bpl.n	8004ec4 <_printf_i+0xa4>
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	6011      	str	r1, [r2, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	da03      	bge.n	8004e7e <_printf_i+0x5e>
 8004e76:	222d      	movs	r2, #45	; 0x2d
 8004e78:	425b      	negs	r3, r3
 8004e7a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e7e:	486f      	ldr	r0, [pc, #444]	; (800503c <_printf_i+0x21c>)
 8004e80:	220a      	movs	r2, #10
 8004e82:	e039      	b.n	8004ef8 <_printf_i+0xd8>
 8004e84:	2973      	cmp	r1, #115	; 0x73
 8004e86:	f000 809d 	beq.w	8004fc4 <_printf_i+0x1a4>
 8004e8a:	d808      	bhi.n	8004e9e <_printf_i+0x7e>
 8004e8c:	296f      	cmp	r1, #111	; 0x6f
 8004e8e:	d020      	beq.n	8004ed2 <_printf_i+0xb2>
 8004e90:	2970      	cmp	r1, #112	; 0x70
 8004e92:	d1dd      	bne.n	8004e50 <_printf_i+0x30>
 8004e94:	6823      	ldr	r3, [r4, #0]
 8004e96:	f043 0320 	orr.w	r3, r3, #32
 8004e9a:	6023      	str	r3, [r4, #0]
 8004e9c:	e003      	b.n	8004ea6 <_printf_i+0x86>
 8004e9e:	2975      	cmp	r1, #117	; 0x75
 8004ea0:	d017      	beq.n	8004ed2 <_printf_i+0xb2>
 8004ea2:	2978      	cmp	r1, #120	; 0x78
 8004ea4:	d1d4      	bne.n	8004e50 <_printf_i+0x30>
 8004ea6:	2378      	movs	r3, #120	; 0x78
 8004ea8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004eac:	4864      	ldr	r0, [pc, #400]	; (8005040 <_printf_i+0x220>)
 8004eae:	e055      	b.n	8004f5c <_printf_i+0x13c>
 8004eb0:	6813      	ldr	r3, [r2, #0]
 8004eb2:	1d19      	adds	r1, r3, #4
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	6011      	str	r1, [r2, #0]
 8004eb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ebc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e08c      	b.n	8004fde <_printf_i+0x1be>
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6011      	str	r1, [r2, #0]
 8004ec8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004ecc:	bf18      	it	ne
 8004ece:	b21b      	sxthne	r3, r3
 8004ed0:	e7cf      	b.n	8004e72 <_printf_i+0x52>
 8004ed2:	6813      	ldr	r3, [r2, #0]
 8004ed4:	6825      	ldr	r5, [r4, #0]
 8004ed6:	1d18      	adds	r0, r3, #4
 8004ed8:	6010      	str	r0, [r2, #0]
 8004eda:	0628      	lsls	r0, r5, #24
 8004edc:	d501      	bpl.n	8004ee2 <_printf_i+0xc2>
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	e002      	b.n	8004ee8 <_printf_i+0xc8>
 8004ee2:	0668      	lsls	r0, r5, #25
 8004ee4:	d5fb      	bpl.n	8004ede <_printf_i+0xbe>
 8004ee6:	881b      	ldrh	r3, [r3, #0]
 8004ee8:	4854      	ldr	r0, [pc, #336]	; (800503c <_printf_i+0x21c>)
 8004eea:	296f      	cmp	r1, #111	; 0x6f
 8004eec:	bf14      	ite	ne
 8004eee:	220a      	movne	r2, #10
 8004ef0:	2208      	moveq	r2, #8
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ef8:	6865      	ldr	r5, [r4, #4]
 8004efa:	60a5      	str	r5, [r4, #8]
 8004efc:	2d00      	cmp	r5, #0
 8004efe:	f2c0 8095 	blt.w	800502c <_printf_i+0x20c>
 8004f02:	6821      	ldr	r1, [r4, #0]
 8004f04:	f021 0104 	bic.w	r1, r1, #4
 8004f08:	6021      	str	r1, [r4, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d13d      	bne.n	8004f8a <_printf_i+0x16a>
 8004f0e:	2d00      	cmp	r5, #0
 8004f10:	f040 808e 	bne.w	8005030 <_printf_i+0x210>
 8004f14:	4665      	mov	r5, ip
 8004f16:	2a08      	cmp	r2, #8
 8004f18:	d10b      	bne.n	8004f32 <_printf_i+0x112>
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	07db      	lsls	r3, r3, #31
 8004f1e:	d508      	bpl.n	8004f32 <_printf_i+0x112>
 8004f20:	6923      	ldr	r3, [r4, #16]
 8004f22:	6862      	ldr	r2, [r4, #4]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	bfde      	ittt	le
 8004f28:	2330      	movle	r3, #48	; 0x30
 8004f2a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f2e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f32:	ebac 0305 	sub.w	r3, ip, r5
 8004f36:	6123      	str	r3, [r4, #16]
 8004f38:	f8cd 8000 	str.w	r8, [sp]
 8004f3c:	463b      	mov	r3, r7
 8004f3e:	aa03      	add	r2, sp, #12
 8004f40:	4621      	mov	r1, r4
 8004f42:	4630      	mov	r0, r6
 8004f44:	f7ff fef6 	bl	8004d34 <_printf_common>
 8004f48:	3001      	adds	r0, #1
 8004f4a:	d14d      	bne.n	8004fe8 <_printf_i+0x1c8>
 8004f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f50:	b005      	add	sp, #20
 8004f52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f56:	4839      	ldr	r0, [pc, #228]	; (800503c <_printf_i+0x21c>)
 8004f58:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004f5c:	6813      	ldr	r3, [r2, #0]
 8004f5e:	6821      	ldr	r1, [r4, #0]
 8004f60:	1d1d      	adds	r5, r3, #4
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	6015      	str	r5, [r2, #0]
 8004f66:	060a      	lsls	r2, r1, #24
 8004f68:	d50b      	bpl.n	8004f82 <_printf_i+0x162>
 8004f6a:	07ca      	lsls	r2, r1, #31
 8004f6c:	bf44      	itt	mi
 8004f6e:	f041 0120 	orrmi.w	r1, r1, #32
 8004f72:	6021      	strmi	r1, [r4, #0]
 8004f74:	b91b      	cbnz	r3, 8004f7e <_printf_i+0x15e>
 8004f76:	6822      	ldr	r2, [r4, #0]
 8004f78:	f022 0220 	bic.w	r2, r2, #32
 8004f7c:	6022      	str	r2, [r4, #0]
 8004f7e:	2210      	movs	r2, #16
 8004f80:	e7b7      	b.n	8004ef2 <_printf_i+0xd2>
 8004f82:	064d      	lsls	r5, r1, #25
 8004f84:	bf48      	it	mi
 8004f86:	b29b      	uxthmi	r3, r3
 8004f88:	e7ef      	b.n	8004f6a <_printf_i+0x14a>
 8004f8a:	4665      	mov	r5, ip
 8004f8c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f90:	fb02 3311 	mls	r3, r2, r1, r3
 8004f94:	5cc3      	ldrb	r3, [r0, r3]
 8004f96:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	2900      	cmp	r1, #0
 8004f9e:	d1f5      	bne.n	8004f8c <_printf_i+0x16c>
 8004fa0:	e7b9      	b.n	8004f16 <_printf_i+0xf6>
 8004fa2:	6813      	ldr	r3, [r2, #0]
 8004fa4:	6825      	ldr	r5, [r4, #0]
 8004fa6:	6961      	ldr	r1, [r4, #20]
 8004fa8:	1d18      	adds	r0, r3, #4
 8004faa:	6010      	str	r0, [r2, #0]
 8004fac:	0628      	lsls	r0, r5, #24
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	d501      	bpl.n	8004fb6 <_printf_i+0x196>
 8004fb2:	6019      	str	r1, [r3, #0]
 8004fb4:	e002      	b.n	8004fbc <_printf_i+0x19c>
 8004fb6:	066a      	lsls	r2, r5, #25
 8004fb8:	d5fb      	bpl.n	8004fb2 <_printf_i+0x192>
 8004fba:	8019      	strh	r1, [r3, #0]
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	6123      	str	r3, [r4, #16]
 8004fc0:	4665      	mov	r5, ip
 8004fc2:	e7b9      	b.n	8004f38 <_printf_i+0x118>
 8004fc4:	6813      	ldr	r3, [r2, #0]
 8004fc6:	1d19      	adds	r1, r3, #4
 8004fc8:	6011      	str	r1, [r2, #0]
 8004fca:	681d      	ldr	r5, [r3, #0]
 8004fcc:	6862      	ldr	r2, [r4, #4]
 8004fce:	2100      	movs	r1, #0
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	f7fb f905 	bl	80001e0 <memchr>
 8004fd6:	b108      	cbz	r0, 8004fdc <_printf_i+0x1bc>
 8004fd8:	1b40      	subs	r0, r0, r5
 8004fda:	6060      	str	r0, [r4, #4]
 8004fdc:	6863      	ldr	r3, [r4, #4]
 8004fde:	6123      	str	r3, [r4, #16]
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fe6:	e7a7      	b.n	8004f38 <_printf_i+0x118>
 8004fe8:	6923      	ldr	r3, [r4, #16]
 8004fea:	462a      	mov	r2, r5
 8004fec:	4639      	mov	r1, r7
 8004fee:	4630      	mov	r0, r6
 8004ff0:	47c0      	blx	r8
 8004ff2:	3001      	adds	r0, #1
 8004ff4:	d0aa      	beq.n	8004f4c <_printf_i+0x12c>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	079b      	lsls	r3, r3, #30
 8004ffa:	d413      	bmi.n	8005024 <_printf_i+0x204>
 8004ffc:	68e0      	ldr	r0, [r4, #12]
 8004ffe:	9b03      	ldr	r3, [sp, #12]
 8005000:	4298      	cmp	r0, r3
 8005002:	bfb8      	it	lt
 8005004:	4618      	movlt	r0, r3
 8005006:	e7a3      	b.n	8004f50 <_printf_i+0x130>
 8005008:	2301      	movs	r3, #1
 800500a:	464a      	mov	r2, r9
 800500c:	4639      	mov	r1, r7
 800500e:	4630      	mov	r0, r6
 8005010:	47c0      	blx	r8
 8005012:	3001      	adds	r0, #1
 8005014:	d09a      	beq.n	8004f4c <_printf_i+0x12c>
 8005016:	3501      	adds	r5, #1
 8005018:	68e3      	ldr	r3, [r4, #12]
 800501a:	9a03      	ldr	r2, [sp, #12]
 800501c:	1a9b      	subs	r3, r3, r2
 800501e:	42ab      	cmp	r3, r5
 8005020:	dcf2      	bgt.n	8005008 <_printf_i+0x1e8>
 8005022:	e7eb      	b.n	8004ffc <_printf_i+0x1dc>
 8005024:	2500      	movs	r5, #0
 8005026:	f104 0919 	add.w	r9, r4, #25
 800502a:	e7f5      	b.n	8005018 <_printf_i+0x1f8>
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1ac      	bne.n	8004f8a <_printf_i+0x16a>
 8005030:	7803      	ldrb	r3, [r0, #0]
 8005032:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005036:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800503a:	e76c      	b.n	8004f16 <_printf_i+0xf6>
 800503c:	08007f5a 	.word	0x08007f5a
 8005040:	08007f6b 	.word	0x08007f6b

08005044 <iprintf>:
 8005044:	b40f      	push	{r0, r1, r2, r3}
 8005046:	4b0a      	ldr	r3, [pc, #40]	; (8005070 <iprintf+0x2c>)
 8005048:	b513      	push	{r0, r1, r4, lr}
 800504a:	681c      	ldr	r4, [r3, #0]
 800504c:	b124      	cbz	r4, 8005058 <iprintf+0x14>
 800504e:	69a3      	ldr	r3, [r4, #24]
 8005050:	b913      	cbnz	r3, 8005058 <iprintf+0x14>
 8005052:	4620      	mov	r0, r4
 8005054:	f001 f868 	bl	8006128 <__sinit>
 8005058:	ab05      	add	r3, sp, #20
 800505a:	9a04      	ldr	r2, [sp, #16]
 800505c:	68a1      	ldr	r1, [r4, #8]
 800505e:	9301      	str	r3, [sp, #4]
 8005060:	4620      	mov	r0, r4
 8005062:	f001 fd2b 	bl	8006abc <_vfiprintf_r>
 8005066:	b002      	add	sp, #8
 8005068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800506c:	b004      	add	sp, #16
 800506e:	4770      	bx	lr
 8005070:	20000010 	.word	0x20000010

08005074 <_puts_r>:
 8005074:	b570      	push	{r4, r5, r6, lr}
 8005076:	460e      	mov	r6, r1
 8005078:	4605      	mov	r5, r0
 800507a:	b118      	cbz	r0, 8005084 <_puts_r+0x10>
 800507c:	6983      	ldr	r3, [r0, #24]
 800507e:	b90b      	cbnz	r3, 8005084 <_puts_r+0x10>
 8005080:	f001 f852 	bl	8006128 <__sinit>
 8005084:	69ab      	ldr	r3, [r5, #24]
 8005086:	68ac      	ldr	r4, [r5, #8]
 8005088:	b913      	cbnz	r3, 8005090 <_puts_r+0x1c>
 800508a:	4628      	mov	r0, r5
 800508c:	f001 f84c 	bl	8006128 <__sinit>
 8005090:	4b23      	ldr	r3, [pc, #140]	; (8005120 <_puts_r+0xac>)
 8005092:	429c      	cmp	r4, r3
 8005094:	d117      	bne.n	80050c6 <_puts_r+0x52>
 8005096:	686c      	ldr	r4, [r5, #4]
 8005098:	89a3      	ldrh	r3, [r4, #12]
 800509a:	071b      	lsls	r3, r3, #28
 800509c:	d51d      	bpl.n	80050da <_puts_r+0x66>
 800509e:	6923      	ldr	r3, [r4, #16]
 80050a0:	b1db      	cbz	r3, 80050da <_puts_r+0x66>
 80050a2:	3e01      	subs	r6, #1
 80050a4:	68a3      	ldr	r3, [r4, #8]
 80050a6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80050aa:	3b01      	subs	r3, #1
 80050ac:	60a3      	str	r3, [r4, #8]
 80050ae:	b9e9      	cbnz	r1, 80050ec <_puts_r+0x78>
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	da2e      	bge.n	8005112 <_puts_r+0x9e>
 80050b4:	4622      	mov	r2, r4
 80050b6:	210a      	movs	r1, #10
 80050b8:	4628      	mov	r0, r5
 80050ba:	f000 f83f 	bl	800513c <__swbuf_r>
 80050be:	3001      	adds	r0, #1
 80050c0:	d011      	beq.n	80050e6 <_puts_r+0x72>
 80050c2:	200a      	movs	r0, #10
 80050c4:	e011      	b.n	80050ea <_puts_r+0x76>
 80050c6:	4b17      	ldr	r3, [pc, #92]	; (8005124 <_puts_r+0xb0>)
 80050c8:	429c      	cmp	r4, r3
 80050ca:	d101      	bne.n	80050d0 <_puts_r+0x5c>
 80050cc:	68ac      	ldr	r4, [r5, #8]
 80050ce:	e7e3      	b.n	8005098 <_puts_r+0x24>
 80050d0:	4b15      	ldr	r3, [pc, #84]	; (8005128 <_puts_r+0xb4>)
 80050d2:	429c      	cmp	r4, r3
 80050d4:	bf08      	it	eq
 80050d6:	68ec      	ldreq	r4, [r5, #12]
 80050d8:	e7de      	b.n	8005098 <_puts_r+0x24>
 80050da:	4621      	mov	r1, r4
 80050dc:	4628      	mov	r0, r5
 80050de:	f000 f87f 	bl	80051e0 <__swsetup_r>
 80050e2:	2800      	cmp	r0, #0
 80050e4:	d0dd      	beq.n	80050a2 <_puts_r+0x2e>
 80050e6:	f04f 30ff 	mov.w	r0, #4294967295
 80050ea:	bd70      	pop	{r4, r5, r6, pc}
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	da04      	bge.n	80050fa <_puts_r+0x86>
 80050f0:	69a2      	ldr	r2, [r4, #24]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	dc06      	bgt.n	8005104 <_puts_r+0x90>
 80050f6:	290a      	cmp	r1, #10
 80050f8:	d004      	beq.n	8005104 <_puts_r+0x90>
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	1c5a      	adds	r2, r3, #1
 80050fe:	6022      	str	r2, [r4, #0]
 8005100:	7019      	strb	r1, [r3, #0]
 8005102:	e7cf      	b.n	80050a4 <_puts_r+0x30>
 8005104:	4622      	mov	r2, r4
 8005106:	4628      	mov	r0, r5
 8005108:	f000 f818 	bl	800513c <__swbuf_r>
 800510c:	3001      	adds	r0, #1
 800510e:	d1c9      	bne.n	80050a4 <_puts_r+0x30>
 8005110:	e7e9      	b.n	80050e6 <_puts_r+0x72>
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	200a      	movs	r0, #10
 8005116:	1c5a      	adds	r2, r3, #1
 8005118:	6022      	str	r2, [r4, #0]
 800511a:	7018      	strb	r0, [r3, #0]
 800511c:	e7e5      	b.n	80050ea <_puts_r+0x76>
 800511e:	bf00      	nop
 8005120:	08007fac 	.word	0x08007fac
 8005124:	08007fcc 	.word	0x08007fcc
 8005128:	08007f8c 	.word	0x08007f8c

0800512c <puts>:
 800512c:	4b02      	ldr	r3, [pc, #8]	; (8005138 <puts+0xc>)
 800512e:	4601      	mov	r1, r0
 8005130:	6818      	ldr	r0, [r3, #0]
 8005132:	f7ff bf9f 	b.w	8005074 <_puts_r>
 8005136:	bf00      	nop
 8005138:	20000010 	.word	0x20000010

0800513c <__swbuf_r>:
 800513c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800513e:	460e      	mov	r6, r1
 8005140:	4614      	mov	r4, r2
 8005142:	4605      	mov	r5, r0
 8005144:	b118      	cbz	r0, 800514e <__swbuf_r+0x12>
 8005146:	6983      	ldr	r3, [r0, #24]
 8005148:	b90b      	cbnz	r3, 800514e <__swbuf_r+0x12>
 800514a:	f000 ffed 	bl	8006128 <__sinit>
 800514e:	4b21      	ldr	r3, [pc, #132]	; (80051d4 <__swbuf_r+0x98>)
 8005150:	429c      	cmp	r4, r3
 8005152:	d12a      	bne.n	80051aa <__swbuf_r+0x6e>
 8005154:	686c      	ldr	r4, [r5, #4]
 8005156:	69a3      	ldr	r3, [r4, #24]
 8005158:	60a3      	str	r3, [r4, #8]
 800515a:	89a3      	ldrh	r3, [r4, #12]
 800515c:	071a      	lsls	r2, r3, #28
 800515e:	d52e      	bpl.n	80051be <__swbuf_r+0x82>
 8005160:	6923      	ldr	r3, [r4, #16]
 8005162:	b363      	cbz	r3, 80051be <__swbuf_r+0x82>
 8005164:	6923      	ldr	r3, [r4, #16]
 8005166:	6820      	ldr	r0, [r4, #0]
 8005168:	1ac0      	subs	r0, r0, r3
 800516a:	6963      	ldr	r3, [r4, #20]
 800516c:	b2f6      	uxtb	r6, r6
 800516e:	4283      	cmp	r3, r0
 8005170:	4637      	mov	r7, r6
 8005172:	dc04      	bgt.n	800517e <__swbuf_r+0x42>
 8005174:	4621      	mov	r1, r4
 8005176:	4628      	mov	r0, r5
 8005178:	f000 ff6c 	bl	8006054 <_fflush_r>
 800517c:	bb28      	cbnz	r0, 80051ca <__swbuf_r+0x8e>
 800517e:	68a3      	ldr	r3, [r4, #8]
 8005180:	3b01      	subs	r3, #1
 8005182:	60a3      	str	r3, [r4, #8]
 8005184:	6823      	ldr	r3, [r4, #0]
 8005186:	1c5a      	adds	r2, r3, #1
 8005188:	6022      	str	r2, [r4, #0]
 800518a:	701e      	strb	r6, [r3, #0]
 800518c:	6963      	ldr	r3, [r4, #20]
 800518e:	3001      	adds	r0, #1
 8005190:	4283      	cmp	r3, r0
 8005192:	d004      	beq.n	800519e <__swbuf_r+0x62>
 8005194:	89a3      	ldrh	r3, [r4, #12]
 8005196:	07db      	lsls	r3, r3, #31
 8005198:	d519      	bpl.n	80051ce <__swbuf_r+0x92>
 800519a:	2e0a      	cmp	r6, #10
 800519c:	d117      	bne.n	80051ce <__swbuf_r+0x92>
 800519e:	4621      	mov	r1, r4
 80051a0:	4628      	mov	r0, r5
 80051a2:	f000 ff57 	bl	8006054 <_fflush_r>
 80051a6:	b190      	cbz	r0, 80051ce <__swbuf_r+0x92>
 80051a8:	e00f      	b.n	80051ca <__swbuf_r+0x8e>
 80051aa:	4b0b      	ldr	r3, [pc, #44]	; (80051d8 <__swbuf_r+0x9c>)
 80051ac:	429c      	cmp	r4, r3
 80051ae:	d101      	bne.n	80051b4 <__swbuf_r+0x78>
 80051b0:	68ac      	ldr	r4, [r5, #8]
 80051b2:	e7d0      	b.n	8005156 <__swbuf_r+0x1a>
 80051b4:	4b09      	ldr	r3, [pc, #36]	; (80051dc <__swbuf_r+0xa0>)
 80051b6:	429c      	cmp	r4, r3
 80051b8:	bf08      	it	eq
 80051ba:	68ec      	ldreq	r4, [r5, #12]
 80051bc:	e7cb      	b.n	8005156 <__swbuf_r+0x1a>
 80051be:	4621      	mov	r1, r4
 80051c0:	4628      	mov	r0, r5
 80051c2:	f000 f80d 	bl	80051e0 <__swsetup_r>
 80051c6:	2800      	cmp	r0, #0
 80051c8:	d0cc      	beq.n	8005164 <__swbuf_r+0x28>
 80051ca:	f04f 37ff 	mov.w	r7, #4294967295
 80051ce:	4638      	mov	r0, r7
 80051d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051d2:	bf00      	nop
 80051d4:	08007fac 	.word	0x08007fac
 80051d8:	08007fcc 	.word	0x08007fcc
 80051dc:	08007f8c 	.word	0x08007f8c

080051e0 <__swsetup_r>:
 80051e0:	4b32      	ldr	r3, [pc, #200]	; (80052ac <__swsetup_r+0xcc>)
 80051e2:	b570      	push	{r4, r5, r6, lr}
 80051e4:	681d      	ldr	r5, [r3, #0]
 80051e6:	4606      	mov	r6, r0
 80051e8:	460c      	mov	r4, r1
 80051ea:	b125      	cbz	r5, 80051f6 <__swsetup_r+0x16>
 80051ec:	69ab      	ldr	r3, [r5, #24]
 80051ee:	b913      	cbnz	r3, 80051f6 <__swsetup_r+0x16>
 80051f0:	4628      	mov	r0, r5
 80051f2:	f000 ff99 	bl	8006128 <__sinit>
 80051f6:	4b2e      	ldr	r3, [pc, #184]	; (80052b0 <__swsetup_r+0xd0>)
 80051f8:	429c      	cmp	r4, r3
 80051fa:	d10f      	bne.n	800521c <__swsetup_r+0x3c>
 80051fc:	686c      	ldr	r4, [r5, #4]
 80051fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005202:	b29a      	uxth	r2, r3
 8005204:	0715      	lsls	r5, r2, #28
 8005206:	d42c      	bmi.n	8005262 <__swsetup_r+0x82>
 8005208:	06d0      	lsls	r0, r2, #27
 800520a:	d411      	bmi.n	8005230 <__swsetup_r+0x50>
 800520c:	2209      	movs	r2, #9
 800520e:	6032      	str	r2, [r6, #0]
 8005210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005214:	81a3      	strh	r3, [r4, #12]
 8005216:	f04f 30ff 	mov.w	r0, #4294967295
 800521a:	e03e      	b.n	800529a <__swsetup_r+0xba>
 800521c:	4b25      	ldr	r3, [pc, #148]	; (80052b4 <__swsetup_r+0xd4>)
 800521e:	429c      	cmp	r4, r3
 8005220:	d101      	bne.n	8005226 <__swsetup_r+0x46>
 8005222:	68ac      	ldr	r4, [r5, #8]
 8005224:	e7eb      	b.n	80051fe <__swsetup_r+0x1e>
 8005226:	4b24      	ldr	r3, [pc, #144]	; (80052b8 <__swsetup_r+0xd8>)
 8005228:	429c      	cmp	r4, r3
 800522a:	bf08      	it	eq
 800522c:	68ec      	ldreq	r4, [r5, #12]
 800522e:	e7e6      	b.n	80051fe <__swsetup_r+0x1e>
 8005230:	0751      	lsls	r1, r2, #29
 8005232:	d512      	bpl.n	800525a <__swsetup_r+0x7a>
 8005234:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005236:	b141      	cbz	r1, 800524a <__swsetup_r+0x6a>
 8005238:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800523c:	4299      	cmp	r1, r3
 800523e:	d002      	beq.n	8005246 <__swsetup_r+0x66>
 8005240:	4630      	mov	r0, r6
 8005242:	f001 fb69 	bl	8006918 <_free_r>
 8005246:	2300      	movs	r3, #0
 8005248:	6363      	str	r3, [r4, #52]	; 0x34
 800524a:	89a3      	ldrh	r3, [r4, #12]
 800524c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005250:	81a3      	strh	r3, [r4, #12]
 8005252:	2300      	movs	r3, #0
 8005254:	6063      	str	r3, [r4, #4]
 8005256:	6923      	ldr	r3, [r4, #16]
 8005258:	6023      	str	r3, [r4, #0]
 800525a:	89a3      	ldrh	r3, [r4, #12]
 800525c:	f043 0308 	orr.w	r3, r3, #8
 8005260:	81a3      	strh	r3, [r4, #12]
 8005262:	6923      	ldr	r3, [r4, #16]
 8005264:	b94b      	cbnz	r3, 800527a <__swsetup_r+0x9a>
 8005266:	89a3      	ldrh	r3, [r4, #12]
 8005268:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800526c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005270:	d003      	beq.n	800527a <__swsetup_r+0x9a>
 8005272:	4621      	mov	r1, r4
 8005274:	4630      	mov	r0, r6
 8005276:	f001 f813 	bl	80062a0 <__smakebuf_r>
 800527a:	89a2      	ldrh	r2, [r4, #12]
 800527c:	f012 0301 	ands.w	r3, r2, #1
 8005280:	d00c      	beq.n	800529c <__swsetup_r+0xbc>
 8005282:	2300      	movs	r3, #0
 8005284:	60a3      	str	r3, [r4, #8]
 8005286:	6963      	ldr	r3, [r4, #20]
 8005288:	425b      	negs	r3, r3
 800528a:	61a3      	str	r3, [r4, #24]
 800528c:	6923      	ldr	r3, [r4, #16]
 800528e:	b953      	cbnz	r3, 80052a6 <__swsetup_r+0xc6>
 8005290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005294:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005298:	d1ba      	bne.n	8005210 <__swsetup_r+0x30>
 800529a:	bd70      	pop	{r4, r5, r6, pc}
 800529c:	0792      	lsls	r2, r2, #30
 800529e:	bf58      	it	pl
 80052a0:	6963      	ldrpl	r3, [r4, #20]
 80052a2:	60a3      	str	r3, [r4, #8]
 80052a4:	e7f2      	b.n	800528c <__swsetup_r+0xac>
 80052a6:	2000      	movs	r0, #0
 80052a8:	e7f7      	b.n	800529a <__swsetup_r+0xba>
 80052aa:	bf00      	nop
 80052ac:	20000010 	.word	0x20000010
 80052b0:	08007fac 	.word	0x08007fac
 80052b4:	08007fcc 	.word	0x08007fcc
 80052b8:	08007f8c 	.word	0x08007f8c

080052bc <quorem>:
 80052bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c0:	6903      	ldr	r3, [r0, #16]
 80052c2:	690c      	ldr	r4, [r1, #16]
 80052c4:	42a3      	cmp	r3, r4
 80052c6:	4680      	mov	r8, r0
 80052c8:	f2c0 8082 	blt.w	80053d0 <quorem+0x114>
 80052cc:	3c01      	subs	r4, #1
 80052ce:	f101 0714 	add.w	r7, r1, #20
 80052d2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80052d6:	f100 0614 	add.w	r6, r0, #20
 80052da:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80052de:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80052e2:	eb06 030c 	add.w	r3, r6, ip
 80052e6:	3501      	adds	r5, #1
 80052e8:	eb07 090c 	add.w	r9, r7, ip
 80052ec:	9301      	str	r3, [sp, #4]
 80052ee:	fbb0 f5f5 	udiv	r5, r0, r5
 80052f2:	b395      	cbz	r5, 800535a <quorem+0x9e>
 80052f4:	f04f 0a00 	mov.w	sl, #0
 80052f8:	4638      	mov	r0, r7
 80052fa:	46b6      	mov	lr, r6
 80052fc:	46d3      	mov	fp, sl
 80052fe:	f850 2b04 	ldr.w	r2, [r0], #4
 8005302:	b293      	uxth	r3, r2
 8005304:	fb05 a303 	mla	r3, r5, r3, sl
 8005308:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800530c:	b29b      	uxth	r3, r3
 800530e:	ebab 0303 	sub.w	r3, fp, r3
 8005312:	0c12      	lsrs	r2, r2, #16
 8005314:	f8de b000 	ldr.w	fp, [lr]
 8005318:	fb05 a202 	mla	r2, r5, r2, sl
 800531c:	fa13 f38b 	uxtah	r3, r3, fp
 8005320:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005324:	fa1f fb82 	uxth.w	fp, r2
 8005328:	f8de 2000 	ldr.w	r2, [lr]
 800532c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005330:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005334:	b29b      	uxth	r3, r3
 8005336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800533a:	4581      	cmp	r9, r0
 800533c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005340:	f84e 3b04 	str.w	r3, [lr], #4
 8005344:	d2db      	bcs.n	80052fe <quorem+0x42>
 8005346:	f856 300c 	ldr.w	r3, [r6, ip]
 800534a:	b933      	cbnz	r3, 800535a <quorem+0x9e>
 800534c:	9b01      	ldr	r3, [sp, #4]
 800534e:	3b04      	subs	r3, #4
 8005350:	429e      	cmp	r6, r3
 8005352:	461a      	mov	r2, r3
 8005354:	d330      	bcc.n	80053b8 <quorem+0xfc>
 8005356:	f8c8 4010 	str.w	r4, [r8, #16]
 800535a:	4640      	mov	r0, r8
 800535c:	f001 fa08 	bl	8006770 <__mcmp>
 8005360:	2800      	cmp	r0, #0
 8005362:	db25      	blt.n	80053b0 <quorem+0xf4>
 8005364:	3501      	adds	r5, #1
 8005366:	4630      	mov	r0, r6
 8005368:	f04f 0c00 	mov.w	ip, #0
 800536c:	f857 2b04 	ldr.w	r2, [r7], #4
 8005370:	f8d0 e000 	ldr.w	lr, [r0]
 8005374:	b293      	uxth	r3, r2
 8005376:	ebac 0303 	sub.w	r3, ip, r3
 800537a:	0c12      	lsrs	r2, r2, #16
 800537c:	fa13 f38e 	uxtah	r3, r3, lr
 8005380:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005384:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005388:	b29b      	uxth	r3, r3
 800538a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800538e:	45b9      	cmp	r9, r7
 8005390:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005394:	f840 3b04 	str.w	r3, [r0], #4
 8005398:	d2e8      	bcs.n	800536c <quorem+0xb0>
 800539a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800539e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80053a2:	b92a      	cbnz	r2, 80053b0 <quorem+0xf4>
 80053a4:	3b04      	subs	r3, #4
 80053a6:	429e      	cmp	r6, r3
 80053a8:	461a      	mov	r2, r3
 80053aa:	d30b      	bcc.n	80053c4 <quorem+0x108>
 80053ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80053b0:	4628      	mov	r0, r5
 80053b2:	b003      	add	sp, #12
 80053b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053b8:	6812      	ldr	r2, [r2, #0]
 80053ba:	3b04      	subs	r3, #4
 80053bc:	2a00      	cmp	r2, #0
 80053be:	d1ca      	bne.n	8005356 <quorem+0x9a>
 80053c0:	3c01      	subs	r4, #1
 80053c2:	e7c5      	b.n	8005350 <quorem+0x94>
 80053c4:	6812      	ldr	r2, [r2, #0]
 80053c6:	3b04      	subs	r3, #4
 80053c8:	2a00      	cmp	r2, #0
 80053ca:	d1ef      	bne.n	80053ac <quorem+0xf0>
 80053cc:	3c01      	subs	r4, #1
 80053ce:	e7ea      	b.n	80053a6 <quorem+0xea>
 80053d0:	2000      	movs	r0, #0
 80053d2:	e7ee      	b.n	80053b2 <quorem+0xf6>
 80053d4:	0000      	movs	r0, r0
	...

080053d8 <_dtoa_r>:
 80053d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053dc:	ec57 6b10 	vmov	r6, r7, d0
 80053e0:	b097      	sub	sp, #92	; 0x5c
 80053e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80053e4:	9106      	str	r1, [sp, #24]
 80053e6:	4604      	mov	r4, r0
 80053e8:	920b      	str	r2, [sp, #44]	; 0x2c
 80053ea:	9312      	str	r3, [sp, #72]	; 0x48
 80053ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80053f0:	e9cd 6700 	strd	r6, r7, [sp]
 80053f4:	b93d      	cbnz	r5, 8005406 <_dtoa_r+0x2e>
 80053f6:	2010      	movs	r0, #16
 80053f8:	f000 ff92 	bl	8006320 <malloc>
 80053fc:	6260      	str	r0, [r4, #36]	; 0x24
 80053fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005402:	6005      	str	r5, [r0, #0]
 8005404:	60c5      	str	r5, [r0, #12]
 8005406:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005408:	6819      	ldr	r1, [r3, #0]
 800540a:	b151      	cbz	r1, 8005422 <_dtoa_r+0x4a>
 800540c:	685a      	ldr	r2, [r3, #4]
 800540e:	604a      	str	r2, [r1, #4]
 8005410:	2301      	movs	r3, #1
 8005412:	4093      	lsls	r3, r2
 8005414:	608b      	str	r3, [r1, #8]
 8005416:	4620      	mov	r0, r4
 8005418:	f000 ffc9 	bl	80063ae <_Bfree>
 800541c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800541e:	2200      	movs	r2, #0
 8005420:	601a      	str	r2, [r3, #0]
 8005422:	1e3b      	subs	r3, r7, #0
 8005424:	bfbb      	ittet	lt
 8005426:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800542a:	9301      	strlt	r3, [sp, #4]
 800542c:	2300      	movge	r3, #0
 800542e:	2201      	movlt	r2, #1
 8005430:	bfac      	ite	ge
 8005432:	f8c8 3000 	strge.w	r3, [r8]
 8005436:	f8c8 2000 	strlt.w	r2, [r8]
 800543a:	4baf      	ldr	r3, [pc, #700]	; (80056f8 <_dtoa_r+0x320>)
 800543c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005440:	ea33 0308 	bics.w	r3, r3, r8
 8005444:	d114      	bne.n	8005470 <_dtoa_r+0x98>
 8005446:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005448:	f242 730f 	movw	r3, #9999	; 0x270f
 800544c:	6013      	str	r3, [r2, #0]
 800544e:	9b00      	ldr	r3, [sp, #0]
 8005450:	b923      	cbnz	r3, 800545c <_dtoa_r+0x84>
 8005452:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005456:	2800      	cmp	r0, #0
 8005458:	f000 8542 	beq.w	8005ee0 <_dtoa_r+0xb08>
 800545c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800545e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800570c <_dtoa_r+0x334>
 8005462:	2b00      	cmp	r3, #0
 8005464:	f000 8544 	beq.w	8005ef0 <_dtoa_r+0xb18>
 8005468:	f10b 0303 	add.w	r3, fp, #3
 800546c:	f000 bd3e 	b.w	8005eec <_dtoa_r+0xb14>
 8005470:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005474:	2200      	movs	r2, #0
 8005476:	2300      	movs	r3, #0
 8005478:	4630      	mov	r0, r6
 800547a:	4639      	mov	r1, r7
 800547c:	f7fb fb24 	bl	8000ac8 <__aeabi_dcmpeq>
 8005480:	4681      	mov	r9, r0
 8005482:	b168      	cbz	r0, 80054a0 <_dtoa_r+0xc8>
 8005484:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005486:	2301      	movs	r3, #1
 8005488:	6013      	str	r3, [r2, #0]
 800548a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800548c:	2b00      	cmp	r3, #0
 800548e:	f000 8524 	beq.w	8005eda <_dtoa_r+0xb02>
 8005492:	4b9a      	ldr	r3, [pc, #616]	; (80056fc <_dtoa_r+0x324>)
 8005494:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005496:	f103 3bff 	add.w	fp, r3, #4294967295
 800549a:	6013      	str	r3, [r2, #0]
 800549c:	f000 bd28 	b.w	8005ef0 <_dtoa_r+0xb18>
 80054a0:	aa14      	add	r2, sp, #80	; 0x50
 80054a2:	a915      	add	r1, sp, #84	; 0x54
 80054a4:	ec47 6b10 	vmov	d0, r6, r7
 80054a8:	4620      	mov	r0, r4
 80054aa:	f001 f9d8 	bl	800685e <__d2b>
 80054ae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80054b2:	9004      	str	r0, [sp, #16]
 80054b4:	2d00      	cmp	r5, #0
 80054b6:	d07c      	beq.n	80055b2 <_dtoa_r+0x1da>
 80054b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80054bc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80054c0:	46b2      	mov	sl, r6
 80054c2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80054c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80054ca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80054ce:	2200      	movs	r2, #0
 80054d0:	4b8b      	ldr	r3, [pc, #556]	; (8005700 <_dtoa_r+0x328>)
 80054d2:	4650      	mov	r0, sl
 80054d4:	4659      	mov	r1, fp
 80054d6:	f7fa fed7 	bl	8000288 <__aeabi_dsub>
 80054da:	a381      	add	r3, pc, #516	; (adr r3, 80056e0 <_dtoa_r+0x308>)
 80054dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e0:	f7fb f88a 	bl	80005f8 <__aeabi_dmul>
 80054e4:	a380      	add	r3, pc, #512	; (adr r3, 80056e8 <_dtoa_r+0x310>)
 80054e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ea:	f7fa fecf 	bl	800028c <__adddf3>
 80054ee:	4606      	mov	r6, r0
 80054f0:	4628      	mov	r0, r5
 80054f2:	460f      	mov	r7, r1
 80054f4:	f7fb f816 	bl	8000524 <__aeabi_i2d>
 80054f8:	a37d      	add	r3, pc, #500	; (adr r3, 80056f0 <_dtoa_r+0x318>)
 80054fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fe:	f7fb f87b 	bl	80005f8 <__aeabi_dmul>
 8005502:	4602      	mov	r2, r0
 8005504:	460b      	mov	r3, r1
 8005506:	4630      	mov	r0, r6
 8005508:	4639      	mov	r1, r7
 800550a:	f7fa febf 	bl	800028c <__adddf3>
 800550e:	4606      	mov	r6, r0
 8005510:	460f      	mov	r7, r1
 8005512:	f7fb fb21 	bl	8000b58 <__aeabi_d2iz>
 8005516:	2200      	movs	r2, #0
 8005518:	4682      	mov	sl, r0
 800551a:	2300      	movs	r3, #0
 800551c:	4630      	mov	r0, r6
 800551e:	4639      	mov	r1, r7
 8005520:	f7fb fadc 	bl	8000adc <__aeabi_dcmplt>
 8005524:	b148      	cbz	r0, 800553a <_dtoa_r+0x162>
 8005526:	4650      	mov	r0, sl
 8005528:	f7fa fffc 	bl	8000524 <__aeabi_i2d>
 800552c:	4632      	mov	r2, r6
 800552e:	463b      	mov	r3, r7
 8005530:	f7fb faca 	bl	8000ac8 <__aeabi_dcmpeq>
 8005534:	b908      	cbnz	r0, 800553a <_dtoa_r+0x162>
 8005536:	f10a 3aff 	add.w	sl, sl, #4294967295
 800553a:	f1ba 0f16 	cmp.w	sl, #22
 800553e:	d859      	bhi.n	80055f4 <_dtoa_r+0x21c>
 8005540:	4970      	ldr	r1, [pc, #448]	; (8005704 <_dtoa_r+0x32c>)
 8005542:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005546:	e9dd 2300 	ldrd	r2, r3, [sp]
 800554a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800554e:	f7fb fae3 	bl	8000b18 <__aeabi_dcmpgt>
 8005552:	2800      	cmp	r0, #0
 8005554:	d050      	beq.n	80055f8 <_dtoa_r+0x220>
 8005556:	f10a 3aff 	add.w	sl, sl, #4294967295
 800555a:	2300      	movs	r3, #0
 800555c:	930f      	str	r3, [sp, #60]	; 0x3c
 800555e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005560:	1b5d      	subs	r5, r3, r5
 8005562:	f1b5 0801 	subs.w	r8, r5, #1
 8005566:	bf49      	itett	mi
 8005568:	f1c5 0301 	rsbmi	r3, r5, #1
 800556c:	2300      	movpl	r3, #0
 800556e:	9305      	strmi	r3, [sp, #20]
 8005570:	f04f 0800 	movmi.w	r8, #0
 8005574:	bf58      	it	pl
 8005576:	9305      	strpl	r3, [sp, #20]
 8005578:	f1ba 0f00 	cmp.w	sl, #0
 800557c:	db3e      	blt.n	80055fc <_dtoa_r+0x224>
 800557e:	2300      	movs	r3, #0
 8005580:	44d0      	add	r8, sl
 8005582:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005586:	9307      	str	r3, [sp, #28]
 8005588:	9b06      	ldr	r3, [sp, #24]
 800558a:	2b09      	cmp	r3, #9
 800558c:	f200 8090 	bhi.w	80056b0 <_dtoa_r+0x2d8>
 8005590:	2b05      	cmp	r3, #5
 8005592:	bfc4      	itt	gt
 8005594:	3b04      	subgt	r3, #4
 8005596:	9306      	strgt	r3, [sp, #24]
 8005598:	9b06      	ldr	r3, [sp, #24]
 800559a:	f1a3 0302 	sub.w	r3, r3, #2
 800559e:	bfcc      	ite	gt
 80055a0:	2500      	movgt	r5, #0
 80055a2:	2501      	movle	r5, #1
 80055a4:	2b03      	cmp	r3, #3
 80055a6:	f200 808f 	bhi.w	80056c8 <_dtoa_r+0x2f0>
 80055aa:	e8df f003 	tbb	[pc, r3]
 80055ae:	7f7d      	.short	0x7f7d
 80055b0:	7131      	.short	0x7131
 80055b2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80055b6:	441d      	add	r5, r3
 80055b8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80055bc:	2820      	cmp	r0, #32
 80055be:	dd13      	ble.n	80055e8 <_dtoa_r+0x210>
 80055c0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80055c4:	9b00      	ldr	r3, [sp, #0]
 80055c6:	fa08 f800 	lsl.w	r8, r8, r0
 80055ca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80055ce:	fa23 f000 	lsr.w	r0, r3, r0
 80055d2:	ea48 0000 	orr.w	r0, r8, r0
 80055d6:	f7fa ff95 	bl	8000504 <__aeabi_ui2d>
 80055da:	2301      	movs	r3, #1
 80055dc:	4682      	mov	sl, r0
 80055de:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80055e2:	3d01      	subs	r5, #1
 80055e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80055e6:	e772      	b.n	80054ce <_dtoa_r+0xf6>
 80055e8:	9b00      	ldr	r3, [sp, #0]
 80055ea:	f1c0 0020 	rsb	r0, r0, #32
 80055ee:	fa03 f000 	lsl.w	r0, r3, r0
 80055f2:	e7f0      	b.n	80055d6 <_dtoa_r+0x1fe>
 80055f4:	2301      	movs	r3, #1
 80055f6:	e7b1      	b.n	800555c <_dtoa_r+0x184>
 80055f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80055fa:	e7b0      	b.n	800555e <_dtoa_r+0x186>
 80055fc:	9b05      	ldr	r3, [sp, #20]
 80055fe:	eba3 030a 	sub.w	r3, r3, sl
 8005602:	9305      	str	r3, [sp, #20]
 8005604:	f1ca 0300 	rsb	r3, sl, #0
 8005608:	9307      	str	r3, [sp, #28]
 800560a:	2300      	movs	r3, #0
 800560c:	930e      	str	r3, [sp, #56]	; 0x38
 800560e:	e7bb      	b.n	8005588 <_dtoa_r+0x1b0>
 8005610:	2301      	movs	r3, #1
 8005612:	930a      	str	r3, [sp, #40]	; 0x28
 8005614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005616:	2b00      	cmp	r3, #0
 8005618:	dd59      	ble.n	80056ce <_dtoa_r+0x2f6>
 800561a:	9302      	str	r3, [sp, #8]
 800561c:	4699      	mov	r9, r3
 800561e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005620:	2200      	movs	r2, #0
 8005622:	6072      	str	r2, [r6, #4]
 8005624:	2204      	movs	r2, #4
 8005626:	f102 0014 	add.w	r0, r2, #20
 800562a:	4298      	cmp	r0, r3
 800562c:	6871      	ldr	r1, [r6, #4]
 800562e:	d953      	bls.n	80056d8 <_dtoa_r+0x300>
 8005630:	4620      	mov	r0, r4
 8005632:	f000 fe88 	bl	8006346 <_Balloc>
 8005636:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005638:	6030      	str	r0, [r6, #0]
 800563a:	f1b9 0f0e 	cmp.w	r9, #14
 800563e:	f8d3 b000 	ldr.w	fp, [r3]
 8005642:	f200 80e6 	bhi.w	8005812 <_dtoa_r+0x43a>
 8005646:	2d00      	cmp	r5, #0
 8005648:	f000 80e3 	beq.w	8005812 <_dtoa_r+0x43a>
 800564c:	ed9d 7b00 	vldr	d7, [sp]
 8005650:	f1ba 0f00 	cmp.w	sl, #0
 8005654:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005658:	dd74      	ble.n	8005744 <_dtoa_r+0x36c>
 800565a:	4a2a      	ldr	r2, [pc, #168]	; (8005704 <_dtoa_r+0x32c>)
 800565c:	f00a 030f 	and.w	r3, sl, #15
 8005660:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005664:	ed93 7b00 	vldr	d7, [r3]
 8005668:	ea4f 162a 	mov.w	r6, sl, asr #4
 800566c:	06f0      	lsls	r0, r6, #27
 800566e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005672:	d565      	bpl.n	8005740 <_dtoa_r+0x368>
 8005674:	4b24      	ldr	r3, [pc, #144]	; (8005708 <_dtoa_r+0x330>)
 8005676:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800567a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800567e:	f7fb f8e5 	bl	800084c <__aeabi_ddiv>
 8005682:	e9cd 0100 	strd	r0, r1, [sp]
 8005686:	f006 060f 	and.w	r6, r6, #15
 800568a:	2503      	movs	r5, #3
 800568c:	4f1e      	ldr	r7, [pc, #120]	; (8005708 <_dtoa_r+0x330>)
 800568e:	e04c      	b.n	800572a <_dtoa_r+0x352>
 8005690:	2301      	movs	r3, #1
 8005692:	930a      	str	r3, [sp, #40]	; 0x28
 8005694:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005696:	4453      	add	r3, sl
 8005698:	f103 0901 	add.w	r9, r3, #1
 800569c:	9302      	str	r3, [sp, #8]
 800569e:	464b      	mov	r3, r9
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	bfb8      	it	lt
 80056a4:	2301      	movlt	r3, #1
 80056a6:	e7ba      	b.n	800561e <_dtoa_r+0x246>
 80056a8:	2300      	movs	r3, #0
 80056aa:	e7b2      	b.n	8005612 <_dtoa_r+0x23a>
 80056ac:	2300      	movs	r3, #0
 80056ae:	e7f0      	b.n	8005692 <_dtoa_r+0x2ba>
 80056b0:	2501      	movs	r5, #1
 80056b2:	2300      	movs	r3, #0
 80056b4:	9306      	str	r3, [sp, #24]
 80056b6:	950a      	str	r5, [sp, #40]	; 0x28
 80056b8:	f04f 33ff 	mov.w	r3, #4294967295
 80056bc:	9302      	str	r3, [sp, #8]
 80056be:	4699      	mov	r9, r3
 80056c0:	2200      	movs	r2, #0
 80056c2:	2312      	movs	r3, #18
 80056c4:	920b      	str	r2, [sp, #44]	; 0x2c
 80056c6:	e7aa      	b.n	800561e <_dtoa_r+0x246>
 80056c8:	2301      	movs	r3, #1
 80056ca:	930a      	str	r3, [sp, #40]	; 0x28
 80056cc:	e7f4      	b.n	80056b8 <_dtoa_r+0x2e0>
 80056ce:	2301      	movs	r3, #1
 80056d0:	9302      	str	r3, [sp, #8]
 80056d2:	4699      	mov	r9, r3
 80056d4:	461a      	mov	r2, r3
 80056d6:	e7f5      	b.n	80056c4 <_dtoa_r+0x2ec>
 80056d8:	3101      	adds	r1, #1
 80056da:	6071      	str	r1, [r6, #4]
 80056dc:	0052      	lsls	r2, r2, #1
 80056de:	e7a2      	b.n	8005626 <_dtoa_r+0x24e>
 80056e0:	636f4361 	.word	0x636f4361
 80056e4:	3fd287a7 	.word	0x3fd287a7
 80056e8:	8b60c8b3 	.word	0x8b60c8b3
 80056ec:	3fc68a28 	.word	0x3fc68a28
 80056f0:	509f79fb 	.word	0x509f79fb
 80056f4:	3fd34413 	.word	0x3fd34413
 80056f8:	7ff00000 	.word	0x7ff00000
 80056fc:	08007f59 	.word	0x08007f59
 8005700:	3ff80000 	.word	0x3ff80000
 8005704:	08008018 	.word	0x08008018
 8005708:	08007ff0 	.word	0x08007ff0
 800570c:	08007f85 	.word	0x08007f85
 8005710:	07f1      	lsls	r1, r6, #31
 8005712:	d508      	bpl.n	8005726 <_dtoa_r+0x34e>
 8005714:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005718:	e9d7 2300 	ldrd	r2, r3, [r7]
 800571c:	f7fa ff6c 	bl	80005f8 <__aeabi_dmul>
 8005720:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005724:	3501      	adds	r5, #1
 8005726:	1076      	asrs	r6, r6, #1
 8005728:	3708      	adds	r7, #8
 800572a:	2e00      	cmp	r6, #0
 800572c:	d1f0      	bne.n	8005710 <_dtoa_r+0x338>
 800572e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005732:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005736:	f7fb f889 	bl	800084c <__aeabi_ddiv>
 800573a:	e9cd 0100 	strd	r0, r1, [sp]
 800573e:	e01a      	b.n	8005776 <_dtoa_r+0x39e>
 8005740:	2502      	movs	r5, #2
 8005742:	e7a3      	b.n	800568c <_dtoa_r+0x2b4>
 8005744:	f000 80a0 	beq.w	8005888 <_dtoa_r+0x4b0>
 8005748:	f1ca 0600 	rsb	r6, sl, #0
 800574c:	4b9f      	ldr	r3, [pc, #636]	; (80059cc <_dtoa_r+0x5f4>)
 800574e:	4fa0      	ldr	r7, [pc, #640]	; (80059d0 <_dtoa_r+0x5f8>)
 8005750:	f006 020f 	and.w	r2, r6, #15
 8005754:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005760:	f7fa ff4a 	bl	80005f8 <__aeabi_dmul>
 8005764:	e9cd 0100 	strd	r0, r1, [sp]
 8005768:	1136      	asrs	r6, r6, #4
 800576a:	2300      	movs	r3, #0
 800576c:	2502      	movs	r5, #2
 800576e:	2e00      	cmp	r6, #0
 8005770:	d17f      	bne.n	8005872 <_dtoa_r+0x49a>
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1e1      	bne.n	800573a <_dtoa_r+0x362>
 8005776:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005778:	2b00      	cmp	r3, #0
 800577a:	f000 8087 	beq.w	800588c <_dtoa_r+0x4b4>
 800577e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005782:	2200      	movs	r2, #0
 8005784:	4b93      	ldr	r3, [pc, #588]	; (80059d4 <_dtoa_r+0x5fc>)
 8005786:	4630      	mov	r0, r6
 8005788:	4639      	mov	r1, r7
 800578a:	f7fb f9a7 	bl	8000adc <__aeabi_dcmplt>
 800578e:	2800      	cmp	r0, #0
 8005790:	d07c      	beq.n	800588c <_dtoa_r+0x4b4>
 8005792:	f1b9 0f00 	cmp.w	r9, #0
 8005796:	d079      	beq.n	800588c <_dtoa_r+0x4b4>
 8005798:	9b02      	ldr	r3, [sp, #8]
 800579a:	2b00      	cmp	r3, #0
 800579c:	dd35      	ble.n	800580a <_dtoa_r+0x432>
 800579e:	f10a 33ff 	add.w	r3, sl, #4294967295
 80057a2:	9308      	str	r3, [sp, #32]
 80057a4:	4639      	mov	r1, r7
 80057a6:	2200      	movs	r2, #0
 80057a8:	4b8b      	ldr	r3, [pc, #556]	; (80059d8 <_dtoa_r+0x600>)
 80057aa:	4630      	mov	r0, r6
 80057ac:	f7fa ff24 	bl	80005f8 <__aeabi_dmul>
 80057b0:	e9cd 0100 	strd	r0, r1, [sp]
 80057b4:	9f02      	ldr	r7, [sp, #8]
 80057b6:	3501      	adds	r5, #1
 80057b8:	4628      	mov	r0, r5
 80057ba:	f7fa feb3 	bl	8000524 <__aeabi_i2d>
 80057be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057c2:	f7fa ff19 	bl	80005f8 <__aeabi_dmul>
 80057c6:	2200      	movs	r2, #0
 80057c8:	4b84      	ldr	r3, [pc, #528]	; (80059dc <_dtoa_r+0x604>)
 80057ca:	f7fa fd5f 	bl	800028c <__adddf3>
 80057ce:	4605      	mov	r5, r0
 80057d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80057d4:	2f00      	cmp	r7, #0
 80057d6:	d15d      	bne.n	8005894 <_dtoa_r+0x4bc>
 80057d8:	2200      	movs	r2, #0
 80057da:	4b81      	ldr	r3, [pc, #516]	; (80059e0 <_dtoa_r+0x608>)
 80057dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057e0:	f7fa fd52 	bl	8000288 <__aeabi_dsub>
 80057e4:	462a      	mov	r2, r5
 80057e6:	4633      	mov	r3, r6
 80057e8:	e9cd 0100 	strd	r0, r1, [sp]
 80057ec:	f7fb f994 	bl	8000b18 <__aeabi_dcmpgt>
 80057f0:	2800      	cmp	r0, #0
 80057f2:	f040 8288 	bne.w	8005d06 <_dtoa_r+0x92e>
 80057f6:	462a      	mov	r2, r5
 80057f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80057fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005800:	f7fb f96c 	bl	8000adc <__aeabi_dcmplt>
 8005804:	2800      	cmp	r0, #0
 8005806:	f040 827c 	bne.w	8005d02 <_dtoa_r+0x92a>
 800580a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800580e:	e9cd 2300 	strd	r2, r3, [sp]
 8005812:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005814:	2b00      	cmp	r3, #0
 8005816:	f2c0 8150 	blt.w	8005aba <_dtoa_r+0x6e2>
 800581a:	f1ba 0f0e 	cmp.w	sl, #14
 800581e:	f300 814c 	bgt.w	8005aba <_dtoa_r+0x6e2>
 8005822:	4b6a      	ldr	r3, [pc, #424]	; (80059cc <_dtoa_r+0x5f4>)
 8005824:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005828:	ed93 7b00 	vldr	d7, [r3]
 800582c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800582e:	2b00      	cmp	r3, #0
 8005830:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005834:	f280 80d8 	bge.w	80059e8 <_dtoa_r+0x610>
 8005838:	f1b9 0f00 	cmp.w	r9, #0
 800583c:	f300 80d4 	bgt.w	80059e8 <_dtoa_r+0x610>
 8005840:	f040 825e 	bne.w	8005d00 <_dtoa_r+0x928>
 8005844:	2200      	movs	r2, #0
 8005846:	4b66      	ldr	r3, [pc, #408]	; (80059e0 <_dtoa_r+0x608>)
 8005848:	ec51 0b17 	vmov	r0, r1, d7
 800584c:	f7fa fed4 	bl	80005f8 <__aeabi_dmul>
 8005850:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005854:	f7fb f956 	bl	8000b04 <__aeabi_dcmpge>
 8005858:	464f      	mov	r7, r9
 800585a:	464e      	mov	r6, r9
 800585c:	2800      	cmp	r0, #0
 800585e:	f040 8234 	bne.w	8005cca <_dtoa_r+0x8f2>
 8005862:	2331      	movs	r3, #49	; 0x31
 8005864:	f10b 0501 	add.w	r5, fp, #1
 8005868:	f88b 3000 	strb.w	r3, [fp]
 800586c:	f10a 0a01 	add.w	sl, sl, #1
 8005870:	e22f      	b.n	8005cd2 <_dtoa_r+0x8fa>
 8005872:	07f2      	lsls	r2, r6, #31
 8005874:	d505      	bpl.n	8005882 <_dtoa_r+0x4aa>
 8005876:	e9d7 2300 	ldrd	r2, r3, [r7]
 800587a:	f7fa febd 	bl	80005f8 <__aeabi_dmul>
 800587e:	3501      	adds	r5, #1
 8005880:	2301      	movs	r3, #1
 8005882:	1076      	asrs	r6, r6, #1
 8005884:	3708      	adds	r7, #8
 8005886:	e772      	b.n	800576e <_dtoa_r+0x396>
 8005888:	2502      	movs	r5, #2
 800588a:	e774      	b.n	8005776 <_dtoa_r+0x39e>
 800588c:	f8cd a020 	str.w	sl, [sp, #32]
 8005890:	464f      	mov	r7, r9
 8005892:	e791      	b.n	80057b8 <_dtoa_r+0x3e0>
 8005894:	4b4d      	ldr	r3, [pc, #308]	; (80059cc <_dtoa_r+0x5f4>)
 8005896:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800589a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800589e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d047      	beq.n	8005934 <_dtoa_r+0x55c>
 80058a4:	4602      	mov	r2, r0
 80058a6:	460b      	mov	r3, r1
 80058a8:	2000      	movs	r0, #0
 80058aa:	494e      	ldr	r1, [pc, #312]	; (80059e4 <_dtoa_r+0x60c>)
 80058ac:	f7fa ffce 	bl	800084c <__aeabi_ddiv>
 80058b0:	462a      	mov	r2, r5
 80058b2:	4633      	mov	r3, r6
 80058b4:	f7fa fce8 	bl	8000288 <__aeabi_dsub>
 80058b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80058bc:	465d      	mov	r5, fp
 80058be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058c2:	f7fb f949 	bl	8000b58 <__aeabi_d2iz>
 80058c6:	4606      	mov	r6, r0
 80058c8:	f7fa fe2c 	bl	8000524 <__aeabi_i2d>
 80058cc:	4602      	mov	r2, r0
 80058ce:	460b      	mov	r3, r1
 80058d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058d4:	f7fa fcd8 	bl	8000288 <__aeabi_dsub>
 80058d8:	3630      	adds	r6, #48	; 0x30
 80058da:	f805 6b01 	strb.w	r6, [r5], #1
 80058de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80058e2:	e9cd 0100 	strd	r0, r1, [sp]
 80058e6:	f7fb f8f9 	bl	8000adc <__aeabi_dcmplt>
 80058ea:	2800      	cmp	r0, #0
 80058ec:	d163      	bne.n	80059b6 <_dtoa_r+0x5de>
 80058ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058f2:	2000      	movs	r0, #0
 80058f4:	4937      	ldr	r1, [pc, #220]	; (80059d4 <_dtoa_r+0x5fc>)
 80058f6:	f7fa fcc7 	bl	8000288 <__aeabi_dsub>
 80058fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80058fe:	f7fb f8ed 	bl	8000adc <__aeabi_dcmplt>
 8005902:	2800      	cmp	r0, #0
 8005904:	f040 80b7 	bne.w	8005a76 <_dtoa_r+0x69e>
 8005908:	eba5 030b 	sub.w	r3, r5, fp
 800590c:	429f      	cmp	r7, r3
 800590e:	f77f af7c 	ble.w	800580a <_dtoa_r+0x432>
 8005912:	2200      	movs	r2, #0
 8005914:	4b30      	ldr	r3, [pc, #192]	; (80059d8 <_dtoa_r+0x600>)
 8005916:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800591a:	f7fa fe6d 	bl	80005f8 <__aeabi_dmul>
 800591e:	2200      	movs	r2, #0
 8005920:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005924:	4b2c      	ldr	r3, [pc, #176]	; (80059d8 <_dtoa_r+0x600>)
 8005926:	e9dd 0100 	ldrd	r0, r1, [sp]
 800592a:	f7fa fe65 	bl	80005f8 <__aeabi_dmul>
 800592e:	e9cd 0100 	strd	r0, r1, [sp]
 8005932:	e7c4      	b.n	80058be <_dtoa_r+0x4e6>
 8005934:	462a      	mov	r2, r5
 8005936:	4633      	mov	r3, r6
 8005938:	f7fa fe5e 	bl	80005f8 <__aeabi_dmul>
 800593c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005940:	eb0b 0507 	add.w	r5, fp, r7
 8005944:	465e      	mov	r6, fp
 8005946:	e9dd 0100 	ldrd	r0, r1, [sp]
 800594a:	f7fb f905 	bl	8000b58 <__aeabi_d2iz>
 800594e:	4607      	mov	r7, r0
 8005950:	f7fa fde8 	bl	8000524 <__aeabi_i2d>
 8005954:	3730      	adds	r7, #48	; 0x30
 8005956:	4602      	mov	r2, r0
 8005958:	460b      	mov	r3, r1
 800595a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800595e:	f7fa fc93 	bl	8000288 <__aeabi_dsub>
 8005962:	f806 7b01 	strb.w	r7, [r6], #1
 8005966:	42ae      	cmp	r6, r5
 8005968:	e9cd 0100 	strd	r0, r1, [sp]
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	d126      	bne.n	80059c0 <_dtoa_r+0x5e8>
 8005972:	4b1c      	ldr	r3, [pc, #112]	; (80059e4 <_dtoa_r+0x60c>)
 8005974:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005978:	f7fa fc88 	bl	800028c <__adddf3>
 800597c:	4602      	mov	r2, r0
 800597e:	460b      	mov	r3, r1
 8005980:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005984:	f7fb f8c8 	bl	8000b18 <__aeabi_dcmpgt>
 8005988:	2800      	cmp	r0, #0
 800598a:	d174      	bne.n	8005a76 <_dtoa_r+0x69e>
 800598c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005990:	2000      	movs	r0, #0
 8005992:	4914      	ldr	r1, [pc, #80]	; (80059e4 <_dtoa_r+0x60c>)
 8005994:	f7fa fc78 	bl	8000288 <__aeabi_dsub>
 8005998:	4602      	mov	r2, r0
 800599a:	460b      	mov	r3, r1
 800599c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059a0:	f7fb f89c 	bl	8000adc <__aeabi_dcmplt>
 80059a4:	2800      	cmp	r0, #0
 80059a6:	f43f af30 	beq.w	800580a <_dtoa_r+0x432>
 80059aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80059ae:	2b30      	cmp	r3, #48	; 0x30
 80059b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80059b4:	d002      	beq.n	80059bc <_dtoa_r+0x5e4>
 80059b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80059ba:	e04a      	b.n	8005a52 <_dtoa_r+0x67a>
 80059bc:	4615      	mov	r5, r2
 80059be:	e7f4      	b.n	80059aa <_dtoa_r+0x5d2>
 80059c0:	4b05      	ldr	r3, [pc, #20]	; (80059d8 <_dtoa_r+0x600>)
 80059c2:	f7fa fe19 	bl	80005f8 <__aeabi_dmul>
 80059c6:	e9cd 0100 	strd	r0, r1, [sp]
 80059ca:	e7bc      	b.n	8005946 <_dtoa_r+0x56e>
 80059cc:	08008018 	.word	0x08008018
 80059d0:	08007ff0 	.word	0x08007ff0
 80059d4:	3ff00000 	.word	0x3ff00000
 80059d8:	40240000 	.word	0x40240000
 80059dc:	401c0000 	.word	0x401c0000
 80059e0:	40140000 	.word	0x40140000
 80059e4:	3fe00000 	.word	0x3fe00000
 80059e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80059ec:	465d      	mov	r5, fp
 80059ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059f2:	4630      	mov	r0, r6
 80059f4:	4639      	mov	r1, r7
 80059f6:	f7fa ff29 	bl	800084c <__aeabi_ddiv>
 80059fa:	f7fb f8ad 	bl	8000b58 <__aeabi_d2iz>
 80059fe:	4680      	mov	r8, r0
 8005a00:	f7fa fd90 	bl	8000524 <__aeabi_i2d>
 8005a04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a08:	f7fa fdf6 	bl	80005f8 <__aeabi_dmul>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	460b      	mov	r3, r1
 8005a10:	4630      	mov	r0, r6
 8005a12:	4639      	mov	r1, r7
 8005a14:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005a18:	f7fa fc36 	bl	8000288 <__aeabi_dsub>
 8005a1c:	f805 6b01 	strb.w	r6, [r5], #1
 8005a20:	eba5 060b 	sub.w	r6, r5, fp
 8005a24:	45b1      	cmp	r9, r6
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	d139      	bne.n	8005aa0 <_dtoa_r+0x6c8>
 8005a2c:	f7fa fc2e 	bl	800028c <__adddf3>
 8005a30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a34:	4606      	mov	r6, r0
 8005a36:	460f      	mov	r7, r1
 8005a38:	f7fb f86e 	bl	8000b18 <__aeabi_dcmpgt>
 8005a3c:	b9c8      	cbnz	r0, 8005a72 <_dtoa_r+0x69a>
 8005a3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a42:	4630      	mov	r0, r6
 8005a44:	4639      	mov	r1, r7
 8005a46:	f7fb f83f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a4a:	b110      	cbz	r0, 8005a52 <_dtoa_r+0x67a>
 8005a4c:	f018 0f01 	tst.w	r8, #1
 8005a50:	d10f      	bne.n	8005a72 <_dtoa_r+0x69a>
 8005a52:	9904      	ldr	r1, [sp, #16]
 8005a54:	4620      	mov	r0, r4
 8005a56:	f000 fcaa 	bl	80063ae <_Bfree>
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a5e:	702b      	strb	r3, [r5, #0]
 8005a60:	f10a 0301 	add.w	r3, sl, #1
 8005a64:	6013      	str	r3, [r2, #0]
 8005a66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	f000 8241 	beq.w	8005ef0 <_dtoa_r+0xb18>
 8005a6e:	601d      	str	r5, [r3, #0]
 8005a70:	e23e      	b.n	8005ef0 <_dtoa_r+0xb18>
 8005a72:	f8cd a020 	str.w	sl, [sp, #32]
 8005a76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005a7a:	2a39      	cmp	r2, #57	; 0x39
 8005a7c:	f105 33ff 	add.w	r3, r5, #4294967295
 8005a80:	d108      	bne.n	8005a94 <_dtoa_r+0x6bc>
 8005a82:	459b      	cmp	fp, r3
 8005a84:	d10a      	bne.n	8005a9c <_dtoa_r+0x6c4>
 8005a86:	9b08      	ldr	r3, [sp, #32]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	9308      	str	r3, [sp, #32]
 8005a8c:	2330      	movs	r3, #48	; 0x30
 8005a8e:	f88b 3000 	strb.w	r3, [fp]
 8005a92:	465b      	mov	r3, fp
 8005a94:	781a      	ldrb	r2, [r3, #0]
 8005a96:	3201      	adds	r2, #1
 8005a98:	701a      	strb	r2, [r3, #0]
 8005a9a:	e78c      	b.n	80059b6 <_dtoa_r+0x5de>
 8005a9c:	461d      	mov	r5, r3
 8005a9e:	e7ea      	b.n	8005a76 <_dtoa_r+0x69e>
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	4b9b      	ldr	r3, [pc, #620]	; (8005d10 <_dtoa_r+0x938>)
 8005aa4:	f7fa fda8 	bl	80005f8 <__aeabi_dmul>
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	2300      	movs	r3, #0
 8005aac:	4606      	mov	r6, r0
 8005aae:	460f      	mov	r7, r1
 8005ab0:	f7fb f80a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ab4:	2800      	cmp	r0, #0
 8005ab6:	d09a      	beq.n	80059ee <_dtoa_r+0x616>
 8005ab8:	e7cb      	b.n	8005a52 <_dtoa_r+0x67a>
 8005aba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005abc:	2a00      	cmp	r2, #0
 8005abe:	f000 808b 	beq.w	8005bd8 <_dtoa_r+0x800>
 8005ac2:	9a06      	ldr	r2, [sp, #24]
 8005ac4:	2a01      	cmp	r2, #1
 8005ac6:	dc6e      	bgt.n	8005ba6 <_dtoa_r+0x7ce>
 8005ac8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005aca:	2a00      	cmp	r2, #0
 8005acc:	d067      	beq.n	8005b9e <_dtoa_r+0x7c6>
 8005ace:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005ad2:	9f07      	ldr	r7, [sp, #28]
 8005ad4:	9d05      	ldr	r5, [sp, #20]
 8005ad6:	9a05      	ldr	r2, [sp, #20]
 8005ad8:	2101      	movs	r1, #1
 8005ada:	441a      	add	r2, r3
 8005adc:	4620      	mov	r0, r4
 8005ade:	9205      	str	r2, [sp, #20]
 8005ae0:	4498      	add	r8, r3
 8005ae2:	f000 fd04 	bl	80064ee <__i2b>
 8005ae6:	4606      	mov	r6, r0
 8005ae8:	2d00      	cmp	r5, #0
 8005aea:	dd0c      	ble.n	8005b06 <_dtoa_r+0x72e>
 8005aec:	f1b8 0f00 	cmp.w	r8, #0
 8005af0:	dd09      	ble.n	8005b06 <_dtoa_r+0x72e>
 8005af2:	4545      	cmp	r5, r8
 8005af4:	9a05      	ldr	r2, [sp, #20]
 8005af6:	462b      	mov	r3, r5
 8005af8:	bfa8      	it	ge
 8005afa:	4643      	movge	r3, r8
 8005afc:	1ad2      	subs	r2, r2, r3
 8005afe:	9205      	str	r2, [sp, #20]
 8005b00:	1aed      	subs	r5, r5, r3
 8005b02:	eba8 0803 	sub.w	r8, r8, r3
 8005b06:	9b07      	ldr	r3, [sp, #28]
 8005b08:	b1eb      	cbz	r3, 8005b46 <_dtoa_r+0x76e>
 8005b0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d067      	beq.n	8005be0 <_dtoa_r+0x808>
 8005b10:	b18f      	cbz	r7, 8005b36 <_dtoa_r+0x75e>
 8005b12:	4631      	mov	r1, r6
 8005b14:	463a      	mov	r2, r7
 8005b16:	4620      	mov	r0, r4
 8005b18:	f000 fd88 	bl	800662c <__pow5mult>
 8005b1c:	9a04      	ldr	r2, [sp, #16]
 8005b1e:	4601      	mov	r1, r0
 8005b20:	4606      	mov	r6, r0
 8005b22:	4620      	mov	r0, r4
 8005b24:	f000 fcec 	bl	8006500 <__multiply>
 8005b28:	9904      	ldr	r1, [sp, #16]
 8005b2a:	9008      	str	r0, [sp, #32]
 8005b2c:	4620      	mov	r0, r4
 8005b2e:	f000 fc3e 	bl	80063ae <_Bfree>
 8005b32:	9b08      	ldr	r3, [sp, #32]
 8005b34:	9304      	str	r3, [sp, #16]
 8005b36:	9b07      	ldr	r3, [sp, #28]
 8005b38:	1bda      	subs	r2, r3, r7
 8005b3a:	d004      	beq.n	8005b46 <_dtoa_r+0x76e>
 8005b3c:	9904      	ldr	r1, [sp, #16]
 8005b3e:	4620      	mov	r0, r4
 8005b40:	f000 fd74 	bl	800662c <__pow5mult>
 8005b44:	9004      	str	r0, [sp, #16]
 8005b46:	2101      	movs	r1, #1
 8005b48:	4620      	mov	r0, r4
 8005b4a:	f000 fcd0 	bl	80064ee <__i2b>
 8005b4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b50:	4607      	mov	r7, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	f000 81d0 	beq.w	8005ef8 <_dtoa_r+0xb20>
 8005b58:	461a      	mov	r2, r3
 8005b5a:	4601      	mov	r1, r0
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	f000 fd65 	bl	800662c <__pow5mult>
 8005b62:	9b06      	ldr	r3, [sp, #24]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	4607      	mov	r7, r0
 8005b68:	dc40      	bgt.n	8005bec <_dtoa_r+0x814>
 8005b6a:	9b00      	ldr	r3, [sp, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d139      	bne.n	8005be4 <_dtoa_r+0x80c>
 8005b70:	9b01      	ldr	r3, [sp, #4]
 8005b72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d136      	bne.n	8005be8 <_dtoa_r+0x810>
 8005b7a:	9b01      	ldr	r3, [sp, #4]
 8005b7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b80:	0d1b      	lsrs	r3, r3, #20
 8005b82:	051b      	lsls	r3, r3, #20
 8005b84:	b12b      	cbz	r3, 8005b92 <_dtoa_r+0x7ba>
 8005b86:	9b05      	ldr	r3, [sp, #20]
 8005b88:	3301      	adds	r3, #1
 8005b8a:	9305      	str	r3, [sp, #20]
 8005b8c:	f108 0801 	add.w	r8, r8, #1
 8005b90:	2301      	movs	r3, #1
 8005b92:	9307      	str	r3, [sp, #28]
 8005b94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d12a      	bne.n	8005bf0 <_dtoa_r+0x818>
 8005b9a:	2001      	movs	r0, #1
 8005b9c:	e030      	b.n	8005c00 <_dtoa_r+0x828>
 8005b9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005ba0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005ba4:	e795      	b.n	8005ad2 <_dtoa_r+0x6fa>
 8005ba6:	9b07      	ldr	r3, [sp, #28]
 8005ba8:	f109 37ff 	add.w	r7, r9, #4294967295
 8005bac:	42bb      	cmp	r3, r7
 8005bae:	bfbf      	itttt	lt
 8005bb0:	9b07      	ldrlt	r3, [sp, #28]
 8005bb2:	9707      	strlt	r7, [sp, #28]
 8005bb4:	1afa      	sublt	r2, r7, r3
 8005bb6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005bb8:	bfbb      	ittet	lt
 8005bba:	189b      	addlt	r3, r3, r2
 8005bbc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005bbe:	1bdf      	subge	r7, r3, r7
 8005bc0:	2700      	movlt	r7, #0
 8005bc2:	f1b9 0f00 	cmp.w	r9, #0
 8005bc6:	bfb5      	itete	lt
 8005bc8:	9b05      	ldrlt	r3, [sp, #20]
 8005bca:	9d05      	ldrge	r5, [sp, #20]
 8005bcc:	eba3 0509 	sublt.w	r5, r3, r9
 8005bd0:	464b      	movge	r3, r9
 8005bd2:	bfb8      	it	lt
 8005bd4:	2300      	movlt	r3, #0
 8005bd6:	e77e      	b.n	8005ad6 <_dtoa_r+0x6fe>
 8005bd8:	9f07      	ldr	r7, [sp, #28]
 8005bda:	9d05      	ldr	r5, [sp, #20]
 8005bdc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005bde:	e783      	b.n	8005ae8 <_dtoa_r+0x710>
 8005be0:	9a07      	ldr	r2, [sp, #28]
 8005be2:	e7ab      	b.n	8005b3c <_dtoa_r+0x764>
 8005be4:	2300      	movs	r3, #0
 8005be6:	e7d4      	b.n	8005b92 <_dtoa_r+0x7ba>
 8005be8:	9b00      	ldr	r3, [sp, #0]
 8005bea:	e7d2      	b.n	8005b92 <_dtoa_r+0x7ba>
 8005bec:	2300      	movs	r3, #0
 8005bee:	9307      	str	r3, [sp, #28]
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005bf6:	6918      	ldr	r0, [r3, #16]
 8005bf8:	f000 fc2b 	bl	8006452 <__hi0bits>
 8005bfc:	f1c0 0020 	rsb	r0, r0, #32
 8005c00:	4440      	add	r0, r8
 8005c02:	f010 001f 	ands.w	r0, r0, #31
 8005c06:	d047      	beq.n	8005c98 <_dtoa_r+0x8c0>
 8005c08:	f1c0 0320 	rsb	r3, r0, #32
 8005c0c:	2b04      	cmp	r3, #4
 8005c0e:	dd3b      	ble.n	8005c88 <_dtoa_r+0x8b0>
 8005c10:	9b05      	ldr	r3, [sp, #20]
 8005c12:	f1c0 001c 	rsb	r0, r0, #28
 8005c16:	4403      	add	r3, r0
 8005c18:	9305      	str	r3, [sp, #20]
 8005c1a:	4405      	add	r5, r0
 8005c1c:	4480      	add	r8, r0
 8005c1e:	9b05      	ldr	r3, [sp, #20]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	dd05      	ble.n	8005c30 <_dtoa_r+0x858>
 8005c24:	461a      	mov	r2, r3
 8005c26:	9904      	ldr	r1, [sp, #16]
 8005c28:	4620      	mov	r0, r4
 8005c2a:	f000 fd4d 	bl	80066c8 <__lshift>
 8005c2e:	9004      	str	r0, [sp, #16]
 8005c30:	f1b8 0f00 	cmp.w	r8, #0
 8005c34:	dd05      	ble.n	8005c42 <_dtoa_r+0x86a>
 8005c36:	4639      	mov	r1, r7
 8005c38:	4642      	mov	r2, r8
 8005c3a:	4620      	mov	r0, r4
 8005c3c:	f000 fd44 	bl	80066c8 <__lshift>
 8005c40:	4607      	mov	r7, r0
 8005c42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c44:	b353      	cbz	r3, 8005c9c <_dtoa_r+0x8c4>
 8005c46:	4639      	mov	r1, r7
 8005c48:	9804      	ldr	r0, [sp, #16]
 8005c4a:	f000 fd91 	bl	8006770 <__mcmp>
 8005c4e:	2800      	cmp	r0, #0
 8005c50:	da24      	bge.n	8005c9c <_dtoa_r+0x8c4>
 8005c52:	2300      	movs	r3, #0
 8005c54:	220a      	movs	r2, #10
 8005c56:	9904      	ldr	r1, [sp, #16]
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f000 fbbf 	bl	80063dc <__multadd>
 8005c5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c60:	9004      	str	r0, [sp, #16]
 8005c62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f000 814d 	beq.w	8005f06 <_dtoa_r+0xb2e>
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	4631      	mov	r1, r6
 8005c70:	220a      	movs	r2, #10
 8005c72:	4620      	mov	r0, r4
 8005c74:	f000 fbb2 	bl	80063dc <__multadd>
 8005c78:	9b02      	ldr	r3, [sp, #8]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	4606      	mov	r6, r0
 8005c7e:	dc4f      	bgt.n	8005d20 <_dtoa_r+0x948>
 8005c80:	9b06      	ldr	r3, [sp, #24]
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	dd4c      	ble.n	8005d20 <_dtoa_r+0x948>
 8005c86:	e011      	b.n	8005cac <_dtoa_r+0x8d4>
 8005c88:	d0c9      	beq.n	8005c1e <_dtoa_r+0x846>
 8005c8a:	9a05      	ldr	r2, [sp, #20]
 8005c8c:	331c      	adds	r3, #28
 8005c8e:	441a      	add	r2, r3
 8005c90:	9205      	str	r2, [sp, #20]
 8005c92:	441d      	add	r5, r3
 8005c94:	4498      	add	r8, r3
 8005c96:	e7c2      	b.n	8005c1e <_dtoa_r+0x846>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	e7f6      	b.n	8005c8a <_dtoa_r+0x8b2>
 8005c9c:	f1b9 0f00 	cmp.w	r9, #0
 8005ca0:	dc38      	bgt.n	8005d14 <_dtoa_r+0x93c>
 8005ca2:	9b06      	ldr	r3, [sp, #24]
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	dd35      	ble.n	8005d14 <_dtoa_r+0x93c>
 8005ca8:	f8cd 9008 	str.w	r9, [sp, #8]
 8005cac:	9b02      	ldr	r3, [sp, #8]
 8005cae:	b963      	cbnz	r3, 8005cca <_dtoa_r+0x8f2>
 8005cb0:	4639      	mov	r1, r7
 8005cb2:	2205      	movs	r2, #5
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	f000 fb91 	bl	80063dc <__multadd>
 8005cba:	4601      	mov	r1, r0
 8005cbc:	4607      	mov	r7, r0
 8005cbe:	9804      	ldr	r0, [sp, #16]
 8005cc0:	f000 fd56 	bl	8006770 <__mcmp>
 8005cc4:	2800      	cmp	r0, #0
 8005cc6:	f73f adcc 	bgt.w	8005862 <_dtoa_r+0x48a>
 8005cca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ccc:	465d      	mov	r5, fp
 8005cce:	ea6f 0a03 	mvn.w	sl, r3
 8005cd2:	f04f 0900 	mov.w	r9, #0
 8005cd6:	4639      	mov	r1, r7
 8005cd8:	4620      	mov	r0, r4
 8005cda:	f000 fb68 	bl	80063ae <_Bfree>
 8005cde:	2e00      	cmp	r6, #0
 8005ce0:	f43f aeb7 	beq.w	8005a52 <_dtoa_r+0x67a>
 8005ce4:	f1b9 0f00 	cmp.w	r9, #0
 8005ce8:	d005      	beq.n	8005cf6 <_dtoa_r+0x91e>
 8005cea:	45b1      	cmp	r9, r6
 8005cec:	d003      	beq.n	8005cf6 <_dtoa_r+0x91e>
 8005cee:	4649      	mov	r1, r9
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	f000 fb5c 	bl	80063ae <_Bfree>
 8005cf6:	4631      	mov	r1, r6
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	f000 fb58 	bl	80063ae <_Bfree>
 8005cfe:	e6a8      	b.n	8005a52 <_dtoa_r+0x67a>
 8005d00:	2700      	movs	r7, #0
 8005d02:	463e      	mov	r6, r7
 8005d04:	e7e1      	b.n	8005cca <_dtoa_r+0x8f2>
 8005d06:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005d0a:	463e      	mov	r6, r7
 8005d0c:	e5a9      	b.n	8005862 <_dtoa_r+0x48a>
 8005d0e:	bf00      	nop
 8005d10:	40240000 	.word	0x40240000
 8005d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d16:	f8cd 9008 	str.w	r9, [sp, #8]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	f000 80fa 	beq.w	8005f14 <_dtoa_r+0xb3c>
 8005d20:	2d00      	cmp	r5, #0
 8005d22:	dd05      	ble.n	8005d30 <_dtoa_r+0x958>
 8005d24:	4631      	mov	r1, r6
 8005d26:	462a      	mov	r2, r5
 8005d28:	4620      	mov	r0, r4
 8005d2a:	f000 fccd 	bl	80066c8 <__lshift>
 8005d2e:	4606      	mov	r6, r0
 8005d30:	9b07      	ldr	r3, [sp, #28]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d04c      	beq.n	8005dd0 <_dtoa_r+0x9f8>
 8005d36:	6871      	ldr	r1, [r6, #4]
 8005d38:	4620      	mov	r0, r4
 8005d3a:	f000 fb04 	bl	8006346 <_Balloc>
 8005d3e:	6932      	ldr	r2, [r6, #16]
 8005d40:	3202      	adds	r2, #2
 8005d42:	4605      	mov	r5, r0
 8005d44:	0092      	lsls	r2, r2, #2
 8005d46:	f106 010c 	add.w	r1, r6, #12
 8005d4a:	300c      	adds	r0, #12
 8005d4c:	f000 faf0 	bl	8006330 <memcpy>
 8005d50:	2201      	movs	r2, #1
 8005d52:	4629      	mov	r1, r5
 8005d54:	4620      	mov	r0, r4
 8005d56:	f000 fcb7 	bl	80066c8 <__lshift>
 8005d5a:	9b00      	ldr	r3, [sp, #0]
 8005d5c:	f8cd b014 	str.w	fp, [sp, #20]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	46b1      	mov	r9, r6
 8005d66:	9307      	str	r3, [sp, #28]
 8005d68:	4606      	mov	r6, r0
 8005d6a:	4639      	mov	r1, r7
 8005d6c:	9804      	ldr	r0, [sp, #16]
 8005d6e:	f7ff faa5 	bl	80052bc <quorem>
 8005d72:	4649      	mov	r1, r9
 8005d74:	4605      	mov	r5, r0
 8005d76:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005d7a:	9804      	ldr	r0, [sp, #16]
 8005d7c:	f000 fcf8 	bl	8006770 <__mcmp>
 8005d80:	4632      	mov	r2, r6
 8005d82:	9000      	str	r0, [sp, #0]
 8005d84:	4639      	mov	r1, r7
 8005d86:	4620      	mov	r0, r4
 8005d88:	f000 fd0c 	bl	80067a4 <__mdiff>
 8005d8c:	68c3      	ldr	r3, [r0, #12]
 8005d8e:	4602      	mov	r2, r0
 8005d90:	bb03      	cbnz	r3, 8005dd4 <_dtoa_r+0x9fc>
 8005d92:	4601      	mov	r1, r0
 8005d94:	9008      	str	r0, [sp, #32]
 8005d96:	9804      	ldr	r0, [sp, #16]
 8005d98:	f000 fcea 	bl	8006770 <__mcmp>
 8005d9c:	9a08      	ldr	r2, [sp, #32]
 8005d9e:	4603      	mov	r3, r0
 8005da0:	4611      	mov	r1, r2
 8005da2:	4620      	mov	r0, r4
 8005da4:	9308      	str	r3, [sp, #32]
 8005da6:	f000 fb02 	bl	80063ae <_Bfree>
 8005daa:	9b08      	ldr	r3, [sp, #32]
 8005dac:	b9a3      	cbnz	r3, 8005dd8 <_dtoa_r+0xa00>
 8005dae:	9a06      	ldr	r2, [sp, #24]
 8005db0:	b992      	cbnz	r2, 8005dd8 <_dtoa_r+0xa00>
 8005db2:	9a07      	ldr	r2, [sp, #28]
 8005db4:	b982      	cbnz	r2, 8005dd8 <_dtoa_r+0xa00>
 8005db6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005dba:	d029      	beq.n	8005e10 <_dtoa_r+0xa38>
 8005dbc:	9b00      	ldr	r3, [sp, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	dd01      	ble.n	8005dc6 <_dtoa_r+0x9ee>
 8005dc2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005dc6:	9b05      	ldr	r3, [sp, #20]
 8005dc8:	1c5d      	adds	r5, r3, #1
 8005dca:	f883 8000 	strb.w	r8, [r3]
 8005dce:	e782      	b.n	8005cd6 <_dtoa_r+0x8fe>
 8005dd0:	4630      	mov	r0, r6
 8005dd2:	e7c2      	b.n	8005d5a <_dtoa_r+0x982>
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e7e3      	b.n	8005da0 <_dtoa_r+0x9c8>
 8005dd8:	9a00      	ldr	r2, [sp, #0]
 8005dda:	2a00      	cmp	r2, #0
 8005ddc:	db04      	blt.n	8005de8 <_dtoa_r+0xa10>
 8005dde:	d125      	bne.n	8005e2c <_dtoa_r+0xa54>
 8005de0:	9a06      	ldr	r2, [sp, #24]
 8005de2:	bb1a      	cbnz	r2, 8005e2c <_dtoa_r+0xa54>
 8005de4:	9a07      	ldr	r2, [sp, #28]
 8005de6:	bb0a      	cbnz	r2, 8005e2c <_dtoa_r+0xa54>
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	ddec      	ble.n	8005dc6 <_dtoa_r+0x9ee>
 8005dec:	2201      	movs	r2, #1
 8005dee:	9904      	ldr	r1, [sp, #16]
 8005df0:	4620      	mov	r0, r4
 8005df2:	f000 fc69 	bl	80066c8 <__lshift>
 8005df6:	4639      	mov	r1, r7
 8005df8:	9004      	str	r0, [sp, #16]
 8005dfa:	f000 fcb9 	bl	8006770 <__mcmp>
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	dc03      	bgt.n	8005e0a <_dtoa_r+0xa32>
 8005e02:	d1e0      	bne.n	8005dc6 <_dtoa_r+0x9ee>
 8005e04:	f018 0f01 	tst.w	r8, #1
 8005e08:	d0dd      	beq.n	8005dc6 <_dtoa_r+0x9ee>
 8005e0a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005e0e:	d1d8      	bne.n	8005dc2 <_dtoa_r+0x9ea>
 8005e10:	9b05      	ldr	r3, [sp, #20]
 8005e12:	9a05      	ldr	r2, [sp, #20]
 8005e14:	1c5d      	adds	r5, r3, #1
 8005e16:	2339      	movs	r3, #57	; 0x39
 8005e18:	7013      	strb	r3, [r2, #0]
 8005e1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e1e:	2b39      	cmp	r3, #57	; 0x39
 8005e20:	f105 32ff 	add.w	r2, r5, #4294967295
 8005e24:	d04f      	beq.n	8005ec6 <_dtoa_r+0xaee>
 8005e26:	3301      	adds	r3, #1
 8005e28:	7013      	strb	r3, [r2, #0]
 8005e2a:	e754      	b.n	8005cd6 <_dtoa_r+0x8fe>
 8005e2c:	9a05      	ldr	r2, [sp, #20]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f102 0501 	add.w	r5, r2, #1
 8005e34:	dd06      	ble.n	8005e44 <_dtoa_r+0xa6c>
 8005e36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005e3a:	d0e9      	beq.n	8005e10 <_dtoa_r+0xa38>
 8005e3c:	f108 0801 	add.w	r8, r8, #1
 8005e40:	9b05      	ldr	r3, [sp, #20]
 8005e42:	e7c2      	b.n	8005dca <_dtoa_r+0x9f2>
 8005e44:	9a02      	ldr	r2, [sp, #8]
 8005e46:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005e4a:	eba5 030b 	sub.w	r3, r5, fp
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d021      	beq.n	8005e96 <_dtoa_r+0xabe>
 8005e52:	2300      	movs	r3, #0
 8005e54:	220a      	movs	r2, #10
 8005e56:	9904      	ldr	r1, [sp, #16]
 8005e58:	4620      	mov	r0, r4
 8005e5a:	f000 fabf 	bl	80063dc <__multadd>
 8005e5e:	45b1      	cmp	r9, r6
 8005e60:	9004      	str	r0, [sp, #16]
 8005e62:	f04f 0300 	mov.w	r3, #0
 8005e66:	f04f 020a 	mov.w	r2, #10
 8005e6a:	4649      	mov	r1, r9
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	d105      	bne.n	8005e7c <_dtoa_r+0xaa4>
 8005e70:	f000 fab4 	bl	80063dc <__multadd>
 8005e74:	4681      	mov	r9, r0
 8005e76:	4606      	mov	r6, r0
 8005e78:	9505      	str	r5, [sp, #20]
 8005e7a:	e776      	b.n	8005d6a <_dtoa_r+0x992>
 8005e7c:	f000 faae 	bl	80063dc <__multadd>
 8005e80:	4631      	mov	r1, r6
 8005e82:	4681      	mov	r9, r0
 8005e84:	2300      	movs	r3, #0
 8005e86:	220a      	movs	r2, #10
 8005e88:	4620      	mov	r0, r4
 8005e8a:	f000 faa7 	bl	80063dc <__multadd>
 8005e8e:	4606      	mov	r6, r0
 8005e90:	e7f2      	b.n	8005e78 <_dtoa_r+0xaa0>
 8005e92:	f04f 0900 	mov.w	r9, #0
 8005e96:	2201      	movs	r2, #1
 8005e98:	9904      	ldr	r1, [sp, #16]
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	f000 fc14 	bl	80066c8 <__lshift>
 8005ea0:	4639      	mov	r1, r7
 8005ea2:	9004      	str	r0, [sp, #16]
 8005ea4:	f000 fc64 	bl	8006770 <__mcmp>
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	dcb6      	bgt.n	8005e1a <_dtoa_r+0xa42>
 8005eac:	d102      	bne.n	8005eb4 <_dtoa_r+0xadc>
 8005eae:	f018 0f01 	tst.w	r8, #1
 8005eb2:	d1b2      	bne.n	8005e1a <_dtoa_r+0xa42>
 8005eb4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005eb8:	2b30      	cmp	r3, #48	; 0x30
 8005eba:	f105 32ff 	add.w	r2, r5, #4294967295
 8005ebe:	f47f af0a 	bne.w	8005cd6 <_dtoa_r+0x8fe>
 8005ec2:	4615      	mov	r5, r2
 8005ec4:	e7f6      	b.n	8005eb4 <_dtoa_r+0xadc>
 8005ec6:	4593      	cmp	fp, r2
 8005ec8:	d105      	bne.n	8005ed6 <_dtoa_r+0xafe>
 8005eca:	2331      	movs	r3, #49	; 0x31
 8005ecc:	f10a 0a01 	add.w	sl, sl, #1
 8005ed0:	f88b 3000 	strb.w	r3, [fp]
 8005ed4:	e6ff      	b.n	8005cd6 <_dtoa_r+0x8fe>
 8005ed6:	4615      	mov	r5, r2
 8005ed8:	e79f      	b.n	8005e1a <_dtoa_r+0xa42>
 8005eda:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005f40 <_dtoa_r+0xb68>
 8005ede:	e007      	b.n	8005ef0 <_dtoa_r+0xb18>
 8005ee0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ee2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005f44 <_dtoa_r+0xb6c>
 8005ee6:	b11b      	cbz	r3, 8005ef0 <_dtoa_r+0xb18>
 8005ee8:	f10b 0308 	add.w	r3, fp, #8
 8005eec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005eee:	6013      	str	r3, [r2, #0]
 8005ef0:	4658      	mov	r0, fp
 8005ef2:	b017      	add	sp, #92	; 0x5c
 8005ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef8:	9b06      	ldr	r3, [sp, #24]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	f77f ae35 	ble.w	8005b6a <_dtoa_r+0x792>
 8005f00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f02:	9307      	str	r3, [sp, #28]
 8005f04:	e649      	b.n	8005b9a <_dtoa_r+0x7c2>
 8005f06:	9b02      	ldr	r3, [sp, #8]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	dc03      	bgt.n	8005f14 <_dtoa_r+0xb3c>
 8005f0c:	9b06      	ldr	r3, [sp, #24]
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	f73f aecc 	bgt.w	8005cac <_dtoa_r+0x8d4>
 8005f14:	465d      	mov	r5, fp
 8005f16:	4639      	mov	r1, r7
 8005f18:	9804      	ldr	r0, [sp, #16]
 8005f1a:	f7ff f9cf 	bl	80052bc <quorem>
 8005f1e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005f22:	f805 8b01 	strb.w	r8, [r5], #1
 8005f26:	9a02      	ldr	r2, [sp, #8]
 8005f28:	eba5 030b 	sub.w	r3, r5, fp
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	ddb0      	ble.n	8005e92 <_dtoa_r+0xaba>
 8005f30:	2300      	movs	r3, #0
 8005f32:	220a      	movs	r2, #10
 8005f34:	9904      	ldr	r1, [sp, #16]
 8005f36:	4620      	mov	r0, r4
 8005f38:	f000 fa50 	bl	80063dc <__multadd>
 8005f3c:	9004      	str	r0, [sp, #16]
 8005f3e:	e7ea      	b.n	8005f16 <_dtoa_r+0xb3e>
 8005f40:	08007f58 	.word	0x08007f58
 8005f44:	08007f7c 	.word	0x08007f7c

08005f48 <__sflush_r>:
 8005f48:	898a      	ldrh	r2, [r1, #12]
 8005f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f4e:	4605      	mov	r5, r0
 8005f50:	0710      	lsls	r0, r2, #28
 8005f52:	460c      	mov	r4, r1
 8005f54:	d458      	bmi.n	8006008 <__sflush_r+0xc0>
 8005f56:	684b      	ldr	r3, [r1, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	dc05      	bgt.n	8005f68 <__sflush_r+0x20>
 8005f5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	dc02      	bgt.n	8005f68 <__sflush_r+0x20>
 8005f62:	2000      	movs	r0, #0
 8005f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f6a:	2e00      	cmp	r6, #0
 8005f6c:	d0f9      	beq.n	8005f62 <__sflush_r+0x1a>
 8005f6e:	2300      	movs	r3, #0
 8005f70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005f74:	682f      	ldr	r7, [r5, #0]
 8005f76:	6a21      	ldr	r1, [r4, #32]
 8005f78:	602b      	str	r3, [r5, #0]
 8005f7a:	d032      	beq.n	8005fe2 <__sflush_r+0x9a>
 8005f7c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005f7e:	89a3      	ldrh	r3, [r4, #12]
 8005f80:	075a      	lsls	r2, r3, #29
 8005f82:	d505      	bpl.n	8005f90 <__sflush_r+0x48>
 8005f84:	6863      	ldr	r3, [r4, #4]
 8005f86:	1ac0      	subs	r0, r0, r3
 8005f88:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f8a:	b10b      	cbz	r3, 8005f90 <__sflush_r+0x48>
 8005f8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f8e:	1ac0      	subs	r0, r0, r3
 8005f90:	2300      	movs	r3, #0
 8005f92:	4602      	mov	r2, r0
 8005f94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f96:	6a21      	ldr	r1, [r4, #32]
 8005f98:	4628      	mov	r0, r5
 8005f9a:	47b0      	blx	r6
 8005f9c:	1c43      	adds	r3, r0, #1
 8005f9e:	89a3      	ldrh	r3, [r4, #12]
 8005fa0:	d106      	bne.n	8005fb0 <__sflush_r+0x68>
 8005fa2:	6829      	ldr	r1, [r5, #0]
 8005fa4:	291d      	cmp	r1, #29
 8005fa6:	d848      	bhi.n	800603a <__sflush_r+0xf2>
 8005fa8:	4a29      	ldr	r2, [pc, #164]	; (8006050 <__sflush_r+0x108>)
 8005faa:	40ca      	lsrs	r2, r1
 8005fac:	07d6      	lsls	r6, r2, #31
 8005fae:	d544      	bpl.n	800603a <__sflush_r+0xf2>
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	6062      	str	r2, [r4, #4]
 8005fb4:	04d9      	lsls	r1, r3, #19
 8005fb6:	6922      	ldr	r2, [r4, #16]
 8005fb8:	6022      	str	r2, [r4, #0]
 8005fba:	d504      	bpl.n	8005fc6 <__sflush_r+0x7e>
 8005fbc:	1c42      	adds	r2, r0, #1
 8005fbe:	d101      	bne.n	8005fc4 <__sflush_r+0x7c>
 8005fc0:	682b      	ldr	r3, [r5, #0]
 8005fc2:	b903      	cbnz	r3, 8005fc6 <__sflush_r+0x7e>
 8005fc4:	6560      	str	r0, [r4, #84]	; 0x54
 8005fc6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fc8:	602f      	str	r7, [r5, #0]
 8005fca:	2900      	cmp	r1, #0
 8005fcc:	d0c9      	beq.n	8005f62 <__sflush_r+0x1a>
 8005fce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005fd2:	4299      	cmp	r1, r3
 8005fd4:	d002      	beq.n	8005fdc <__sflush_r+0x94>
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	f000 fc9e 	bl	8006918 <_free_r>
 8005fdc:	2000      	movs	r0, #0
 8005fde:	6360      	str	r0, [r4, #52]	; 0x34
 8005fe0:	e7c0      	b.n	8005f64 <__sflush_r+0x1c>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	47b0      	blx	r6
 8005fe8:	1c41      	adds	r1, r0, #1
 8005fea:	d1c8      	bne.n	8005f7e <__sflush_r+0x36>
 8005fec:	682b      	ldr	r3, [r5, #0]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d0c5      	beq.n	8005f7e <__sflush_r+0x36>
 8005ff2:	2b1d      	cmp	r3, #29
 8005ff4:	d001      	beq.n	8005ffa <__sflush_r+0xb2>
 8005ff6:	2b16      	cmp	r3, #22
 8005ff8:	d101      	bne.n	8005ffe <__sflush_r+0xb6>
 8005ffa:	602f      	str	r7, [r5, #0]
 8005ffc:	e7b1      	b.n	8005f62 <__sflush_r+0x1a>
 8005ffe:	89a3      	ldrh	r3, [r4, #12]
 8006000:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006004:	81a3      	strh	r3, [r4, #12]
 8006006:	e7ad      	b.n	8005f64 <__sflush_r+0x1c>
 8006008:	690f      	ldr	r7, [r1, #16]
 800600a:	2f00      	cmp	r7, #0
 800600c:	d0a9      	beq.n	8005f62 <__sflush_r+0x1a>
 800600e:	0793      	lsls	r3, r2, #30
 8006010:	680e      	ldr	r6, [r1, #0]
 8006012:	bf08      	it	eq
 8006014:	694b      	ldreq	r3, [r1, #20]
 8006016:	600f      	str	r7, [r1, #0]
 8006018:	bf18      	it	ne
 800601a:	2300      	movne	r3, #0
 800601c:	eba6 0807 	sub.w	r8, r6, r7
 8006020:	608b      	str	r3, [r1, #8]
 8006022:	f1b8 0f00 	cmp.w	r8, #0
 8006026:	dd9c      	ble.n	8005f62 <__sflush_r+0x1a>
 8006028:	4643      	mov	r3, r8
 800602a:	463a      	mov	r2, r7
 800602c:	6a21      	ldr	r1, [r4, #32]
 800602e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006030:	4628      	mov	r0, r5
 8006032:	47b0      	blx	r6
 8006034:	2800      	cmp	r0, #0
 8006036:	dc06      	bgt.n	8006046 <__sflush_r+0xfe>
 8006038:	89a3      	ldrh	r3, [r4, #12]
 800603a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800603e:	81a3      	strh	r3, [r4, #12]
 8006040:	f04f 30ff 	mov.w	r0, #4294967295
 8006044:	e78e      	b.n	8005f64 <__sflush_r+0x1c>
 8006046:	4407      	add	r7, r0
 8006048:	eba8 0800 	sub.w	r8, r8, r0
 800604c:	e7e9      	b.n	8006022 <__sflush_r+0xda>
 800604e:	bf00      	nop
 8006050:	20400001 	.word	0x20400001

08006054 <_fflush_r>:
 8006054:	b538      	push	{r3, r4, r5, lr}
 8006056:	690b      	ldr	r3, [r1, #16]
 8006058:	4605      	mov	r5, r0
 800605a:	460c      	mov	r4, r1
 800605c:	b1db      	cbz	r3, 8006096 <_fflush_r+0x42>
 800605e:	b118      	cbz	r0, 8006068 <_fflush_r+0x14>
 8006060:	6983      	ldr	r3, [r0, #24]
 8006062:	b90b      	cbnz	r3, 8006068 <_fflush_r+0x14>
 8006064:	f000 f860 	bl	8006128 <__sinit>
 8006068:	4b0c      	ldr	r3, [pc, #48]	; (800609c <_fflush_r+0x48>)
 800606a:	429c      	cmp	r4, r3
 800606c:	d109      	bne.n	8006082 <_fflush_r+0x2e>
 800606e:	686c      	ldr	r4, [r5, #4]
 8006070:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006074:	b17b      	cbz	r3, 8006096 <_fflush_r+0x42>
 8006076:	4621      	mov	r1, r4
 8006078:	4628      	mov	r0, r5
 800607a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800607e:	f7ff bf63 	b.w	8005f48 <__sflush_r>
 8006082:	4b07      	ldr	r3, [pc, #28]	; (80060a0 <_fflush_r+0x4c>)
 8006084:	429c      	cmp	r4, r3
 8006086:	d101      	bne.n	800608c <_fflush_r+0x38>
 8006088:	68ac      	ldr	r4, [r5, #8]
 800608a:	e7f1      	b.n	8006070 <_fflush_r+0x1c>
 800608c:	4b05      	ldr	r3, [pc, #20]	; (80060a4 <_fflush_r+0x50>)
 800608e:	429c      	cmp	r4, r3
 8006090:	bf08      	it	eq
 8006092:	68ec      	ldreq	r4, [r5, #12]
 8006094:	e7ec      	b.n	8006070 <_fflush_r+0x1c>
 8006096:	2000      	movs	r0, #0
 8006098:	bd38      	pop	{r3, r4, r5, pc}
 800609a:	bf00      	nop
 800609c:	08007fac 	.word	0x08007fac
 80060a0:	08007fcc 	.word	0x08007fcc
 80060a4:	08007f8c 	.word	0x08007f8c

080060a8 <std>:
 80060a8:	2300      	movs	r3, #0
 80060aa:	b510      	push	{r4, lr}
 80060ac:	4604      	mov	r4, r0
 80060ae:	e9c0 3300 	strd	r3, r3, [r0]
 80060b2:	6083      	str	r3, [r0, #8]
 80060b4:	8181      	strh	r1, [r0, #12]
 80060b6:	6643      	str	r3, [r0, #100]	; 0x64
 80060b8:	81c2      	strh	r2, [r0, #14]
 80060ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060be:	6183      	str	r3, [r0, #24]
 80060c0:	4619      	mov	r1, r3
 80060c2:	2208      	movs	r2, #8
 80060c4:	305c      	adds	r0, #92	; 0x5c
 80060c6:	f7fe fb59 	bl	800477c <memset>
 80060ca:	4b05      	ldr	r3, [pc, #20]	; (80060e0 <std+0x38>)
 80060cc:	6263      	str	r3, [r4, #36]	; 0x24
 80060ce:	4b05      	ldr	r3, [pc, #20]	; (80060e4 <std+0x3c>)
 80060d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80060d2:	4b05      	ldr	r3, [pc, #20]	; (80060e8 <std+0x40>)
 80060d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80060d6:	4b05      	ldr	r3, [pc, #20]	; (80060ec <std+0x44>)
 80060d8:	6224      	str	r4, [r4, #32]
 80060da:	6323      	str	r3, [r4, #48]	; 0x30
 80060dc:	bd10      	pop	{r4, pc}
 80060de:	bf00      	nop
 80060e0:	08006d09 	.word	0x08006d09
 80060e4:	08006d2b 	.word	0x08006d2b
 80060e8:	08006d63 	.word	0x08006d63
 80060ec:	08006d87 	.word	0x08006d87

080060f0 <_cleanup_r>:
 80060f0:	4901      	ldr	r1, [pc, #4]	; (80060f8 <_cleanup_r+0x8>)
 80060f2:	f000 b885 	b.w	8006200 <_fwalk_reent>
 80060f6:	bf00      	nop
 80060f8:	08006055 	.word	0x08006055

080060fc <__sfmoreglue>:
 80060fc:	b570      	push	{r4, r5, r6, lr}
 80060fe:	1e4a      	subs	r2, r1, #1
 8006100:	2568      	movs	r5, #104	; 0x68
 8006102:	4355      	muls	r5, r2
 8006104:	460e      	mov	r6, r1
 8006106:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800610a:	f000 fc53 	bl	80069b4 <_malloc_r>
 800610e:	4604      	mov	r4, r0
 8006110:	b140      	cbz	r0, 8006124 <__sfmoreglue+0x28>
 8006112:	2100      	movs	r1, #0
 8006114:	e9c0 1600 	strd	r1, r6, [r0]
 8006118:	300c      	adds	r0, #12
 800611a:	60a0      	str	r0, [r4, #8]
 800611c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006120:	f7fe fb2c 	bl	800477c <memset>
 8006124:	4620      	mov	r0, r4
 8006126:	bd70      	pop	{r4, r5, r6, pc}

08006128 <__sinit>:
 8006128:	6983      	ldr	r3, [r0, #24]
 800612a:	b510      	push	{r4, lr}
 800612c:	4604      	mov	r4, r0
 800612e:	bb33      	cbnz	r3, 800617e <__sinit+0x56>
 8006130:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006134:	6503      	str	r3, [r0, #80]	; 0x50
 8006136:	4b12      	ldr	r3, [pc, #72]	; (8006180 <__sinit+0x58>)
 8006138:	4a12      	ldr	r2, [pc, #72]	; (8006184 <__sinit+0x5c>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6282      	str	r2, [r0, #40]	; 0x28
 800613e:	4298      	cmp	r0, r3
 8006140:	bf04      	itt	eq
 8006142:	2301      	moveq	r3, #1
 8006144:	6183      	streq	r3, [r0, #24]
 8006146:	f000 f81f 	bl	8006188 <__sfp>
 800614a:	6060      	str	r0, [r4, #4]
 800614c:	4620      	mov	r0, r4
 800614e:	f000 f81b 	bl	8006188 <__sfp>
 8006152:	60a0      	str	r0, [r4, #8]
 8006154:	4620      	mov	r0, r4
 8006156:	f000 f817 	bl	8006188 <__sfp>
 800615a:	2200      	movs	r2, #0
 800615c:	60e0      	str	r0, [r4, #12]
 800615e:	2104      	movs	r1, #4
 8006160:	6860      	ldr	r0, [r4, #4]
 8006162:	f7ff ffa1 	bl	80060a8 <std>
 8006166:	2201      	movs	r2, #1
 8006168:	2109      	movs	r1, #9
 800616a:	68a0      	ldr	r0, [r4, #8]
 800616c:	f7ff ff9c 	bl	80060a8 <std>
 8006170:	2202      	movs	r2, #2
 8006172:	2112      	movs	r1, #18
 8006174:	68e0      	ldr	r0, [r4, #12]
 8006176:	f7ff ff97 	bl	80060a8 <std>
 800617a:	2301      	movs	r3, #1
 800617c:	61a3      	str	r3, [r4, #24]
 800617e:	bd10      	pop	{r4, pc}
 8006180:	08007f48 	.word	0x08007f48
 8006184:	080060f1 	.word	0x080060f1

08006188 <__sfp>:
 8006188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800618a:	4b1b      	ldr	r3, [pc, #108]	; (80061f8 <__sfp+0x70>)
 800618c:	681e      	ldr	r6, [r3, #0]
 800618e:	69b3      	ldr	r3, [r6, #24]
 8006190:	4607      	mov	r7, r0
 8006192:	b913      	cbnz	r3, 800619a <__sfp+0x12>
 8006194:	4630      	mov	r0, r6
 8006196:	f7ff ffc7 	bl	8006128 <__sinit>
 800619a:	3648      	adds	r6, #72	; 0x48
 800619c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80061a0:	3b01      	subs	r3, #1
 80061a2:	d503      	bpl.n	80061ac <__sfp+0x24>
 80061a4:	6833      	ldr	r3, [r6, #0]
 80061a6:	b133      	cbz	r3, 80061b6 <__sfp+0x2e>
 80061a8:	6836      	ldr	r6, [r6, #0]
 80061aa:	e7f7      	b.n	800619c <__sfp+0x14>
 80061ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80061b0:	b16d      	cbz	r5, 80061ce <__sfp+0x46>
 80061b2:	3468      	adds	r4, #104	; 0x68
 80061b4:	e7f4      	b.n	80061a0 <__sfp+0x18>
 80061b6:	2104      	movs	r1, #4
 80061b8:	4638      	mov	r0, r7
 80061ba:	f7ff ff9f 	bl	80060fc <__sfmoreglue>
 80061be:	6030      	str	r0, [r6, #0]
 80061c0:	2800      	cmp	r0, #0
 80061c2:	d1f1      	bne.n	80061a8 <__sfp+0x20>
 80061c4:	230c      	movs	r3, #12
 80061c6:	603b      	str	r3, [r7, #0]
 80061c8:	4604      	mov	r4, r0
 80061ca:	4620      	mov	r0, r4
 80061cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061ce:	4b0b      	ldr	r3, [pc, #44]	; (80061fc <__sfp+0x74>)
 80061d0:	6665      	str	r5, [r4, #100]	; 0x64
 80061d2:	e9c4 5500 	strd	r5, r5, [r4]
 80061d6:	60a5      	str	r5, [r4, #8]
 80061d8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80061dc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80061e0:	2208      	movs	r2, #8
 80061e2:	4629      	mov	r1, r5
 80061e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80061e8:	f7fe fac8 	bl	800477c <memset>
 80061ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80061f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80061f4:	e7e9      	b.n	80061ca <__sfp+0x42>
 80061f6:	bf00      	nop
 80061f8:	08007f48 	.word	0x08007f48
 80061fc:	ffff0001 	.word	0xffff0001

08006200 <_fwalk_reent>:
 8006200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006204:	4680      	mov	r8, r0
 8006206:	4689      	mov	r9, r1
 8006208:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800620c:	2600      	movs	r6, #0
 800620e:	b914      	cbnz	r4, 8006216 <_fwalk_reent+0x16>
 8006210:	4630      	mov	r0, r6
 8006212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006216:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800621a:	3f01      	subs	r7, #1
 800621c:	d501      	bpl.n	8006222 <_fwalk_reent+0x22>
 800621e:	6824      	ldr	r4, [r4, #0]
 8006220:	e7f5      	b.n	800620e <_fwalk_reent+0xe>
 8006222:	89ab      	ldrh	r3, [r5, #12]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d907      	bls.n	8006238 <_fwalk_reent+0x38>
 8006228:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800622c:	3301      	adds	r3, #1
 800622e:	d003      	beq.n	8006238 <_fwalk_reent+0x38>
 8006230:	4629      	mov	r1, r5
 8006232:	4640      	mov	r0, r8
 8006234:	47c8      	blx	r9
 8006236:	4306      	orrs	r6, r0
 8006238:	3568      	adds	r5, #104	; 0x68
 800623a:	e7ee      	b.n	800621a <_fwalk_reent+0x1a>

0800623c <_localeconv_r>:
 800623c:	4b04      	ldr	r3, [pc, #16]	; (8006250 <_localeconv_r+0x14>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6a18      	ldr	r0, [r3, #32]
 8006242:	4b04      	ldr	r3, [pc, #16]	; (8006254 <_localeconv_r+0x18>)
 8006244:	2800      	cmp	r0, #0
 8006246:	bf08      	it	eq
 8006248:	4618      	moveq	r0, r3
 800624a:	30f0      	adds	r0, #240	; 0xf0
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20000010 	.word	0x20000010
 8006254:	20000074 	.word	0x20000074

08006258 <__swhatbuf_r>:
 8006258:	b570      	push	{r4, r5, r6, lr}
 800625a:	460e      	mov	r6, r1
 800625c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006260:	2900      	cmp	r1, #0
 8006262:	b096      	sub	sp, #88	; 0x58
 8006264:	4614      	mov	r4, r2
 8006266:	461d      	mov	r5, r3
 8006268:	da07      	bge.n	800627a <__swhatbuf_r+0x22>
 800626a:	2300      	movs	r3, #0
 800626c:	602b      	str	r3, [r5, #0]
 800626e:	89b3      	ldrh	r3, [r6, #12]
 8006270:	061a      	lsls	r2, r3, #24
 8006272:	d410      	bmi.n	8006296 <__swhatbuf_r+0x3e>
 8006274:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006278:	e00e      	b.n	8006298 <__swhatbuf_r+0x40>
 800627a:	466a      	mov	r2, sp
 800627c:	f000 fdaa 	bl	8006dd4 <_fstat_r>
 8006280:	2800      	cmp	r0, #0
 8006282:	dbf2      	blt.n	800626a <__swhatbuf_r+0x12>
 8006284:	9a01      	ldr	r2, [sp, #4]
 8006286:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800628a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800628e:	425a      	negs	r2, r3
 8006290:	415a      	adcs	r2, r3
 8006292:	602a      	str	r2, [r5, #0]
 8006294:	e7ee      	b.n	8006274 <__swhatbuf_r+0x1c>
 8006296:	2340      	movs	r3, #64	; 0x40
 8006298:	2000      	movs	r0, #0
 800629a:	6023      	str	r3, [r4, #0]
 800629c:	b016      	add	sp, #88	; 0x58
 800629e:	bd70      	pop	{r4, r5, r6, pc}

080062a0 <__smakebuf_r>:
 80062a0:	898b      	ldrh	r3, [r1, #12]
 80062a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80062a4:	079d      	lsls	r5, r3, #30
 80062a6:	4606      	mov	r6, r0
 80062a8:	460c      	mov	r4, r1
 80062aa:	d507      	bpl.n	80062bc <__smakebuf_r+0x1c>
 80062ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80062b0:	6023      	str	r3, [r4, #0]
 80062b2:	6123      	str	r3, [r4, #16]
 80062b4:	2301      	movs	r3, #1
 80062b6:	6163      	str	r3, [r4, #20]
 80062b8:	b002      	add	sp, #8
 80062ba:	bd70      	pop	{r4, r5, r6, pc}
 80062bc:	ab01      	add	r3, sp, #4
 80062be:	466a      	mov	r2, sp
 80062c0:	f7ff ffca 	bl	8006258 <__swhatbuf_r>
 80062c4:	9900      	ldr	r1, [sp, #0]
 80062c6:	4605      	mov	r5, r0
 80062c8:	4630      	mov	r0, r6
 80062ca:	f000 fb73 	bl	80069b4 <_malloc_r>
 80062ce:	b948      	cbnz	r0, 80062e4 <__smakebuf_r+0x44>
 80062d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062d4:	059a      	lsls	r2, r3, #22
 80062d6:	d4ef      	bmi.n	80062b8 <__smakebuf_r+0x18>
 80062d8:	f023 0303 	bic.w	r3, r3, #3
 80062dc:	f043 0302 	orr.w	r3, r3, #2
 80062e0:	81a3      	strh	r3, [r4, #12]
 80062e2:	e7e3      	b.n	80062ac <__smakebuf_r+0xc>
 80062e4:	4b0d      	ldr	r3, [pc, #52]	; (800631c <__smakebuf_r+0x7c>)
 80062e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80062e8:	89a3      	ldrh	r3, [r4, #12]
 80062ea:	6020      	str	r0, [r4, #0]
 80062ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062f0:	81a3      	strh	r3, [r4, #12]
 80062f2:	9b00      	ldr	r3, [sp, #0]
 80062f4:	6163      	str	r3, [r4, #20]
 80062f6:	9b01      	ldr	r3, [sp, #4]
 80062f8:	6120      	str	r0, [r4, #16]
 80062fa:	b15b      	cbz	r3, 8006314 <__smakebuf_r+0x74>
 80062fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006300:	4630      	mov	r0, r6
 8006302:	f000 fd79 	bl	8006df8 <_isatty_r>
 8006306:	b128      	cbz	r0, 8006314 <__smakebuf_r+0x74>
 8006308:	89a3      	ldrh	r3, [r4, #12]
 800630a:	f023 0303 	bic.w	r3, r3, #3
 800630e:	f043 0301 	orr.w	r3, r3, #1
 8006312:	81a3      	strh	r3, [r4, #12]
 8006314:	89a3      	ldrh	r3, [r4, #12]
 8006316:	431d      	orrs	r5, r3
 8006318:	81a5      	strh	r5, [r4, #12]
 800631a:	e7cd      	b.n	80062b8 <__smakebuf_r+0x18>
 800631c:	080060f1 	.word	0x080060f1

08006320 <malloc>:
 8006320:	4b02      	ldr	r3, [pc, #8]	; (800632c <malloc+0xc>)
 8006322:	4601      	mov	r1, r0
 8006324:	6818      	ldr	r0, [r3, #0]
 8006326:	f000 bb45 	b.w	80069b4 <_malloc_r>
 800632a:	bf00      	nop
 800632c:	20000010 	.word	0x20000010

08006330 <memcpy>:
 8006330:	b510      	push	{r4, lr}
 8006332:	1e43      	subs	r3, r0, #1
 8006334:	440a      	add	r2, r1
 8006336:	4291      	cmp	r1, r2
 8006338:	d100      	bne.n	800633c <memcpy+0xc>
 800633a:	bd10      	pop	{r4, pc}
 800633c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006340:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006344:	e7f7      	b.n	8006336 <memcpy+0x6>

08006346 <_Balloc>:
 8006346:	b570      	push	{r4, r5, r6, lr}
 8006348:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800634a:	4604      	mov	r4, r0
 800634c:	460e      	mov	r6, r1
 800634e:	b93d      	cbnz	r5, 8006360 <_Balloc+0x1a>
 8006350:	2010      	movs	r0, #16
 8006352:	f7ff ffe5 	bl	8006320 <malloc>
 8006356:	6260      	str	r0, [r4, #36]	; 0x24
 8006358:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800635c:	6005      	str	r5, [r0, #0]
 800635e:	60c5      	str	r5, [r0, #12]
 8006360:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006362:	68eb      	ldr	r3, [r5, #12]
 8006364:	b183      	cbz	r3, 8006388 <_Balloc+0x42>
 8006366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800636e:	b9b8      	cbnz	r0, 80063a0 <_Balloc+0x5a>
 8006370:	2101      	movs	r1, #1
 8006372:	fa01 f506 	lsl.w	r5, r1, r6
 8006376:	1d6a      	adds	r2, r5, #5
 8006378:	0092      	lsls	r2, r2, #2
 800637a:	4620      	mov	r0, r4
 800637c:	f000 fabe 	bl	80068fc <_calloc_r>
 8006380:	b160      	cbz	r0, 800639c <_Balloc+0x56>
 8006382:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006386:	e00e      	b.n	80063a6 <_Balloc+0x60>
 8006388:	2221      	movs	r2, #33	; 0x21
 800638a:	2104      	movs	r1, #4
 800638c:	4620      	mov	r0, r4
 800638e:	f000 fab5 	bl	80068fc <_calloc_r>
 8006392:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006394:	60e8      	str	r0, [r5, #12]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1e4      	bne.n	8006366 <_Balloc+0x20>
 800639c:	2000      	movs	r0, #0
 800639e:	bd70      	pop	{r4, r5, r6, pc}
 80063a0:	6802      	ldr	r2, [r0, #0]
 80063a2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80063a6:	2300      	movs	r3, #0
 80063a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063ac:	e7f7      	b.n	800639e <_Balloc+0x58>

080063ae <_Bfree>:
 80063ae:	b570      	push	{r4, r5, r6, lr}
 80063b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80063b2:	4606      	mov	r6, r0
 80063b4:	460d      	mov	r5, r1
 80063b6:	b93c      	cbnz	r4, 80063c8 <_Bfree+0x1a>
 80063b8:	2010      	movs	r0, #16
 80063ba:	f7ff ffb1 	bl	8006320 <malloc>
 80063be:	6270      	str	r0, [r6, #36]	; 0x24
 80063c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063c4:	6004      	str	r4, [r0, #0]
 80063c6:	60c4      	str	r4, [r0, #12]
 80063c8:	b13d      	cbz	r5, 80063da <_Bfree+0x2c>
 80063ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80063cc:	686a      	ldr	r2, [r5, #4]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063d4:	6029      	str	r1, [r5, #0]
 80063d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80063da:	bd70      	pop	{r4, r5, r6, pc}

080063dc <__multadd>:
 80063dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063e0:	690d      	ldr	r5, [r1, #16]
 80063e2:	461f      	mov	r7, r3
 80063e4:	4606      	mov	r6, r0
 80063e6:	460c      	mov	r4, r1
 80063e8:	f101 0c14 	add.w	ip, r1, #20
 80063ec:	2300      	movs	r3, #0
 80063ee:	f8dc 0000 	ldr.w	r0, [ip]
 80063f2:	b281      	uxth	r1, r0
 80063f4:	fb02 7101 	mla	r1, r2, r1, r7
 80063f8:	0c0f      	lsrs	r7, r1, #16
 80063fa:	0c00      	lsrs	r0, r0, #16
 80063fc:	fb02 7000 	mla	r0, r2, r0, r7
 8006400:	b289      	uxth	r1, r1
 8006402:	3301      	adds	r3, #1
 8006404:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006408:	429d      	cmp	r5, r3
 800640a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800640e:	f84c 1b04 	str.w	r1, [ip], #4
 8006412:	dcec      	bgt.n	80063ee <__multadd+0x12>
 8006414:	b1d7      	cbz	r7, 800644c <__multadd+0x70>
 8006416:	68a3      	ldr	r3, [r4, #8]
 8006418:	42ab      	cmp	r3, r5
 800641a:	dc12      	bgt.n	8006442 <__multadd+0x66>
 800641c:	6861      	ldr	r1, [r4, #4]
 800641e:	4630      	mov	r0, r6
 8006420:	3101      	adds	r1, #1
 8006422:	f7ff ff90 	bl	8006346 <_Balloc>
 8006426:	6922      	ldr	r2, [r4, #16]
 8006428:	3202      	adds	r2, #2
 800642a:	f104 010c 	add.w	r1, r4, #12
 800642e:	4680      	mov	r8, r0
 8006430:	0092      	lsls	r2, r2, #2
 8006432:	300c      	adds	r0, #12
 8006434:	f7ff ff7c 	bl	8006330 <memcpy>
 8006438:	4621      	mov	r1, r4
 800643a:	4630      	mov	r0, r6
 800643c:	f7ff ffb7 	bl	80063ae <_Bfree>
 8006440:	4644      	mov	r4, r8
 8006442:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006446:	3501      	adds	r5, #1
 8006448:	615f      	str	r7, [r3, #20]
 800644a:	6125      	str	r5, [r4, #16]
 800644c:	4620      	mov	r0, r4
 800644e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006452 <__hi0bits>:
 8006452:	0c02      	lsrs	r2, r0, #16
 8006454:	0412      	lsls	r2, r2, #16
 8006456:	4603      	mov	r3, r0
 8006458:	b9b2      	cbnz	r2, 8006488 <__hi0bits+0x36>
 800645a:	0403      	lsls	r3, r0, #16
 800645c:	2010      	movs	r0, #16
 800645e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006462:	bf04      	itt	eq
 8006464:	021b      	lsleq	r3, r3, #8
 8006466:	3008      	addeq	r0, #8
 8006468:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800646c:	bf04      	itt	eq
 800646e:	011b      	lsleq	r3, r3, #4
 8006470:	3004      	addeq	r0, #4
 8006472:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006476:	bf04      	itt	eq
 8006478:	009b      	lsleq	r3, r3, #2
 800647a:	3002      	addeq	r0, #2
 800647c:	2b00      	cmp	r3, #0
 800647e:	db06      	blt.n	800648e <__hi0bits+0x3c>
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	d503      	bpl.n	800648c <__hi0bits+0x3a>
 8006484:	3001      	adds	r0, #1
 8006486:	4770      	bx	lr
 8006488:	2000      	movs	r0, #0
 800648a:	e7e8      	b.n	800645e <__hi0bits+0xc>
 800648c:	2020      	movs	r0, #32
 800648e:	4770      	bx	lr

08006490 <__lo0bits>:
 8006490:	6803      	ldr	r3, [r0, #0]
 8006492:	f013 0207 	ands.w	r2, r3, #7
 8006496:	4601      	mov	r1, r0
 8006498:	d00b      	beq.n	80064b2 <__lo0bits+0x22>
 800649a:	07da      	lsls	r2, r3, #31
 800649c:	d423      	bmi.n	80064e6 <__lo0bits+0x56>
 800649e:	0798      	lsls	r0, r3, #30
 80064a0:	bf49      	itett	mi
 80064a2:	085b      	lsrmi	r3, r3, #1
 80064a4:	089b      	lsrpl	r3, r3, #2
 80064a6:	2001      	movmi	r0, #1
 80064a8:	600b      	strmi	r3, [r1, #0]
 80064aa:	bf5c      	itt	pl
 80064ac:	600b      	strpl	r3, [r1, #0]
 80064ae:	2002      	movpl	r0, #2
 80064b0:	4770      	bx	lr
 80064b2:	b298      	uxth	r0, r3
 80064b4:	b9a8      	cbnz	r0, 80064e2 <__lo0bits+0x52>
 80064b6:	0c1b      	lsrs	r3, r3, #16
 80064b8:	2010      	movs	r0, #16
 80064ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 80064be:	bf04      	itt	eq
 80064c0:	0a1b      	lsreq	r3, r3, #8
 80064c2:	3008      	addeq	r0, #8
 80064c4:	071a      	lsls	r2, r3, #28
 80064c6:	bf04      	itt	eq
 80064c8:	091b      	lsreq	r3, r3, #4
 80064ca:	3004      	addeq	r0, #4
 80064cc:	079a      	lsls	r2, r3, #30
 80064ce:	bf04      	itt	eq
 80064d0:	089b      	lsreq	r3, r3, #2
 80064d2:	3002      	addeq	r0, #2
 80064d4:	07da      	lsls	r2, r3, #31
 80064d6:	d402      	bmi.n	80064de <__lo0bits+0x4e>
 80064d8:	085b      	lsrs	r3, r3, #1
 80064da:	d006      	beq.n	80064ea <__lo0bits+0x5a>
 80064dc:	3001      	adds	r0, #1
 80064de:	600b      	str	r3, [r1, #0]
 80064e0:	4770      	bx	lr
 80064e2:	4610      	mov	r0, r2
 80064e4:	e7e9      	b.n	80064ba <__lo0bits+0x2a>
 80064e6:	2000      	movs	r0, #0
 80064e8:	4770      	bx	lr
 80064ea:	2020      	movs	r0, #32
 80064ec:	4770      	bx	lr

080064ee <__i2b>:
 80064ee:	b510      	push	{r4, lr}
 80064f0:	460c      	mov	r4, r1
 80064f2:	2101      	movs	r1, #1
 80064f4:	f7ff ff27 	bl	8006346 <_Balloc>
 80064f8:	2201      	movs	r2, #1
 80064fa:	6144      	str	r4, [r0, #20]
 80064fc:	6102      	str	r2, [r0, #16]
 80064fe:	bd10      	pop	{r4, pc}

08006500 <__multiply>:
 8006500:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006504:	4614      	mov	r4, r2
 8006506:	690a      	ldr	r2, [r1, #16]
 8006508:	6923      	ldr	r3, [r4, #16]
 800650a:	429a      	cmp	r2, r3
 800650c:	bfb8      	it	lt
 800650e:	460b      	movlt	r3, r1
 8006510:	4688      	mov	r8, r1
 8006512:	bfbc      	itt	lt
 8006514:	46a0      	movlt	r8, r4
 8006516:	461c      	movlt	r4, r3
 8006518:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800651c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006520:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006524:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006528:	eb07 0609 	add.w	r6, r7, r9
 800652c:	42b3      	cmp	r3, r6
 800652e:	bfb8      	it	lt
 8006530:	3101      	addlt	r1, #1
 8006532:	f7ff ff08 	bl	8006346 <_Balloc>
 8006536:	f100 0514 	add.w	r5, r0, #20
 800653a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800653e:	462b      	mov	r3, r5
 8006540:	2200      	movs	r2, #0
 8006542:	4573      	cmp	r3, lr
 8006544:	d316      	bcc.n	8006574 <__multiply+0x74>
 8006546:	f104 0214 	add.w	r2, r4, #20
 800654a:	f108 0114 	add.w	r1, r8, #20
 800654e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006552:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	9b00      	ldr	r3, [sp, #0]
 800655a:	9201      	str	r2, [sp, #4]
 800655c:	4293      	cmp	r3, r2
 800655e:	d80c      	bhi.n	800657a <__multiply+0x7a>
 8006560:	2e00      	cmp	r6, #0
 8006562:	dd03      	ble.n	800656c <__multiply+0x6c>
 8006564:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006568:	2b00      	cmp	r3, #0
 800656a:	d05d      	beq.n	8006628 <__multiply+0x128>
 800656c:	6106      	str	r6, [r0, #16]
 800656e:	b003      	add	sp, #12
 8006570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006574:	f843 2b04 	str.w	r2, [r3], #4
 8006578:	e7e3      	b.n	8006542 <__multiply+0x42>
 800657a:	f8b2 b000 	ldrh.w	fp, [r2]
 800657e:	f1bb 0f00 	cmp.w	fp, #0
 8006582:	d023      	beq.n	80065cc <__multiply+0xcc>
 8006584:	4689      	mov	r9, r1
 8006586:	46ac      	mov	ip, r5
 8006588:	f04f 0800 	mov.w	r8, #0
 800658c:	f859 4b04 	ldr.w	r4, [r9], #4
 8006590:	f8dc a000 	ldr.w	sl, [ip]
 8006594:	b2a3      	uxth	r3, r4
 8006596:	fa1f fa8a 	uxth.w	sl, sl
 800659a:	fb0b a303 	mla	r3, fp, r3, sl
 800659e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80065a2:	f8dc 4000 	ldr.w	r4, [ip]
 80065a6:	4443      	add	r3, r8
 80065a8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80065ac:	fb0b 840a 	mla	r4, fp, sl, r8
 80065b0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80065b4:	46e2      	mov	sl, ip
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80065bc:	454f      	cmp	r7, r9
 80065be:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80065c2:	f84a 3b04 	str.w	r3, [sl], #4
 80065c6:	d82b      	bhi.n	8006620 <__multiply+0x120>
 80065c8:	f8cc 8004 	str.w	r8, [ip, #4]
 80065cc:	9b01      	ldr	r3, [sp, #4]
 80065ce:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80065d2:	3204      	adds	r2, #4
 80065d4:	f1ba 0f00 	cmp.w	sl, #0
 80065d8:	d020      	beq.n	800661c <__multiply+0x11c>
 80065da:	682b      	ldr	r3, [r5, #0]
 80065dc:	4689      	mov	r9, r1
 80065de:	46a8      	mov	r8, r5
 80065e0:	f04f 0b00 	mov.w	fp, #0
 80065e4:	f8b9 c000 	ldrh.w	ip, [r9]
 80065e8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80065ec:	fb0a 440c 	mla	r4, sl, ip, r4
 80065f0:	445c      	add	r4, fp
 80065f2:	46c4      	mov	ip, r8
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80065fa:	f84c 3b04 	str.w	r3, [ip], #4
 80065fe:	f859 3b04 	ldr.w	r3, [r9], #4
 8006602:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006606:	0c1b      	lsrs	r3, r3, #16
 8006608:	fb0a b303 	mla	r3, sl, r3, fp
 800660c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006610:	454f      	cmp	r7, r9
 8006612:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006616:	d805      	bhi.n	8006624 <__multiply+0x124>
 8006618:	f8c8 3004 	str.w	r3, [r8, #4]
 800661c:	3504      	adds	r5, #4
 800661e:	e79b      	b.n	8006558 <__multiply+0x58>
 8006620:	46d4      	mov	ip, sl
 8006622:	e7b3      	b.n	800658c <__multiply+0x8c>
 8006624:	46e0      	mov	r8, ip
 8006626:	e7dd      	b.n	80065e4 <__multiply+0xe4>
 8006628:	3e01      	subs	r6, #1
 800662a:	e799      	b.n	8006560 <__multiply+0x60>

0800662c <__pow5mult>:
 800662c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006630:	4615      	mov	r5, r2
 8006632:	f012 0203 	ands.w	r2, r2, #3
 8006636:	4606      	mov	r6, r0
 8006638:	460f      	mov	r7, r1
 800663a:	d007      	beq.n	800664c <__pow5mult+0x20>
 800663c:	3a01      	subs	r2, #1
 800663e:	4c21      	ldr	r4, [pc, #132]	; (80066c4 <__pow5mult+0x98>)
 8006640:	2300      	movs	r3, #0
 8006642:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006646:	f7ff fec9 	bl	80063dc <__multadd>
 800664a:	4607      	mov	r7, r0
 800664c:	10ad      	asrs	r5, r5, #2
 800664e:	d035      	beq.n	80066bc <__pow5mult+0x90>
 8006650:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006652:	b93c      	cbnz	r4, 8006664 <__pow5mult+0x38>
 8006654:	2010      	movs	r0, #16
 8006656:	f7ff fe63 	bl	8006320 <malloc>
 800665a:	6270      	str	r0, [r6, #36]	; 0x24
 800665c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006660:	6004      	str	r4, [r0, #0]
 8006662:	60c4      	str	r4, [r0, #12]
 8006664:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006668:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800666c:	b94c      	cbnz	r4, 8006682 <__pow5mult+0x56>
 800666e:	f240 2171 	movw	r1, #625	; 0x271
 8006672:	4630      	mov	r0, r6
 8006674:	f7ff ff3b 	bl	80064ee <__i2b>
 8006678:	2300      	movs	r3, #0
 800667a:	f8c8 0008 	str.w	r0, [r8, #8]
 800667e:	4604      	mov	r4, r0
 8006680:	6003      	str	r3, [r0, #0]
 8006682:	f04f 0800 	mov.w	r8, #0
 8006686:	07eb      	lsls	r3, r5, #31
 8006688:	d50a      	bpl.n	80066a0 <__pow5mult+0x74>
 800668a:	4639      	mov	r1, r7
 800668c:	4622      	mov	r2, r4
 800668e:	4630      	mov	r0, r6
 8006690:	f7ff ff36 	bl	8006500 <__multiply>
 8006694:	4639      	mov	r1, r7
 8006696:	4681      	mov	r9, r0
 8006698:	4630      	mov	r0, r6
 800669a:	f7ff fe88 	bl	80063ae <_Bfree>
 800669e:	464f      	mov	r7, r9
 80066a0:	106d      	asrs	r5, r5, #1
 80066a2:	d00b      	beq.n	80066bc <__pow5mult+0x90>
 80066a4:	6820      	ldr	r0, [r4, #0]
 80066a6:	b938      	cbnz	r0, 80066b8 <__pow5mult+0x8c>
 80066a8:	4622      	mov	r2, r4
 80066aa:	4621      	mov	r1, r4
 80066ac:	4630      	mov	r0, r6
 80066ae:	f7ff ff27 	bl	8006500 <__multiply>
 80066b2:	6020      	str	r0, [r4, #0]
 80066b4:	f8c0 8000 	str.w	r8, [r0]
 80066b8:	4604      	mov	r4, r0
 80066ba:	e7e4      	b.n	8006686 <__pow5mult+0x5a>
 80066bc:	4638      	mov	r0, r7
 80066be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066c2:	bf00      	nop
 80066c4:	080080e0 	.word	0x080080e0

080066c8 <__lshift>:
 80066c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066cc:	460c      	mov	r4, r1
 80066ce:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80066d2:	6923      	ldr	r3, [r4, #16]
 80066d4:	6849      	ldr	r1, [r1, #4]
 80066d6:	eb0a 0903 	add.w	r9, sl, r3
 80066da:	68a3      	ldr	r3, [r4, #8]
 80066dc:	4607      	mov	r7, r0
 80066de:	4616      	mov	r6, r2
 80066e0:	f109 0501 	add.w	r5, r9, #1
 80066e4:	42ab      	cmp	r3, r5
 80066e6:	db32      	blt.n	800674e <__lshift+0x86>
 80066e8:	4638      	mov	r0, r7
 80066ea:	f7ff fe2c 	bl	8006346 <_Balloc>
 80066ee:	2300      	movs	r3, #0
 80066f0:	4680      	mov	r8, r0
 80066f2:	f100 0114 	add.w	r1, r0, #20
 80066f6:	461a      	mov	r2, r3
 80066f8:	4553      	cmp	r3, sl
 80066fa:	db2b      	blt.n	8006754 <__lshift+0x8c>
 80066fc:	6920      	ldr	r0, [r4, #16]
 80066fe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006702:	f104 0314 	add.w	r3, r4, #20
 8006706:	f016 021f 	ands.w	r2, r6, #31
 800670a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800670e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006712:	d025      	beq.n	8006760 <__lshift+0x98>
 8006714:	f1c2 0e20 	rsb	lr, r2, #32
 8006718:	2000      	movs	r0, #0
 800671a:	681e      	ldr	r6, [r3, #0]
 800671c:	468a      	mov	sl, r1
 800671e:	4096      	lsls	r6, r2
 8006720:	4330      	orrs	r0, r6
 8006722:	f84a 0b04 	str.w	r0, [sl], #4
 8006726:	f853 0b04 	ldr.w	r0, [r3], #4
 800672a:	459c      	cmp	ip, r3
 800672c:	fa20 f00e 	lsr.w	r0, r0, lr
 8006730:	d814      	bhi.n	800675c <__lshift+0x94>
 8006732:	6048      	str	r0, [r1, #4]
 8006734:	b108      	cbz	r0, 800673a <__lshift+0x72>
 8006736:	f109 0502 	add.w	r5, r9, #2
 800673a:	3d01      	subs	r5, #1
 800673c:	4638      	mov	r0, r7
 800673e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006742:	4621      	mov	r1, r4
 8006744:	f7ff fe33 	bl	80063ae <_Bfree>
 8006748:	4640      	mov	r0, r8
 800674a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800674e:	3101      	adds	r1, #1
 8006750:	005b      	lsls	r3, r3, #1
 8006752:	e7c7      	b.n	80066e4 <__lshift+0x1c>
 8006754:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006758:	3301      	adds	r3, #1
 800675a:	e7cd      	b.n	80066f8 <__lshift+0x30>
 800675c:	4651      	mov	r1, sl
 800675e:	e7dc      	b.n	800671a <__lshift+0x52>
 8006760:	3904      	subs	r1, #4
 8006762:	f853 2b04 	ldr.w	r2, [r3], #4
 8006766:	f841 2f04 	str.w	r2, [r1, #4]!
 800676a:	459c      	cmp	ip, r3
 800676c:	d8f9      	bhi.n	8006762 <__lshift+0x9a>
 800676e:	e7e4      	b.n	800673a <__lshift+0x72>

08006770 <__mcmp>:
 8006770:	6903      	ldr	r3, [r0, #16]
 8006772:	690a      	ldr	r2, [r1, #16]
 8006774:	1a9b      	subs	r3, r3, r2
 8006776:	b530      	push	{r4, r5, lr}
 8006778:	d10c      	bne.n	8006794 <__mcmp+0x24>
 800677a:	0092      	lsls	r2, r2, #2
 800677c:	3014      	adds	r0, #20
 800677e:	3114      	adds	r1, #20
 8006780:	1884      	adds	r4, r0, r2
 8006782:	4411      	add	r1, r2
 8006784:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006788:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800678c:	4295      	cmp	r5, r2
 800678e:	d003      	beq.n	8006798 <__mcmp+0x28>
 8006790:	d305      	bcc.n	800679e <__mcmp+0x2e>
 8006792:	2301      	movs	r3, #1
 8006794:	4618      	mov	r0, r3
 8006796:	bd30      	pop	{r4, r5, pc}
 8006798:	42a0      	cmp	r0, r4
 800679a:	d3f3      	bcc.n	8006784 <__mcmp+0x14>
 800679c:	e7fa      	b.n	8006794 <__mcmp+0x24>
 800679e:	f04f 33ff 	mov.w	r3, #4294967295
 80067a2:	e7f7      	b.n	8006794 <__mcmp+0x24>

080067a4 <__mdiff>:
 80067a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067a8:	460d      	mov	r5, r1
 80067aa:	4607      	mov	r7, r0
 80067ac:	4611      	mov	r1, r2
 80067ae:	4628      	mov	r0, r5
 80067b0:	4614      	mov	r4, r2
 80067b2:	f7ff ffdd 	bl	8006770 <__mcmp>
 80067b6:	1e06      	subs	r6, r0, #0
 80067b8:	d108      	bne.n	80067cc <__mdiff+0x28>
 80067ba:	4631      	mov	r1, r6
 80067bc:	4638      	mov	r0, r7
 80067be:	f7ff fdc2 	bl	8006346 <_Balloc>
 80067c2:	2301      	movs	r3, #1
 80067c4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80067c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067cc:	bfa4      	itt	ge
 80067ce:	4623      	movge	r3, r4
 80067d0:	462c      	movge	r4, r5
 80067d2:	4638      	mov	r0, r7
 80067d4:	6861      	ldr	r1, [r4, #4]
 80067d6:	bfa6      	itte	ge
 80067d8:	461d      	movge	r5, r3
 80067da:	2600      	movge	r6, #0
 80067dc:	2601      	movlt	r6, #1
 80067de:	f7ff fdb2 	bl	8006346 <_Balloc>
 80067e2:	692b      	ldr	r3, [r5, #16]
 80067e4:	60c6      	str	r6, [r0, #12]
 80067e6:	6926      	ldr	r6, [r4, #16]
 80067e8:	f105 0914 	add.w	r9, r5, #20
 80067ec:	f104 0214 	add.w	r2, r4, #20
 80067f0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80067f4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80067f8:	f100 0514 	add.w	r5, r0, #20
 80067fc:	f04f 0e00 	mov.w	lr, #0
 8006800:	f852 ab04 	ldr.w	sl, [r2], #4
 8006804:	f859 4b04 	ldr.w	r4, [r9], #4
 8006808:	fa1e f18a 	uxtah	r1, lr, sl
 800680c:	b2a3      	uxth	r3, r4
 800680e:	1ac9      	subs	r1, r1, r3
 8006810:	0c23      	lsrs	r3, r4, #16
 8006812:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006816:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800681a:	b289      	uxth	r1, r1
 800681c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006820:	45c8      	cmp	r8, r9
 8006822:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006826:	4694      	mov	ip, r2
 8006828:	f845 3b04 	str.w	r3, [r5], #4
 800682c:	d8e8      	bhi.n	8006800 <__mdiff+0x5c>
 800682e:	45bc      	cmp	ip, r7
 8006830:	d304      	bcc.n	800683c <__mdiff+0x98>
 8006832:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006836:	b183      	cbz	r3, 800685a <__mdiff+0xb6>
 8006838:	6106      	str	r6, [r0, #16]
 800683a:	e7c5      	b.n	80067c8 <__mdiff+0x24>
 800683c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006840:	fa1e f381 	uxtah	r3, lr, r1
 8006844:	141a      	asrs	r2, r3, #16
 8006846:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800684a:	b29b      	uxth	r3, r3
 800684c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006850:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006854:	f845 3b04 	str.w	r3, [r5], #4
 8006858:	e7e9      	b.n	800682e <__mdiff+0x8a>
 800685a:	3e01      	subs	r6, #1
 800685c:	e7e9      	b.n	8006832 <__mdiff+0x8e>

0800685e <__d2b>:
 800685e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006862:	460e      	mov	r6, r1
 8006864:	2101      	movs	r1, #1
 8006866:	ec59 8b10 	vmov	r8, r9, d0
 800686a:	4615      	mov	r5, r2
 800686c:	f7ff fd6b 	bl	8006346 <_Balloc>
 8006870:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006874:	4607      	mov	r7, r0
 8006876:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800687a:	bb34      	cbnz	r4, 80068ca <__d2b+0x6c>
 800687c:	9301      	str	r3, [sp, #4]
 800687e:	f1b8 0300 	subs.w	r3, r8, #0
 8006882:	d027      	beq.n	80068d4 <__d2b+0x76>
 8006884:	a802      	add	r0, sp, #8
 8006886:	f840 3d08 	str.w	r3, [r0, #-8]!
 800688a:	f7ff fe01 	bl	8006490 <__lo0bits>
 800688e:	9900      	ldr	r1, [sp, #0]
 8006890:	b1f0      	cbz	r0, 80068d0 <__d2b+0x72>
 8006892:	9a01      	ldr	r2, [sp, #4]
 8006894:	f1c0 0320 	rsb	r3, r0, #32
 8006898:	fa02 f303 	lsl.w	r3, r2, r3
 800689c:	430b      	orrs	r3, r1
 800689e:	40c2      	lsrs	r2, r0
 80068a0:	617b      	str	r3, [r7, #20]
 80068a2:	9201      	str	r2, [sp, #4]
 80068a4:	9b01      	ldr	r3, [sp, #4]
 80068a6:	61bb      	str	r3, [r7, #24]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	bf14      	ite	ne
 80068ac:	2102      	movne	r1, #2
 80068ae:	2101      	moveq	r1, #1
 80068b0:	6139      	str	r1, [r7, #16]
 80068b2:	b1c4      	cbz	r4, 80068e6 <__d2b+0x88>
 80068b4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80068b8:	4404      	add	r4, r0
 80068ba:	6034      	str	r4, [r6, #0]
 80068bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80068c0:	6028      	str	r0, [r5, #0]
 80068c2:	4638      	mov	r0, r7
 80068c4:	b003      	add	sp, #12
 80068c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068ce:	e7d5      	b.n	800687c <__d2b+0x1e>
 80068d0:	6179      	str	r1, [r7, #20]
 80068d2:	e7e7      	b.n	80068a4 <__d2b+0x46>
 80068d4:	a801      	add	r0, sp, #4
 80068d6:	f7ff fddb 	bl	8006490 <__lo0bits>
 80068da:	9b01      	ldr	r3, [sp, #4]
 80068dc:	617b      	str	r3, [r7, #20]
 80068de:	2101      	movs	r1, #1
 80068e0:	6139      	str	r1, [r7, #16]
 80068e2:	3020      	adds	r0, #32
 80068e4:	e7e5      	b.n	80068b2 <__d2b+0x54>
 80068e6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80068ea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80068ee:	6030      	str	r0, [r6, #0]
 80068f0:	6918      	ldr	r0, [r3, #16]
 80068f2:	f7ff fdae 	bl	8006452 <__hi0bits>
 80068f6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80068fa:	e7e1      	b.n	80068c0 <__d2b+0x62>

080068fc <_calloc_r>:
 80068fc:	b538      	push	{r3, r4, r5, lr}
 80068fe:	fb02 f401 	mul.w	r4, r2, r1
 8006902:	4621      	mov	r1, r4
 8006904:	f000 f856 	bl	80069b4 <_malloc_r>
 8006908:	4605      	mov	r5, r0
 800690a:	b118      	cbz	r0, 8006914 <_calloc_r+0x18>
 800690c:	4622      	mov	r2, r4
 800690e:	2100      	movs	r1, #0
 8006910:	f7fd ff34 	bl	800477c <memset>
 8006914:	4628      	mov	r0, r5
 8006916:	bd38      	pop	{r3, r4, r5, pc}

08006918 <_free_r>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4605      	mov	r5, r0
 800691c:	2900      	cmp	r1, #0
 800691e:	d045      	beq.n	80069ac <_free_r+0x94>
 8006920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006924:	1f0c      	subs	r4, r1, #4
 8006926:	2b00      	cmp	r3, #0
 8006928:	bfb8      	it	lt
 800692a:	18e4      	addlt	r4, r4, r3
 800692c:	f000 fa98 	bl	8006e60 <__malloc_lock>
 8006930:	4a1f      	ldr	r2, [pc, #124]	; (80069b0 <_free_r+0x98>)
 8006932:	6813      	ldr	r3, [r2, #0]
 8006934:	4610      	mov	r0, r2
 8006936:	b933      	cbnz	r3, 8006946 <_free_r+0x2e>
 8006938:	6063      	str	r3, [r4, #4]
 800693a:	6014      	str	r4, [r2, #0]
 800693c:	4628      	mov	r0, r5
 800693e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006942:	f000 ba8e 	b.w	8006e62 <__malloc_unlock>
 8006946:	42a3      	cmp	r3, r4
 8006948:	d90c      	bls.n	8006964 <_free_r+0x4c>
 800694a:	6821      	ldr	r1, [r4, #0]
 800694c:	1862      	adds	r2, r4, r1
 800694e:	4293      	cmp	r3, r2
 8006950:	bf04      	itt	eq
 8006952:	681a      	ldreq	r2, [r3, #0]
 8006954:	685b      	ldreq	r3, [r3, #4]
 8006956:	6063      	str	r3, [r4, #4]
 8006958:	bf04      	itt	eq
 800695a:	1852      	addeq	r2, r2, r1
 800695c:	6022      	streq	r2, [r4, #0]
 800695e:	6004      	str	r4, [r0, #0]
 8006960:	e7ec      	b.n	800693c <_free_r+0x24>
 8006962:	4613      	mov	r3, r2
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	b10a      	cbz	r2, 800696c <_free_r+0x54>
 8006968:	42a2      	cmp	r2, r4
 800696a:	d9fa      	bls.n	8006962 <_free_r+0x4a>
 800696c:	6819      	ldr	r1, [r3, #0]
 800696e:	1858      	adds	r0, r3, r1
 8006970:	42a0      	cmp	r0, r4
 8006972:	d10b      	bne.n	800698c <_free_r+0x74>
 8006974:	6820      	ldr	r0, [r4, #0]
 8006976:	4401      	add	r1, r0
 8006978:	1858      	adds	r0, r3, r1
 800697a:	4282      	cmp	r2, r0
 800697c:	6019      	str	r1, [r3, #0]
 800697e:	d1dd      	bne.n	800693c <_free_r+0x24>
 8006980:	6810      	ldr	r0, [r2, #0]
 8006982:	6852      	ldr	r2, [r2, #4]
 8006984:	605a      	str	r2, [r3, #4]
 8006986:	4401      	add	r1, r0
 8006988:	6019      	str	r1, [r3, #0]
 800698a:	e7d7      	b.n	800693c <_free_r+0x24>
 800698c:	d902      	bls.n	8006994 <_free_r+0x7c>
 800698e:	230c      	movs	r3, #12
 8006990:	602b      	str	r3, [r5, #0]
 8006992:	e7d3      	b.n	800693c <_free_r+0x24>
 8006994:	6820      	ldr	r0, [r4, #0]
 8006996:	1821      	adds	r1, r4, r0
 8006998:	428a      	cmp	r2, r1
 800699a:	bf04      	itt	eq
 800699c:	6811      	ldreq	r1, [r2, #0]
 800699e:	6852      	ldreq	r2, [r2, #4]
 80069a0:	6062      	str	r2, [r4, #4]
 80069a2:	bf04      	itt	eq
 80069a4:	1809      	addeq	r1, r1, r0
 80069a6:	6021      	streq	r1, [r4, #0]
 80069a8:	605c      	str	r4, [r3, #4]
 80069aa:	e7c7      	b.n	800693c <_free_r+0x24>
 80069ac:	bd38      	pop	{r3, r4, r5, pc}
 80069ae:	bf00      	nop
 80069b0:	2000020c 	.word	0x2000020c

080069b4 <_malloc_r>:
 80069b4:	b570      	push	{r4, r5, r6, lr}
 80069b6:	1ccd      	adds	r5, r1, #3
 80069b8:	f025 0503 	bic.w	r5, r5, #3
 80069bc:	3508      	adds	r5, #8
 80069be:	2d0c      	cmp	r5, #12
 80069c0:	bf38      	it	cc
 80069c2:	250c      	movcc	r5, #12
 80069c4:	2d00      	cmp	r5, #0
 80069c6:	4606      	mov	r6, r0
 80069c8:	db01      	blt.n	80069ce <_malloc_r+0x1a>
 80069ca:	42a9      	cmp	r1, r5
 80069cc:	d903      	bls.n	80069d6 <_malloc_r+0x22>
 80069ce:	230c      	movs	r3, #12
 80069d0:	6033      	str	r3, [r6, #0]
 80069d2:	2000      	movs	r0, #0
 80069d4:	bd70      	pop	{r4, r5, r6, pc}
 80069d6:	f000 fa43 	bl	8006e60 <__malloc_lock>
 80069da:	4a21      	ldr	r2, [pc, #132]	; (8006a60 <_malloc_r+0xac>)
 80069dc:	6814      	ldr	r4, [r2, #0]
 80069de:	4621      	mov	r1, r4
 80069e0:	b991      	cbnz	r1, 8006a08 <_malloc_r+0x54>
 80069e2:	4c20      	ldr	r4, [pc, #128]	; (8006a64 <_malloc_r+0xb0>)
 80069e4:	6823      	ldr	r3, [r4, #0]
 80069e6:	b91b      	cbnz	r3, 80069f0 <_malloc_r+0x3c>
 80069e8:	4630      	mov	r0, r6
 80069ea:	f000 f97d 	bl	8006ce8 <_sbrk_r>
 80069ee:	6020      	str	r0, [r4, #0]
 80069f0:	4629      	mov	r1, r5
 80069f2:	4630      	mov	r0, r6
 80069f4:	f000 f978 	bl	8006ce8 <_sbrk_r>
 80069f8:	1c43      	adds	r3, r0, #1
 80069fa:	d124      	bne.n	8006a46 <_malloc_r+0x92>
 80069fc:	230c      	movs	r3, #12
 80069fe:	6033      	str	r3, [r6, #0]
 8006a00:	4630      	mov	r0, r6
 8006a02:	f000 fa2e 	bl	8006e62 <__malloc_unlock>
 8006a06:	e7e4      	b.n	80069d2 <_malloc_r+0x1e>
 8006a08:	680b      	ldr	r3, [r1, #0]
 8006a0a:	1b5b      	subs	r3, r3, r5
 8006a0c:	d418      	bmi.n	8006a40 <_malloc_r+0x8c>
 8006a0e:	2b0b      	cmp	r3, #11
 8006a10:	d90f      	bls.n	8006a32 <_malloc_r+0x7e>
 8006a12:	600b      	str	r3, [r1, #0]
 8006a14:	50cd      	str	r5, [r1, r3]
 8006a16:	18cc      	adds	r4, r1, r3
 8006a18:	4630      	mov	r0, r6
 8006a1a:	f000 fa22 	bl	8006e62 <__malloc_unlock>
 8006a1e:	f104 000b 	add.w	r0, r4, #11
 8006a22:	1d23      	adds	r3, r4, #4
 8006a24:	f020 0007 	bic.w	r0, r0, #7
 8006a28:	1ac3      	subs	r3, r0, r3
 8006a2a:	d0d3      	beq.n	80069d4 <_malloc_r+0x20>
 8006a2c:	425a      	negs	r2, r3
 8006a2e:	50e2      	str	r2, [r4, r3]
 8006a30:	e7d0      	b.n	80069d4 <_malloc_r+0x20>
 8006a32:	428c      	cmp	r4, r1
 8006a34:	684b      	ldr	r3, [r1, #4]
 8006a36:	bf16      	itet	ne
 8006a38:	6063      	strne	r3, [r4, #4]
 8006a3a:	6013      	streq	r3, [r2, #0]
 8006a3c:	460c      	movne	r4, r1
 8006a3e:	e7eb      	b.n	8006a18 <_malloc_r+0x64>
 8006a40:	460c      	mov	r4, r1
 8006a42:	6849      	ldr	r1, [r1, #4]
 8006a44:	e7cc      	b.n	80069e0 <_malloc_r+0x2c>
 8006a46:	1cc4      	adds	r4, r0, #3
 8006a48:	f024 0403 	bic.w	r4, r4, #3
 8006a4c:	42a0      	cmp	r0, r4
 8006a4e:	d005      	beq.n	8006a5c <_malloc_r+0xa8>
 8006a50:	1a21      	subs	r1, r4, r0
 8006a52:	4630      	mov	r0, r6
 8006a54:	f000 f948 	bl	8006ce8 <_sbrk_r>
 8006a58:	3001      	adds	r0, #1
 8006a5a:	d0cf      	beq.n	80069fc <_malloc_r+0x48>
 8006a5c:	6025      	str	r5, [r4, #0]
 8006a5e:	e7db      	b.n	8006a18 <_malloc_r+0x64>
 8006a60:	2000020c 	.word	0x2000020c
 8006a64:	20000210 	.word	0x20000210

08006a68 <__sfputc_r>:
 8006a68:	6893      	ldr	r3, [r2, #8]
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	b410      	push	{r4}
 8006a70:	6093      	str	r3, [r2, #8]
 8006a72:	da08      	bge.n	8006a86 <__sfputc_r+0x1e>
 8006a74:	6994      	ldr	r4, [r2, #24]
 8006a76:	42a3      	cmp	r3, r4
 8006a78:	db01      	blt.n	8006a7e <__sfputc_r+0x16>
 8006a7a:	290a      	cmp	r1, #10
 8006a7c:	d103      	bne.n	8006a86 <__sfputc_r+0x1e>
 8006a7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a82:	f7fe bb5b 	b.w	800513c <__swbuf_r>
 8006a86:	6813      	ldr	r3, [r2, #0]
 8006a88:	1c58      	adds	r0, r3, #1
 8006a8a:	6010      	str	r0, [r2, #0]
 8006a8c:	7019      	strb	r1, [r3, #0]
 8006a8e:	4608      	mov	r0, r1
 8006a90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <__sfputs_r>:
 8006a96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a98:	4606      	mov	r6, r0
 8006a9a:	460f      	mov	r7, r1
 8006a9c:	4614      	mov	r4, r2
 8006a9e:	18d5      	adds	r5, r2, r3
 8006aa0:	42ac      	cmp	r4, r5
 8006aa2:	d101      	bne.n	8006aa8 <__sfputs_r+0x12>
 8006aa4:	2000      	movs	r0, #0
 8006aa6:	e007      	b.n	8006ab8 <__sfputs_r+0x22>
 8006aa8:	463a      	mov	r2, r7
 8006aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aae:	4630      	mov	r0, r6
 8006ab0:	f7ff ffda 	bl	8006a68 <__sfputc_r>
 8006ab4:	1c43      	adds	r3, r0, #1
 8006ab6:	d1f3      	bne.n	8006aa0 <__sfputs_r+0xa>
 8006ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006abc <_vfiprintf_r>:
 8006abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ac0:	460c      	mov	r4, r1
 8006ac2:	b09d      	sub	sp, #116	; 0x74
 8006ac4:	4617      	mov	r7, r2
 8006ac6:	461d      	mov	r5, r3
 8006ac8:	4606      	mov	r6, r0
 8006aca:	b118      	cbz	r0, 8006ad4 <_vfiprintf_r+0x18>
 8006acc:	6983      	ldr	r3, [r0, #24]
 8006ace:	b90b      	cbnz	r3, 8006ad4 <_vfiprintf_r+0x18>
 8006ad0:	f7ff fb2a 	bl	8006128 <__sinit>
 8006ad4:	4b7c      	ldr	r3, [pc, #496]	; (8006cc8 <_vfiprintf_r+0x20c>)
 8006ad6:	429c      	cmp	r4, r3
 8006ad8:	d158      	bne.n	8006b8c <_vfiprintf_r+0xd0>
 8006ada:	6874      	ldr	r4, [r6, #4]
 8006adc:	89a3      	ldrh	r3, [r4, #12]
 8006ade:	0718      	lsls	r0, r3, #28
 8006ae0:	d55e      	bpl.n	8006ba0 <_vfiprintf_r+0xe4>
 8006ae2:	6923      	ldr	r3, [r4, #16]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d05b      	beq.n	8006ba0 <_vfiprintf_r+0xe4>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	9309      	str	r3, [sp, #36]	; 0x24
 8006aec:	2320      	movs	r3, #32
 8006aee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006af2:	2330      	movs	r3, #48	; 0x30
 8006af4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006af8:	9503      	str	r5, [sp, #12]
 8006afa:	f04f 0b01 	mov.w	fp, #1
 8006afe:	46b8      	mov	r8, r7
 8006b00:	4645      	mov	r5, r8
 8006b02:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006b06:	b10b      	cbz	r3, 8006b0c <_vfiprintf_r+0x50>
 8006b08:	2b25      	cmp	r3, #37	; 0x25
 8006b0a:	d154      	bne.n	8006bb6 <_vfiprintf_r+0xfa>
 8006b0c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006b10:	d00b      	beq.n	8006b2a <_vfiprintf_r+0x6e>
 8006b12:	4653      	mov	r3, sl
 8006b14:	463a      	mov	r2, r7
 8006b16:	4621      	mov	r1, r4
 8006b18:	4630      	mov	r0, r6
 8006b1a:	f7ff ffbc 	bl	8006a96 <__sfputs_r>
 8006b1e:	3001      	adds	r0, #1
 8006b20:	f000 80c2 	beq.w	8006ca8 <_vfiprintf_r+0x1ec>
 8006b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b26:	4453      	add	r3, sl
 8006b28:	9309      	str	r3, [sp, #36]	; 0x24
 8006b2a:	f898 3000 	ldrb.w	r3, [r8]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f000 80ba 	beq.w	8006ca8 <_vfiprintf_r+0x1ec>
 8006b34:	2300      	movs	r3, #0
 8006b36:	f04f 32ff 	mov.w	r2, #4294967295
 8006b3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b3e:	9304      	str	r3, [sp, #16]
 8006b40:	9307      	str	r3, [sp, #28]
 8006b42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b46:	931a      	str	r3, [sp, #104]	; 0x68
 8006b48:	46a8      	mov	r8, r5
 8006b4a:	2205      	movs	r2, #5
 8006b4c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006b50:	485e      	ldr	r0, [pc, #376]	; (8006ccc <_vfiprintf_r+0x210>)
 8006b52:	f7f9 fb45 	bl	80001e0 <memchr>
 8006b56:	9b04      	ldr	r3, [sp, #16]
 8006b58:	bb78      	cbnz	r0, 8006bba <_vfiprintf_r+0xfe>
 8006b5a:	06d9      	lsls	r1, r3, #27
 8006b5c:	bf44      	itt	mi
 8006b5e:	2220      	movmi	r2, #32
 8006b60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b64:	071a      	lsls	r2, r3, #28
 8006b66:	bf44      	itt	mi
 8006b68:	222b      	movmi	r2, #43	; 0x2b
 8006b6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b6e:	782a      	ldrb	r2, [r5, #0]
 8006b70:	2a2a      	cmp	r2, #42	; 0x2a
 8006b72:	d02a      	beq.n	8006bca <_vfiprintf_r+0x10e>
 8006b74:	9a07      	ldr	r2, [sp, #28]
 8006b76:	46a8      	mov	r8, r5
 8006b78:	2000      	movs	r0, #0
 8006b7a:	250a      	movs	r5, #10
 8006b7c:	4641      	mov	r1, r8
 8006b7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b82:	3b30      	subs	r3, #48	; 0x30
 8006b84:	2b09      	cmp	r3, #9
 8006b86:	d969      	bls.n	8006c5c <_vfiprintf_r+0x1a0>
 8006b88:	b360      	cbz	r0, 8006be4 <_vfiprintf_r+0x128>
 8006b8a:	e024      	b.n	8006bd6 <_vfiprintf_r+0x11a>
 8006b8c:	4b50      	ldr	r3, [pc, #320]	; (8006cd0 <_vfiprintf_r+0x214>)
 8006b8e:	429c      	cmp	r4, r3
 8006b90:	d101      	bne.n	8006b96 <_vfiprintf_r+0xda>
 8006b92:	68b4      	ldr	r4, [r6, #8]
 8006b94:	e7a2      	b.n	8006adc <_vfiprintf_r+0x20>
 8006b96:	4b4f      	ldr	r3, [pc, #316]	; (8006cd4 <_vfiprintf_r+0x218>)
 8006b98:	429c      	cmp	r4, r3
 8006b9a:	bf08      	it	eq
 8006b9c:	68f4      	ldreq	r4, [r6, #12]
 8006b9e:	e79d      	b.n	8006adc <_vfiprintf_r+0x20>
 8006ba0:	4621      	mov	r1, r4
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	f7fe fb1c 	bl	80051e0 <__swsetup_r>
 8006ba8:	2800      	cmp	r0, #0
 8006baa:	d09d      	beq.n	8006ae8 <_vfiprintf_r+0x2c>
 8006bac:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb0:	b01d      	add	sp, #116	; 0x74
 8006bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bb6:	46a8      	mov	r8, r5
 8006bb8:	e7a2      	b.n	8006b00 <_vfiprintf_r+0x44>
 8006bba:	4a44      	ldr	r2, [pc, #272]	; (8006ccc <_vfiprintf_r+0x210>)
 8006bbc:	1a80      	subs	r0, r0, r2
 8006bbe:	fa0b f000 	lsl.w	r0, fp, r0
 8006bc2:	4318      	orrs	r0, r3
 8006bc4:	9004      	str	r0, [sp, #16]
 8006bc6:	4645      	mov	r5, r8
 8006bc8:	e7be      	b.n	8006b48 <_vfiprintf_r+0x8c>
 8006bca:	9a03      	ldr	r2, [sp, #12]
 8006bcc:	1d11      	adds	r1, r2, #4
 8006bce:	6812      	ldr	r2, [r2, #0]
 8006bd0:	9103      	str	r1, [sp, #12]
 8006bd2:	2a00      	cmp	r2, #0
 8006bd4:	db01      	blt.n	8006bda <_vfiprintf_r+0x11e>
 8006bd6:	9207      	str	r2, [sp, #28]
 8006bd8:	e004      	b.n	8006be4 <_vfiprintf_r+0x128>
 8006bda:	4252      	negs	r2, r2
 8006bdc:	f043 0302 	orr.w	r3, r3, #2
 8006be0:	9207      	str	r2, [sp, #28]
 8006be2:	9304      	str	r3, [sp, #16]
 8006be4:	f898 3000 	ldrb.w	r3, [r8]
 8006be8:	2b2e      	cmp	r3, #46	; 0x2e
 8006bea:	d10e      	bne.n	8006c0a <_vfiprintf_r+0x14e>
 8006bec:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8006bf2:	d138      	bne.n	8006c66 <_vfiprintf_r+0x1aa>
 8006bf4:	9b03      	ldr	r3, [sp, #12]
 8006bf6:	1d1a      	adds	r2, r3, #4
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	9203      	str	r2, [sp, #12]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	bfb8      	it	lt
 8006c00:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c04:	f108 0802 	add.w	r8, r8, #2
 8006c08:	9305      	str	r3, [sp, #20]
 8006c0a:	4d33      	ldr	r5, [pc, #204]	; (8006cd8 <_vfiprintf_r+0x21c>)
 8006c0c:	f898 1000 	ldrb.w	r1, [r8]
 8006c10:	2203      	movs	r2, #3
 8006c12:	4628      	mov	r0, r5
 8006c14:	f7f9 fae4 	bl	80001e0 <memchr>
 8006c18:	b140      	cbz	r0, 8006c2c <_vfiprintf_r+0x170>
 8006c1a:	2340      	movs	r3, #64	; 0x40
 8006c1c:	1b40      	subs	r0, r0, r5
 8006c1e:	fa03 f000 	lsl.w	r0, r3, r0
 8006c22:	9b04      	ldr	r3, [sp, #16]
 8006c24:	4303      	orrs	r3, r0
 8006c26:	f108 0801 	add.w	r8, r8, #1
 8006c2a:	9304      	str	r3, [sp, #16]
 8006c2c:	f898 1000 	ldrb.w	r1, [r8]
 8006c30:	482a      	ldr	r0, [pc, #168]	; (8006cdc <_vfiprintf_r+0x220>)
 8006c32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c36:	2206      	movs	r2, #6
 8006c38:	f108 0701 	add.w	r7, r8, #1
 8006c3c:	f7f9 fad0 	bl	80001e0 <memchr>
 8006c40:	2800      	cmp	r0, #0
 8006c42:	d037      	beq.n	8006cb4 <_vfiprintf_r+0x1f8>
 8006c44:	4b26      	ldr	r3, [pc, #152]	; (8006ce0 <_vfiprintf_r+0x224>)
 8006c46:	bb1b      	cbnz	r3, 8006c90 <_vfiprintf_r+0x1d4>
 8006c48:	9b03      	ldr	r3, [sp, #12]
 8006c4a:	3307      	adds	r3, #7
 8006c4c:	f023 0307 	bic.w	r3, r3, #7
 8006c50:	3308      	adds	r3, #8
 8006c52:	9303      	str	r3, [sp, #12]
 8006c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c56:	444b      	add	r3, r9
 8006c58:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5a:	e750      	b.n	8006afe <_vfiprintf_r+0x42>
 8006c5c:	fb05 3202 	mla	r2, r5, r2, r3
 8006c60:	2001      	movs	r0, #1
 8006c62:	4688      	mov	r8, r1
 8006c64:	e78a      	b.n	8006b7c <_vfiprintf_r+0xc0>
 8006c66:	2300      	movs	r3, #0
 8006c68:	f108 0801 	add.w	r8, r8, #1
 8006c6c:	9305      	str	r3, [sp, #20]
 8006c6e:	4619      	mov	r1, r3
 8006c70:	250a      	movs	r5, #10
 8006c72:	4640      	mov	r0, r8
 8006c74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c78:	3a30      	subs	r2, #48	; 0x30
 8006c7a:	2a09      	cmp	r2, #9
 8006c7c:	d903      	bls.n	8006c86 <_vfiprintf_r+0x1ca>
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d0c3      	beq.n	8006c0a <_vfiprintf_r+0x14e>
 8006c82:	9105      	str	r1, [sp, #20]
 8006c84:	e7c1      	b.n	8006c0a <_vfiprintf_r+0x14e>
 8006c86:	fb05 2101 	mla	r1, r5, r1, r2
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	4680      	mov	r8, r0
 8006c8e:	e7f0      	b.n	8006c72 <_vfiprintf_r+0x1b6>
 8006c90:	ab03      	add	r3, sp, #12
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	4622      	mov	r2, r4
 8006c96:	4b13      	ldr	r3, [pc, #76]	; (8006ce4 <_vfiprintf_r+0x228>)
 8006c98:	a904      	add	r1, sp, #16
 8006c9a:	4630      	mov	r0, r6
 8006c9c:	f7fd fe0a 	bl	80048b4 <_printf_float>
 8006ca0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006ca4:	4681      	mov	r9, r0
 8006ca6:	d1d5      	bne.n	8006c54 <_vfiprintf_r+0x198>
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	065b      	lsls	r3, r3, #25
 8006cac:	f53f af7e 	bmi.w	8006bac <_vfiprintf_r+0xf0>
 8006cb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006cb2:	e77d      	b.n	8006bb0 <_vfiprintf_r+0xf4>
 8006cb4:	ab03      	add	r3, sp, #12
 8006cb6:	9300      	str	r3, [sp, #0]
 8006cb8:	4622      	mov	r2, r4
 8006cba:	4b0a      	ldr	r3, [pc, #40]	; (8006ce4 <_vfiprintf_r+0x228>)
 8006cbc:	a904      	add	r1, sp, #16
 8006cbe:	4630      	mov	r0, r6
 8006cc0:	f7fe f8ae 	bl	8004e20 <_printf_i>
 8006cc4:	e7ec      	b.n	8006ca0 <_vfiprintf_r+0x1e4>
 8006cc6:	bf00      	nop
 8006cc8:	08007fac 	.word	0x08007fac
 8006ccc:	080080ec 	.word	0x080080ec
 8006cd0:	08007fcc 	.word	0x08007fcc
 8006cd4:	08007f8c 	.word	0x08007f8c
 8006cd8:	080080f2 	.word	0x080080f2
 8006cdc:	080080f6 	.word	0x080080f6
 8006ce0:	080048b5 	.word	0x080048b5
 8006ce4:	08006a97 	.word	0x08006a97

08006ce8 <_sbrk_r>:
 8006ce8:	b538      	push	{r3, r4, r5, lr}
 8006cea:	4c06      	ldr	r4, [pc, #24]	; (8006d04 <_sbrk_r+0x1c>)
 8006cec:	2300      	movs	r3, #0
 8006cee:	4605      	mov	r5, r0
 8006cf0:	4608      	mov	r0, r1
 8006cf2:	6023      	str	r3, [r4, #0]
 8006cf4:	f7fb fbe6 	bl	80024c4 <_sbrk>
 8006cf8:	1c43      	adds	r3, r0, #1
 8006cfa:	d102      	bne.n	8006d02 <_sbrk_r+0x1a>
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	b103      	cbz	r3, 8006d02 <_sbrk_r+0x1a>
 8006d00:	602b      	str	r3, [r5, #0]
 8006d02:	bd38      	pop	{r3, r4, r5, pc}
 8006d04:	2000030c 	.word	0x2000030c

08006d08 <__sread>:
 8006d08:	b510      	push	{r4, lr}
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d10:	f000 f8a8 	bl	8006e64 <_read_r>
 8006d14:	2800      	cmp	r0, #0
 8006d16:	bfab      	itete	ge
 8006d18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006d1a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d1c:	181b      	addge	r3, r3, r0
 8006d1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006d22:	bfac      	ite	ge
 8006d24:	6563      	strge	r3, [r4, #84]	; 0x54
 8006d26:	81a3      	strhlt	r3, [r4, #12]
 8006d28:	bd10      	pop	{r4, pc}

08006d2a <__swrite>:
 8006d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d2e:	461f      	mov	r7, r3
 8006d30:	898b      	ldrh	r3, [r1, #12]
 8006d32:	05db      	lsls	r3, r3, #23
 8006d34:	4605      	mov	r5, r0
 8006d36:	460c      	mov	r4, r1
 8006d38:	4616      	mov	r6, r2
 8006d3a:	d505      	bpl.n	8006d48 <__swrite+0x1e>
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d44:	f000 f868 	bl	8006e18 <_lseek_r>
 8006d48:	89a3      	ldrh	r3, [r4, #12]
 8006d4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d52:	81a3      	strh	r3, [r4, #12]
 8006d54:	4632      	mov	r2, r6
 8006d56:	463b      	mov	r3, r7
 8006d58:	4628      	mov	r0, r5
 8006d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d5e:	f000 b817 	b.w	8006d90 <_write_r>

08006d62 <__sseek>:
 8006d62:	b510      	push	{r4, lr}
 8006d64:	460c      	mov	r4, r1
 8006d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d6a:	f000 f855 	bl	8006e18 <_lseek_r>
 8006d6e:	1c43      	adds	r3, r0, #1
 8006d70:	89a3      	ldrh	r3, [r4, #12]
 8006d72:	bf15      	itete	ne
 8006d74:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d7e:	81a3      	strheq	r3, [r4, #12]
 8006d80:	bf18      	it	ne
 8006d82:	81a3      	strhne	r3, [r4, #12]
 8006d84:	bd10      	pop	{r4, pc}

08006d86 <__sclose>:
 8006d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d8a:	f000 b813 	b.w	8006db4 <_close_r>
	...

08006d90 <_write_r>:
 8006d90:	b538      	push	{r3, r4, r5, lr}
 8006d92:	4c07      	ldr	r4, [pc, #28]	; (8006db0 <_write_r+0x20>)
 8006d94:	4605      	mov	r5, r0
 8006d96:	4608      	mov	r0, r1
 8006d98:	4611      	mov	r1, r2
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	6022      	str	r2, [r4, #0]
 8006d9e:	461a      	mov	r2, r3
 8006da0:	f7fb f8ce 	bl	8001f40 <_write>
 8006da4:	1c43      	adds	r3, r0, #1
 8006da6:	d102      	bne.n	8006dae <_write_r+0x1e>
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	b103      	cbz	r3, 8006dae <_write_r+0x1e>
 8006dac:	602b      	str	r3, [r5, #0]
 8006dae:	bd38      	pop	{r3, r4, r5, pc}
 8006db0:	2000030c 	.word	0x2000030c

08006db4 <_close_r>:
 8006db4:	b538      	push	{r3, r4, r5, lr}
 8006db6:	4c06      	ldr	r4, [pc, #24]	; (8006dd0 <_close_r+0x1c>)
 8006db8:	2300      	movs	r3, #0
 8006dba:	4605      	mov	r5, r0
 8006dbc:	4608      	mov	r0, r1
 8006dbe:	6023      	str	r3, [r4, #0]
 8006dc0:	f7fb fb4b 	bl	800245a <_close>
 8006dc4:	1c43      	adds	r3, r0, #1
 8006dc6:	d102      	bne.n	8006dce <_close_r+0x1a>
 8006dc8:	6823      	ldr	r3, [r4, #0]
 8006dca:	b103      	cbz	r3, 8006dce <_close_r+0x1a>
 8006dcc:	602b      	str	r3, [r5, #0]
 8006dce:	bd38      	pop	{r3, r4, r5, pc}
 8006dd0:	2000030c 	.word	0x2000030c

08006dd4 <_fstat_r>:
 8006dd4:	b538      	push	{r3, r4, r5, lr}
 8006dd6:	4c07      	ldr	r4, [pc, #28]	; (8006df4 <_fstat_r+0x20>)
 8006dd8:	2300      	movs	r3, #0
 8006dda:	4605      	mov	r5, r0
 8006ddc:	4608      	mov	r0, r1
 8006dde:	4611      	mov	r1, r2
 8006de0:	6023      	str	r3, [r4, #0]
 8006de2:	f7fb fb46 	bl	8002472 <_fstat>
 8006de6:	1c43      	adds	r3, r0, #1
 8006de8:	d102      	bne.n	8006df0 <_fstat_r+0x1c>
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	b103      	cbz	r3, 8006df0 <_fstat_r+0x1c>
 8006dee:	602b      	str	r3, [r5, #0]
 8006df0:	bd38      	pop	{r3, r4, r5, pc}
 8006df2:	bf00      	nop
 8006df4:	2000030c 	.word	0x2000030c

08006df8 <_isatty_r>:
 8006df8:	b538      	push	{r3, r4, r5, lr}
 8006dfa:	4c06      	ldr	r4, [pc, #24]	; (8006e14 <_isatty_r+0x1c>)
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	4605      	mov	r5, r0
 8006e00:	4608      	mov	r0, r1
 8006e02:	6023      	str	r3, [r4, #0]
 8006e04:	f7fb fb45 	bl	8002492 <_isatty>
 8006e08:	1c43      	adds	r3, r0, #1
 8006e0a:	d102      	bne.n	8006e12 <_isatty_r+0x1a>
 8006e0c:	6823      	ldr	r3, [r4, #0]
 8006e0e:	b103      	cbz	r3, 8006e12 <_isatty_r+0x1a>
 8006e10:	602b      	str	r3, [r5, #0]
 8006e12:	bd38      	pop	{r3, r4, r5, pc}
 8006e14:	2000030c 	.word	0x2000030c

08006e18 <_lseek_r>:
 8006e18:	b538      	push	{r3, r4, r5, lr}
 8006e1a:	4c07      	ldr	r4, [pc, #28]	; (8006e38 <_lseek_r+0x20>)
 8006e1c:	4605      	mov	r5, r0
 8006e1e:	4608      	mov	r0, r1
 8006e20:	4611      	mov	r1, r2
 8006e22:	2200      	movs	r2, #0
 8006e24:	6022      	str	r2, [r4, #0]
 8006e26:	461a      	mov	r2, r3
 8006e28:	f7fb fb3e 	bl	80024a8 <_lseek>
 8006e2c:	1c43      	adds	r3, r0, #1
 8006e2e:	d102      	bne.n	8006e36 <_lseek_r+0x1e>
 8006e30:	6823      	ldr	r3, [r4, #0]
 8006e32:	b103      	cbz	r3, 8006e36 <_lseek_r+0x1e>
 8006e34:	602b      	str	r3, [r5, #0]
 8006e36:	bd38      	pop	{r3, r4, r5, pc}
 8006e38:	2000030c 	.word	0x2000030c

08006e3c <__ascii_mbtowc>:
 8006e3c:	b082      	sub	sp, #8
 8006e3e:	b901      	cbnz	r1, 8006e42 <__ascii_mbtowc+0x6>
 8006e40:	a901      	add	r1, sp, #4
 8006e42:	b142      	cbz	r2, 8006e56 <__ascii_mbtowc+0x1a>
 8006e44:	b14b      	cbz	r3, 8006e5a <__ascii_mbtowc+0x1e>
 8006e46:	7813      	ldrb	r3, [r2, #0]
 8006e48:	600b      	str	r3, [r1, #0]
 8006e4a:	7812      	ldrb	r2, [r2, #0]
 8006e4c:	1c10      	adds	r0, r2, #0
 8006e4e:	bf18      	it	ne
 8006e50:	2001      	movne	r0, #1
 8006e52:	b002      	add	sp, #8
 8006e54:	4770      	bx	lr
 8006e56:	4610      	mov	r0, r2
 8006e58:	e7fb      	b.n	8006e52 <__ascii_mbtowc+0x16>
 8006e5a:	f06f 0001 	mvn.w	r0, #1
 8006e5e:	e7f8      	b.n	8006e52 <__ascii_mbtowc+0x16>

08006e60 <__malloc_lock>:
 8006e60:	4770      	bx	lr

08006e62 <__malloc_unlock>:
 8006e62:	4770      	bx	lr

08006e64 <_read_r>:
 8006e64:	b538      	push	{r3, r4, r5, lr}
 8006e66:	4c07      	ldr	r4, [pc, #28]	; (8006e84 <_read_r+0x20>)
 8006e68:	4605      	mov	r5, r0
 8006e6a:	4608      	mov	r0, r1
 8006e6c:	4611      	mov	r1, r2
 8006e6e:	2200      	movs	r2, #0
 8006e70:	6022      	str	r2, [r4, #0]
 8006e72:	461a      	mov	r2, r3
 8006e74:	f7fb fad4 	bl	8002420 <_read>
 8006e78:	1c43      	adds	r3, r0, #1
 8006e7a:	d102      	bne.n	8006e82 <_read_r+0x1e>
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	b103      	cbz	r3, 8006e82 <_read_r+0x1e>
 8006e80:	602b      	str	r3, [r5, #0]
 8006e82:	bd38      	pop	{r3, r4, r5, pc}
 8006e84:	2000030c 	.word	0x2000030c

08006e88 <__ascii_wctomb>:
 8006e88:	b149      	cbz	r1, 8006e9e <__ascii_wctomb+0x16>
 8006e8a:	2aff      	cmp	r2, #255	; 0xff
 8006e8c:	bf85      	ittet	hi
 8006e8e:	238a      	movhi	r3, #138	; 0x8a
 8006e90:	6003      	strhi	r3, [r0, #0]
 8006e92:	700a      	strbls	r2, [r1, #0]
 8006e94:	f04f 30ff 	movhi.w	r0, #4294967295
 8006e98:	bf98      	it	ls
 8006e9a:	2001      	movls	r0, #1
 8006e9c:	4770      	bx	lr
 8006e9e:	4608      	mov	r0, r1
 8006ea0:	4770      	bx	lr
	...

08006ea4 <asinf>:
 8006ea4:	b510      	push	{r4, lr}
 8006ea6:	ed2d 8b02 	vpush	{d8}
 8006eaa:	4c27      	ldr	r4, [pc, #156]	; (8006f48 <asinf+0xa4>)
 8006eac:	b08a      	sub	sp, #40	; 0x28
 8006eae:	eeb0 8a40 	vmov.f32	s16, s0
 8006eb2:	f000 f9b5 	bl	8007220 <__ieee754_asinf>
 8006eb6:	f994 3000 	ldrsb.w	r3, [r4]
 8006eba:	3301      	adds	r3, #1
 8006ebc:	eef0 8a40 	vmov.f32	s17, s0
 8006ec0:	d03c      	beq.n	8006f3c <asinf+0x98>
 8006ec2:	eeb4 8a48 	vcmp.f32	s16, s16
 8006ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eca:	d637      	bvs.n	8006f3c <asinf+0x98>
 8006ecc:	eeb0 0a48 	vmov.f32	s0, s16
 8006ed0:	f000 fede 	bl	8007c90 <fabsf>
 8006ed4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006ed8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8006edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ee0:	dd2c      	ble.n	8006f3c <asinf+0x98>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	9300      	str	r3, [sp, #0]
 8006ee6:	4b19      	ldr	r3, [pc, #100]	; (8006f4c <asinf+0xa8>)
 8006ee8:	9301      	str	r3, [sp, #4]
 8006eea:	ee18 0a10 	vmov	r0, s16
 8006eee:	2300      	movs	r3, #0
 8006ef0:	9308      	str	r3, [sp, #32]
 8006ef2:	f7f9 fb29 	bl	8000548 <__aeabi_f2d>
 8006ef6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006efa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006efe:	4814      	ldr	r0, [pc, #80]	; (8006f50 <asinf+0xac>)
 8006f00:	f000 fdea 	bl	8007ad8 <nan>
 8006f04:	f994 3000 	ldrsb.w	r3, [r4]
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	ed8d 0b06 	vstr	d0, [sp, #24]
 8006f0e:	d104      	bne.n	8006f1a <asinf+0x76>
 8006f10:	f7fd fc0a 	bl	8004728 <__errno>
 8006f14:	2321      	movs	r3, #33	; 0x21
 8006f16:	6003      	str	r3, [r0, #0]
 8006f18:	e004      	b.n	8006f24 <asinf+0x80>
 8006f1a:	4668      	mov	r0, sp
 8006f1c:	f000 fdd9 	bl	8007ad2 <matherr>
 8006f20:	2800      	cmp	r0, #0
 8006f22:	d0f5      	beq.n	8006f10 <asinf+0x6c>
 8006f24:	9b08      	ldr	r3, [sp, #32]
 8006f26:	b11b      	cbz	r3, 8006f30 <asinf+0x8c>
 8006f28:	f7fd fbfe 	bl	8004728 <__errno>
 8006f2c:	9b08      	ldr	r3, [sp, #32]
 8006f2e:	6003      	str	r3, [r0, #0]
 8006f30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f34:	f7f9 fe38 	bl	8000ba8 <__aeabi_d2f>
 8006f38:	ee08 0a90 	vmov	s17, r0
 8006f3c:	eeb0 0a68 	vmov.f32	s0, s17
 8006f40:	b00a      	add	sp, #40	; 0x28
 8006f42:	ecbd 8b02 	vpop	{d8}
 8006f46:	bd10      	pop	{r4, pc}
 8006f48:	200001e0 	.word	0x200001e0
 8006f4c:	08008208 	.word	0x08008208
 8006f50:	080080f1 	.word	0x080080f1

08006f54 <atan2f>:
 8006f54:	f000 ba4c 	b.w	80073f0 <__ieee754_atan2f>

08006f58 <powf>:
 8006f58:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8006f5c:	ed2d 8b04 	vpush	{d8-d9}
 8006f60:	4ca7      	ldr	r4, [pc, #668]	; (8007200 <powf+0x2a8>)
 8006f62:	b08a      	sub	sp, #40	; 0x28
 8006f64:	eef0 8a40 	vmov.f32	s17, s0
 8006f68:	eeb0 8a60 	vmov.f32	s16, s1
 8006f6c:	f000 faee 	bl	800754c <__ieee754_powf>
 8006f70:	f994 5000 	ldrsb.w	r5, [r4]
 8006f74:	1c6b      	adds	r3, r5, #1
 8006f76:	eeb0 9a40 	vmov.f32	s18, s0
 8006f7a:	4626      	mov	r6, r4
 8006f7c:	d05f      	beq.n	800703e <powf+0xe6>
 8006f7e:	eeb4 8a48 	vcmp.f32	s16, s16
 8006f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f86:	d65a      	bvs.n	800703e <powf+0xe6>
 8006f88:	eef4 8a68 	vcmp.f32	s17, s17
 8006f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f90:	d721      	bvc.n	8006fd6 <powf+0x7e>
 8006f92:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f9a:	d150      	bne.n	800703e <powf+0xe6>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	9300      	str	r3, [sp, #0]
 8006fa0:	4b98      	ldr	r3, [pc, #608]	; (8007204 <powf+0x2ac>)
 8006fa2:	9301      	str	r3, [sp, #4]
 8006fa4:	ee18 0a90 	vmov	r0, s17
 8006fa8:	2300      	movs	r3, #0
 8006faa:	9308      	str	r3, [sp, #32]
 8006fac:	f7f9 facc 	bl	8000548 <__aeabi_f2d>
 8006fb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fb4:	ee18 0a10 	vmov	r0, s16
 8006fb8:	f7f9 fac6 	bl	8000548 <__aeabi_f2d>
 8006fbc:	4b92      	ldr	r3, [pc, #584]	; (8007208 <powf+0x2b0>)
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	2d02      	cmp	r5, #2
 8006fc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fc6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006fca:	d032      	beq.n	8007032 <powf+0xda>
 8006fcc:	4668      	mov	r0, sp
 8006fce:	f000 fd80 	bl	8007ad2 <matherr>
 8006fd2:	bb40      	cbnz	r0, 8007026 <powf+0xce>
 8006fd4:	e065      	b.n	80070a2 <powf+0x14a>
 8006fd6:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800720c <powf+0x2b4>
 8006fda:	eef4 8a69 	vcmp.f32	s17, s19
 8006fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fe2:	d163      	bne.n	80070ac <powf+0x154>
 8006fe4:	eeb4 8a69 	vcmp.f32	s16, s19
 8006fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fec:	d12e      	bne.n	800704c <powf+0xf4>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	9300      	str	r3, [sp, #0]
 8006ff2:	4b84      	ldr	r3, [pc, #528]	; (8007204 <powf+0x2ac>)
 8006ff4:	9301      	str	r3, [sp, #4]
 8006ff6:	ee18 0a90 	vmov	r0, s17
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	9308      	str	r3, [sp, #32]
 8006ffe:	f7f9 faa3 	bl	8000548 <__aeabi_f2d>
 8007002:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007006:	ee18 0a10 	vmov	r0, s16
 800700a:	f7f9 fa9d 	bl	8000548 <__aeabi_f2d>
 800700e:	2200      	movs	r2, #0
 8007010:	2300      	movs	r3, #0
 8007012:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007016:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800701a:	2d00      	cmp	r5, #0
 800701c:	d0d6      	beq.n	8006fcc <powf+0x74>
 800701e:	4b7a      	ldr	r3, [pc, #488]	; (8007208 <powf+0x2b0>)
 8007020:	2200      	movs	r2, #0
 8007022:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007026:	9b08      	ldr	r3, [sp, #32]
 8007028:	b11b      	cbz	r3, 8007032 <powf+0xda>
 800702a:	f7fd fb7d 	bl	8004728 <__errno>
 800702e:	9b08      	ldr	r3, [sp, #32]
 8007030:	6003      	str	r3, [r0, #0]
 8007032:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007036:	f7f9 fdb7 	bl	8000ba8 <__aeabi_d2f>
 800703a:	ee09 0a10 	vmov	s18, r0
 800703e:	eeb0 0a49 	vmov.f32	s0, s18
 8007042:	b00a      	add	sp, #40	; 0x28
 8007044:	ecbd 8b04 	vpop	{d8-d9}
 8007048:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800704c:	eeb0 0a48 	vmov.f32	s0, s16
 8007050:	f000 fe25 	bl	8007c9e <finitef>
 8007054:	2800      	cmp	r0, #0
 8007056:	d0f2      	beq.n	800703e <powf+0xe6>
 8007058:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800705c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007060:	d5ed      	bpl.n	800703e <powf+0xe6>
 8007062:	2301      	movs	r3, #1
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	4b67      	ldr	r3, [pc, #412]	; (8007204 <powf+0x2ac>)
 8007068:	9301      	str	r3, [sp, #4]
 800706a:	ee18 0a90 	vmov	r0, s17
 800706e:	2300      	movs	r3, #0
 8007070:	9308      	str	r3, [sp, #32]
 8007072:	f7f9 fa69 	bl	8000548 <__aeabi_f2d>
 8007076:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800707a:	ee18 0a10 	vmov	r0, s16
 800707e:	f7f9 fa63 	bl	8000548 <__aeabi_f2d>
 8007082:	f994 3000 	ldrsb.w	r3, [r4]
 8007086:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800708a:	b923      	cbnz	r3, 8007096 <powf+0x13e>
 800708c:	2200      	movs	r2, #0
 800708e:	2300      	movs	r3, #0
 8007090:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007094:	e79a      	b.n	8006fcc <powf+0x74>
 8007096:	495e      	ldr	r1, [pc, #376]	; (8007210 <powf+0x2b8>)
 8007098:	2000      	movs	r0, #0
 800709a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d194      	bne.n	8006fcc <powf+0x74>
 80070a2:	f7fd fb41 	bl	8004728 <__errno>
 80070a6:	2321      	movs	r3, #33	; 0x21
 80070a8:	6003      	str	r3, [r0, #0]
 80070aa:	e7bc      	b.n	8007026 <powf+0xce>
 80070ac:	f000 fdf7 	bl	8007c9e <finitef>
 80070b0:	4605      	mov	r5, r0
 80070b2:	2800      	cmp	r0, #0
 80070b4:	d173      	bne.n	800719e <powf+0x246>
 80070b6:	eeb0 0a68 	vmov.f32	s0, s17
 80070ba:	f000 fdf0 	bl	8007c9e <finitef>
 80070be:	2800      	cmp	r0, #0
 80070c0:	d06d      	beq.n	800719e <powf+0x246>
 80070c2:	eeb0 0a48 	vmov.f32	s0, s16
 80070c6:	f000 fdea 	bl	8007c9e <finitef>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	d067      	beq.n	800719e <powf+0x246>
 80070ce:	ee18 0a90 	vmov	r0, s17
 80070d2:	f7f9 fa39 	bl	8000548 <__aeabi_f2d>
 80070d6:	4680      	mov	r8, r0
 80070d8:	ee18 0a10 	vmov	r0, s16
 80070dc:	4689      	mov	r9, r1
 80070de:	f7f9 fa33 	bl	8000548 <__aeabi_f2d>
 80070e2:	eeb4 9a49 	vcmp.f32	s18, s18
 80070e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ea:	f994 4000 	ldrsb.w	r4, [r4]
 80070ee:	4b45      	ldr	r3, [pc, #276]	; (8007204 <powf+0x2ac>)
 80070f0:	d713      	bvc.n	800711a <powf+0x1c2>
 80070f2:	2201      	movs	r2, #1
 80070f4:	e9cd 2300 	strd	r2, r3, [sp]
 80070f8:	9508      	str	r5, [sp, #32]
 80070fa:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80070fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007102:	2c00      	cmp	r4, #0
 8007104:	d0c2      	beq.n	800708c <powf+0x134>
 8007106:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800710a:	ee17 0a90 	vmov	r0, s15
 800710e:	f7f9 fa1b 	bl	8000548 <__aeabi_f2d>
 8007112:	2c02      	cmp	r4, #2
 8007114:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007118:	e7c2      	b.n	80070a0 <powf+0x148>
 800711a:	2203      	movs	r2, #3
 800711c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007120:	e9cd 2300 	strd	r2, r3, [sp]
 8007124:	9508      	str	r5, [sp, #32]
 8007126:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800712a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800712e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8007132:	b9fc      	cbnz	r4, 8007174 <powf+0x21c>
 8007134:	4b37      	ldr	r3, [pc, #220]	; (8007214 <powf+0x2bc>)
 8007136:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800713a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800713e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007142:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007146:	d553      	bpl.n	80071f0 <powf+0x298>
 8007148:	eeb0 0a48 	vmov.f32	s0, s16
 800714c:	f000 fdb8 	bl	8007cc0 <rintf>
 8007150:	eeb4 0a48 	vcmp.f32	s0, s16
 8007154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007158:	d004      	beq.n	8007164 <powf+0x20c>
 800715a:	4b2f      	ldr	r3, [pc, #188]	; (8007218 <powf+0x2c0>)
 800715c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007160:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007164:	f996 3000 	ldrsb.w	r3, [r6]
 8007168:	2b02      	cmp	r3, #2
 800716a:	d141      	bne.n	80071f0 <powf+0x298>
 800716c:	f7fd fadc 	bl	8004728 <__errno>
 8007170:	2322      	movs	r3, #34	; 0x22
 8007172:	e799      	b.n	80070a8 <powf+0x150>
 8007174:	4b29      	ldr	r3, [pc, #164]	; (800721c <powf+0x2c4>)
 8007176:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800717a:	2200      	movs	r2, #0
 800717c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007180:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007184:	d5ee      	bpl.n	8007164 <powf+0x20c>
 8007186:	eeb0 0a48 	vmov.f32	s0, s16
 800718a:	f000 fd99 	bl	8007cc0 <rintf>
 800718e:	eeb4 0a48 	vcmp.f32	s0, s16
 8007192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007196:	d0e5      	beq.n	8007164 <powf+0x20c>
 8007198:	2200      	movs	r2, #0
 800719a:	4b1d      	ldr	r3, [pc, #116]	; (8007210 <powf+0x2b8>)
 800719c:	e7e0      	b.n	8007160 <powf+0x208>
 800719e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80071a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071a6:	f47f af4a 	bne.w	800703e <powf+0xe6>
 80071aa:	eeb0 0a68 	vmov.f32	s0, s17
 80071ae:	f000 fd76 	bl	8007c9e <finitef>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	f43f af43 	beq.w	800703e <powf+0xe6>
 80071b8:	eeb0 0a48 	vmov.f32	s0, s16
 80071bc:	f000 fd6f 	bl	8007c9e <finitef>
 80071c0:	2800      	cmp	r0, #0
 80071c2:	f43f af3c 	beq.w	800703e <powf+0xe6>
 80071c6:	2304      	movs	r3, #4
 80071c8:	9300      	str	r3, [sp, #0]
 80071ca:	4b0e      	ldr	r3, [pc, #56]	; (8007204 <powf+0x2ac>)
 80071cc:	9301      	str	r3, [sp, #4]
 80071ce:	ee18 0a90 	vmov	r0, s17
 80071d2:	2300      	movs	r3, #0
 80071d4:	9308      	str	r3, [sp, #32]
 80071d6:	f7f9 f9b7 	bl	8000548 <__aeabi_f2d>
 80071da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071de:	ee18 0a10 	vmov	r0, s16
 80071e2:	f7f9 f9b1 	bl	8000548 <__aeabi_f2d>
 80071e6:	2200      	movs	r2, #0
 80071e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071ec:	2300      	movs	r3, #0
 80071ee:	e7b7      	b.n	8007160 <powf+0x208>
 80071f0:	4668      	mov	r0, sp
 80071f2:	f000 fc6e 	bl	8007ad2 <matherr>
 80071f6:	2800      	cmp	r0, #0
 80071f8:	f47f af15 	bne.w	8007026 <powf+0xce>
 80071fc:	e7b6      	b.n	800716c <powf+0x214>
 80071fe:	bf00      	nop
 8007200:	200001e0 	.word	0x200001e0
 8007204:	0800820e 	.word	0x0800820e
 8007208:	3ff00000 	.word	0x3ff00000
 800720c:	00000000 	.word	0x00000000
 8007210:	fff00000 	.word	0xfff00000
 8007214:	47efffff 	.word	0x47efffff
 8007218:	c7efffff 	.word	0xc7efffff
 800721c:	7ff00000 	.word	0x7ff00000

08007220 <__ieee754_asinf>:
 8007220:	b538      	push	{r3, r4, r5, lr}
 8007222:	ee10 5a10 	vmov	r5, s0
 8007226:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800722a:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800722e:	ed2d 8b04 	vpush	{d8-d9}
 8007232:	d10c      	bne.n	800724e <__ieee754_asinf+0x2e>
 8007234:	eddf 7a5e 	vldr	s15, [pc, #376]	; 80073b0 <__ieee754_asinf+0x190>
 8007238:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80073b4 <__ieee754_asinf+0x194>
 800723c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007240:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007244:	eeb0 0a67 	vmov.f32	s0, s15
 8007248:	ecbd 8b04 	vpop	{d8-d9}
 800724c:	bd38      	pop	{r3, r4, r5, pc}
 800724e:	dd04      	ble.n	800725a <__ieee754_asinf+0x3a>
 8007250:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007254:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8007258:	e7f6      	b.n	8007248 <__ieee754_asinf+0x28>
 800725a:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800725e:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8007262:	da0b      	bge.n	800727c <__ieee754_asinf+0x5c>
 8007264:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8007268:	da52      	bge.n	8007310 <__ieee754_asinf+0xf0>
 800726a:	eddf 7a53 	vldr	s15, [pc, #332]	; 80073b8 <__ieee754_asinf+0x198>
 800726e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007272:	eef4 7ae8 	vcmpe.f32	s15, s17
 8007276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800727a:	dce5      	bgt.n	8007248 <__ieee754_asinf+0x28>
 800727c:	f000 fd08 	bl	8007c90 <fabsf>
 8007280:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8007284:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8007288:	ee20 8a08 	vmul.f32	s16, s0, s16
 800728c:	eddf 7a4b 	vldr	s15, [pc, #300]	; 80073bc <__ieee754_asinf+0x19c>
 8007290:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80073c0 <__ieee754_asinf+0x1a0>
 8007294:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 80073c4 <__ieee754_asinf+0x1a4>
 8007298:	eea8 7a27 	vfma.f32	s14, s16, s15
 800729c:	eddf 7a4a 	vldr	s15, [pc, #296]	; 80073c8 <__ieee754_asinf+0x1a8>
 80072a0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80072a4:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80073cc <__ieee754_asinf+0x1ac>
 80072a8:	eea7 7a88 	vfma.f32	s14, s15, s16
 80072ac:	eddf 7a48 	vldr	s15, [pc, #288]	; 80073d0 <__ieee754_asinf+0x1b0>
 80072b0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80072b4:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80073d4 <__ieee754_asinf+0x1b4>
 80072b8:	eea7 9a88 	vfma.f32	s18, s15, s16
 80072bc:	eddf 7a46 	vldr	s15, [pc, #280]	; 80073d8 <__ieee754_asinf+0x1b8>
 80072c0:	eee8 7a07 	vfma.f32	s15, s16, s14
 80072c4:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80073dc <__ieee754_asinf+0x1bc>
 80072c8:	eea7 7a88 	vfma.f32	s14, s15, s16
 80072cc:	eddf 7a44 	vldr	s15, [pc, #272]	; 80073e0 <__ieee754_asinf+0x1c0>
 80072d0:	eee7 7a08 	vfma.f32	s15, s14, s16
 80072d4:	eeb0 0a48 	vmov.f32	s0, s16
 80072d8:	eee7 8a88 	vfma.f32	s17, s15, s16
 80072dc:	f000 fbf6 	bl	8007acc <__ieee754_sqrtf>
 80072e0:	4b40      	ldr	r3, [pc, #256]	; (80073e4 <__ieee754_asinf+0x1c4>)
 80072e2:	ee29 9a08 	vmul.f32	s18, s18, s16
 80072e6:	429c      	cmp	r4, r3
 80072e8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 80072ec:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80072f0:	dd3d      	ble.n	800736e <__ieee754_asinf+0x14e>
 80072f2:	eea0 0a06 	vfma.f32	s0, s0, s12
 80072f6:	eddf 7a3c 	vldr	s15, [pc, #240]	; 80073e8 <__ieee754_asinf+0x1c8>
 80072fa:	eee0 7a07 	vfma.f32	s15, s0, s14
 80072fe:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 80073b4 <__ieee754_asinf+0x194>
 8007302:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007306:	2d00      	cmp	r5, #0
 8007308:	bfd8      	it	le
 800730a:	eeb1 0a40 	vnegle.f32	s0, s0
 800730e:	e79b      	b.n	8007248 <__ieee754_asinf+0x28>
 8007310:	ee60 7a00 	vmul.f32	s15, s0, s0
 8007314:	eddf 6a29 	vldr	s13, [pc, #164]	; 80073bc <__ieee754_asinf+0x19c>
 8007318:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80073c0 <__ieee754_asinf+0x1a0>
 800731c:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 80073d4 <__ieee754_asinf+0x1b4>
 8007320:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8007324:	eddf 6a28 	vldr	s13, [pc, #160]	; 80073c8 <__ieee754_asinf+0x1a8>
 8007328:	eee7 6a27 	vfma.f32	s13, s14, s15
 800732c:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80073cc <__ieee754_asinf+0x1ac>
 8007330:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007334:	eddf 6a26 	vldr	s13, [pc, #152]	; 80073d0 <__ieee754_asinf+0x1b0>
 8007338:	eee7 6a27 	vfma.f32	s13, s14, s15
 800733c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80073c4 <__ieee754_asinf+0x1a4>
 8007340:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007344:	eddf 6a24 	vldr	s13, [pc, #144]	; 80073d8 <__ieee754_asinf+0x1b8>
 8007348:	eee7 6a86 	vfma.f32	s13, s15, s12
 800734c:	ed9f 6a23 	vldr	s12, [pc, #140]	; 80073dc <__ieee754_asinf+0x1bc>
 8007350:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8007354:	eddf 6a22 	vldr	s13, [pc, #136]	; 80073e0 <__ieee754_asinf+0x1c0>
 8007358:	eee6 6a27 	vfma.f32	s13, s12, s15
 800735c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007360:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8007364:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8007368:	eea0 0a27 	vfma.f32	s0, s0, s15
 800736c:	e76c      	b.n	8007248 <__ieee754_asinf+0x28>
 800736e:	ee10 3a10 	vmov	r3, s0
 8007372:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007376:	f023 030f 	bic.w	r3, r3, #15
 800737a:	ee07 3a90 	vmov	s15, r3
 800737e:	eef1 6a67 	vneg.f32	s13, s15
 8007382:	eea6 8aa7 	vfma.f32	s16, s13, s15
 8007386:	ee70 5a00 	vadd.f32	s11, s0, s0
 800738a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800738e:	eddf 7a08 	vldr	s15, [pc, #32]	; 80073b0 <__ieee754_asinf+0x190>
 8007392:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8007396:	ed9f 0a15 	vldr	s0, [pc, #84]	; 80073ec <__ieee754_asinf+0x1cc>
 800739a:	eee5 7a47 	vfms.f32	s15, s10, s14
 800739e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 80073a2:	eeb0 6a40 	vmov.f32	s12, s0
 80073a6:	eea6 6a87 	vfma.f32	s12, s13, s14
 80073aa:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80073ae:	e7a8      	b.n	8007302 <__ieee754_asinf+0xe2>
 80073b0:	b33bbd2e 	.word	0xb33bbd2e
 80073b4:	3fc90fdb 	.word	0x3fc90fdb
 80073b8:	7149f2ca 	.word	0x7149f2ca
 80073bc:	3811ef08 	.word	0x3811ef08
 80073c0:	3a4f7f04 	.word	0x3a4f7f04
 80073c4:	3e2aaaab 	.word	0x3e2aaaab
 80073c8:	bd241146 	.word	0xbd241146
 80073cc:	3e4e0aa8 	.word	0x3e4e0aa8
 80073d0:	bea6b090 	.word	0xbea6b090
 80073d4:	3d9dc62e 	.word	0x3d9dc62e
 80073d8:	bf303361 	.word	0xbf303361
 80073dc:	4001572d 	.word	0x4001572d
 80073e0:	c019d139 	.word	0xc019d139
 80073e4:	3f799999 	.word	0x3f799999
 80073e8:	333bbd2e 	.word	0x333bbd2e
 80073ec:	3f490fdb 	.word	0x3f490fdb

080073f0 <__ieee754_atan2f>:
 80073f0:	ee10 2a90 	vmov	r2, s1
 80073f4:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80073f8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80073fc:	b510      	push	{r4, lr}
 80073fe:	eef0 7a40 	vmov.f32	s15, s0
 8007402:	dc06      	bgt.n	8007412 <__ieee754_atan2f+0x22>
 8007404:	ee10 0a10 	vmov	r0, s0
 8007408:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800740c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007410:	dd04      	ble.n	800741c <__ieee754_atan2f+0x2c>
 8007412:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8007416:	eeb0 0a67 	vmov.f32	s0, s15
 800741a:	bd10      	pop	{r4, pc}
 800741c:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8007420:	d103      	bne.n	800742a <__ieee754_atan2f+0x3a>
 8007422:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007426:	f000 bb5f 	b.w	8007ae8 <atanf>
 800742a:	1794      	asrs	r4, r2, #30
 800742c:	f004 0402 	and.w	r4, r4, #2
 8007430:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8007434:	b943      	cbnz	r3, 8007448 <__ieee754_atan2f+0x58>
 8007436:	2c02      	cmp	r4, #2
 8007438:	d06e      	beq.n	8007518 <__ieee754_atan2f+0x128>
 800743a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8007520 <__ieee754_atan2f+0x130>
 800743e:	2c03      	cmp	r4, #3
 8007440:	bf08      	it	eq
 8007442:	eef0 7a47 	vmoveq.f32	s15, s14
 8007446:	e7e6      	b.n	8007416 <__ieee754_atan2f+0x26>
 8007448:	b941      	cbnz	r1, 800745c <__ieee754_atan2f+0x6c>
 800744a:	eddf 7a36 	vldr	s15, [pc, #216]	; 8007524 <__ieee754_atan2f+0x134>
 800744e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8007528 <__ieee754_atan2f+0x138>
 8007452:	2800      	cmp	r0, #0
 8007454:	bfb8      	it	lt
 8007456:	eef0 7a47 	vmovlt.f32	s15, s14
 800745a:	e7dc      	b.n	8007416 <__ieee754_atan2f+0x26>
 800745c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007460:	d122      	bne.n	80074a8 <__ieee754_atan2f+0xb8>
 8007462:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007466:	d112      	bne.n	800748e <__ieee754_atan2f+0x9e>
 8007468:	2c02      	cmp	r4, #2
 800746a:	d00a      	beq.n	8007482 <__ieee754_atan2f+0x92>
 800746c:	2c03      	cmp	r4, #3
 800746e:	d00b      	beq.n	8007488 <__ieee754_atan2f+0x98>
 8007470:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800752c <__ieee754_atan2f+0x13c>
 8007474:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8007530 <__ieee754_atan2f+0x140>
 8007478:	2c01      	cmp	r4, #1
 800747a:	bf18      	it	ne
 800747c:	eef0 7a47 	vmovne.f32	s15, s14
 8007480:	e7c9      	b.n	8007416 <__ieee754_atan2f+0x26>
 8007482:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8007534 <__ieee754_atan2f+0x144>
 8007486:	e7c6      	b.n	8007416 <__ieee754_atan2f+0x26>
 8007488:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8007538 <__ieee754_atan2f+0x148>
 800748c:	e7c3      	b.n	8007416 <__ieee754_atan2f+0x26>
 800748e:	2c02      	cmp	r4, #2
 8007490:	d042      	beq.n	8007518 <__ieee754_atan2f+0x128>
 8007492:	2c03      	cmp	r4, #3
 8007494:	d005      	beq.n	80074a2 <__ieee754_atan2f+0xb2>
 8007496:	2c01      	cmp	r4, #1
 8007498:	eddf 7a28 	vldr	s15, [pc, #160]	; 800753c <__ieee754_atan2f+0x14c>
 800749c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8007540 <__ieee754_atan2f+0x150>
 80074a0:	e7eb      	b.n	800747a <__ieee754_atan2f+0x8a>
 80074a2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007520 <__ieee754_atan2f+0x130>
 80074a6:	e7b6      	b.n	8007416 <__ieee754_atan2f+0x26>
 80074a8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80074ac:	d0cd      	beq.n	800744a <__ieee754_atan2f+0x5a>
 80074ae:	1a5b      	subs	r3, r3, r1
 80074b0:	15db      	asrs	r3, r3, #23
 80074b2:	2b3c      	cmp	r3, #60	; 0x3c
 80074b4:	dc1a      	bgt.n	80074ec <__ieee754_atan2f+0xfc>
 80074b6:	2a00      	cmp	r2, #0
 80074b8:	da01      	bge.n	80074be <__ieee754_atan2f+0xce>
 80074ba:	333c      	adds	r3, #60	; 0x3c
 80074bc:	db19      	blt.n	80074f2 <__ieee754_atan2f+0x102>
 80074be:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80074c2:	f000 fbe5 	bl	8007c90 <fabsf>
 80074c6:	f000 fb0f 	bl	8007ae8 <atanf>
 80074ca:	eef0 7a40 	vmov.f32	s15, s0
 80074ce:	2c01      	cmp	r4, #1
 80074d0:	d012      	beq.n	80074f8 <__ieee754_atan2f+0x108>
 80074d2:	2c02      	cmp	r4, #2
 80074d4:	d017      	beq.n	8007506 <__ieee754_atan2f+0x116>
 80074d6:	2c00      	cmp	r4, #0
 80074d8:	d09d      	beq.n	8007416 <__ieee754_atan2f+0x26>
 80074da:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8007544 <__ieee754_atan2f+0x154>
 80074de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80074e2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8007548 <__ieee754_atan2f+0x158>
 80074e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80074ea:	e794      	b.n	8007416 <__ieee754_atan2f+0x26>
 80074ec:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8007524 <__ieee754_atan2f+0x134>
 80074f0:	e7ed      	b.n	80074ce <__ieee754_atan2f+0xde>
 80074f2:	eddf 7a13 	vldr	s15, [pc, #76]	; 8007540 <__ieee754_atan2f+0x150>
 80074f6:	e7ea      	b.n	80074ce <__ieee754_atan2f+0xde>
 80074f8:	ee17 3a90 	vmov	r3, s15
 80074fc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007500:	ee07 3a90 	vmov	s15, r3
 8007504:	e787      	b.n	8007416 <__ieee754_atan2f+0x26>
 8007506:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8007544 <__ieee754_atan2f+0x154>
 800750a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800750e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8007548 <__ieee754_atan2f+0x158>
 8007512:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007516:	e77e      	b.n	8007416 <__ieee754_atan2f+0x26>
 8007518:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8007548 <__ieee754_atan2f+0x158>
 800751c:	e77b      	b.n	8007416 <__ieee754_atan2f+0x26>
 800751e:	bf00      	nop
 8007520:	c0490fdb 	.word	0xc0490fdb
 8007524:	3fc90fdb 	.word	0x3fc90fdb
 8007528:	bfc90fdb 	.word	0xbfc90fdb
 800752c:	bf490fdb 	.word	0xbf490fdb
 8007530:	3f490fdb 	.word	0x3f490fdb
 8007534:	4016cbe4 	.word	0x4016cbe4
 8007538:	c016cbe4 	.word	0xc016cbe4
 800753c:	80000000 	.word	0x80000000
 8007540:	00000000 	.word	0x00000000
 8007544:	33bbbd2e 	.word	0x33bbbd2e
 8007548:	40490fdb 	.word	0x40490fdb

0800754c <__ieee754_powf>:
 800754c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007550:	ee10 5a90 	vmov	r5, s1
 8007554:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8007558:	ed2d 8b02 	vpush	{d8}
 800755c:	eeb0 8a40 	vmov.f32	s16, s0
 8007560:	eef0 8a60 	vmov.f32	s17, s1
 8007564:	f000 8293 	beq.w	8007a8e <__ieee754_powf+0x542>
 8007568:	ee10 8a10 	vmov	r8, s0
 800756c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8007570:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8007574:	dc06      	bgt.n	8007584 <__ieee754_powf+0x38>
 8007576:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800757a:	dd0a      	ble.n	8007592 <__ieee754_powf+0x46>
 800757c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8007580:	f000 8285 	beq.w	8007a8e <__ieee754_powf+0x542>
 8007584:	ecbd 8b02 	vpop	{d8}
 8007588:	48d9      	ldr	r0, [pc, #868]	; (80078f0 <__ieee754_powf+0x3a4>)
 800758a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800758e:	f000 bb91 	b.w	8007cb4 <nanf>
 8007592:	f1b8 0f00 	cmp.w	r8, #0
 8007596:	da1d      	bge.n	80075d4 <__ieee754_powf+0x88>
 8007598:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800759c:	da2c      	bge.n	80075f8 <__ieee754_powf+0xac>
 800759e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80075a2:	db30      	blt.n	8007606 <__ieee754_powf+0xba>
 80075a4:	15fb      	asrs	r3, r7, #23
 80075a6:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80075aa:	fa47 f603 	asr.w	r6, r7, r3
 80075ae:	fa06 f303 	lsl.w	r3, r6, r3
 80075b2:	42bb      	cmp	r3, r7
 80075b4:	d127      	bne.n	8007606 <__ieee754_powf+0xba>
 80075b6:	f006 0601 	and.w	r6, r6, #1
 80075ba:	f1c6 0602 	rsb	r6, r6, #2
 80075be:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80075c2:	d122      	bne.n	800760a <__ieee754_powf+0xbe>
 80075c4:	2d00      	cmp	r5, #0
 80075c6:	f280 8268 	bge.w	8007a9a <__ieee754_powf+0x54e>
 80075ca:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80075ce:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80075d2:	e00d      	b.n	80075f0 <__ieee754_powf+0xa4>
 80075d4:	2600      	movs	r6, #0
 80075d6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80075da:	d1f0      	bne.n	80075be <__ieee754_powf+0x72>
 80075dc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80075e0:	f000 8255 	beq.w	8007a8e <__ieee754_powf+0x542>
 80075e4:	dd0a      	ble.n	80075fc <__ieee754_powf+0xb0>
 80075e6:	2d00      	cmp	r5, #0
 80075e8:	f280 8254 	bge.w	8007a94 <__ieee754_powf+0x548>
 80075ec:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 80078f4 <__ieee754_powf+0x3a8>
 80075f0:	ecbd 8b02 	vpop	{d8}
 80075f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075f8:	2602      	movs	r6, #2
 80075fa:	e7ec      	b.n	80075d6 <__ieee754_powf+0x8a>
 80075fc:	2d00      	cmp	r5, #0
 80075fe:	daf5      	bge.n	80075ec <__ieee754_powf+0xa0>
 8007600:	eeb1 0a68 	vneg.f32	s0, s17
 8007604:	e7f4      	b.n	80075f0 <__ieee754_powf+0xa4>
 8007606:	2600      	movs	r6, #0
 8007608:	e7d9      	b.n	80075be <__ieee754_powf+0x72>
 800760a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800760e:	d102      	bne.n	8007616 <__ieee754_powf+0xca>
 8007610:	ee28 0a08 	vmul.f32	s0, s16, s16
 8007614:	e7ec      	b.n	80075f0 <__ieee754_powf+0xa4>
 8007616:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800761a:	eeb0 0a48 	vmov.f32	s0, s16
 800761e:	d108      	bne.n	8007632 <__ieee754_powf+0xe6>
 8007620:	f1b8 0f00 	cmp.w	r8, #0
 8007624:	db05      	blt.n	8007632 <__ieee754_powf+0xe6>
 8007626:	ecbd 8b02 	vpop	{d8}
 800762a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800762e:	f000 ba4d 	b.w	8007acc <__ieee754_sqrtf>
 8007632:	f000 fb2d 	bl	8007c90 <fabsf>
 8007636:	b124      	cbz	r4, 8007642 <__ieee754_powf+0xf6>
 8007638:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800763c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8007640:	d117      	bne.n	8007672 <__ieee754_powf+0x126>
 8007642:	2d00      	cmp	r5, #0
 8007644:	bfbc      	itt	lt
 8007646:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800764a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800764e:	f1b8 0f00 	cmp.w	r8, #0
 8007652:	dacd      	bge.n	80075f0 <__ieee754_powf+0xa4>
 8007654:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8007658:	ea54 0306 	orrs.w	r3, r4, r6
 800765c:	d104      	bne.n	8007668 <__ieee754_powf+0x11c>
 800765e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007662:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8007666:	e7c3      	b.n	80075f0 <__ieee754_powf+0xa4>
 8007668:	2e01      	cmp	r6, #1
 800766a:	d1c1      	bne.n	80075f0 <__ieee754_powf+0xa4>
 800766c:	eeb1 0a40 	vneg.f32	s0, s0
 8007670:	e7be      	b.n	80075f0 <__ieee754_powf+0xa4>
 8007672:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8007676:	3801      	subs	r0, #1
 8007678:	ea56 0300 	orrs.w	r3, r6, r0
 800767c:	d104      	bne.n	8007688 <__ieee754_powf+0x13c>
 800767e:	ee38 8a48 	vsub.f32	s16, s16, s16
 8007682:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8007686:	e7b3      	b.n	80075f0 <__ieee754_powf+0xa4>
 8007688:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800768c:	dd6d      	ble.n	800776a <__ieee754_powf+0x21e>
 800768e:	4b9a      	ldr	r3, [pc, #616]	; (80078f8 <__ieee754_powf+0x3ac>)
 8007690:	429c      	cmp	r4, r3
 8007692:	dc06      	bgt.n	80076a2 <__ieee754_powf+0x156>
 8007694:	2d00      	cmp	r5, #0
 8007696:	daa9      	bge.n	80075ec <__ieee754_powf+0xa0>
 8007698:	ed9f 0a98 	vldr	s0, [pc, #608]	; 80078fc <__ieee754_powf+0x3b0>
 800769c:	ee20 0a00 	vmul.f32	s0, s0, s0
 80076a0:	e7a6      	b.n	80075f0 <__ieee754_powf+0xa4>
 80076a2:	4b97      	ldr	r3, [pc, #604]	; (8007900 <__ieee754_powf+0x3b4>)
 80076a4:	429c      	cmp	r4, r3
 80076a6:	dd02      	ble.n	80076ae <__ieee754_powf+0x162>
 80076a8:	2d00      	cmp	r5, #0
 80076aa:	dcf5      	bgt.n	8007698 <__ieee754_powf+0x14c>
 80076ac:	e79e      	b.n	80075ec <__ieee754_powf+0xa0>
 80076ae:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80076b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80076b6:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8007904 <__ieee754_powf+0x3b8>
 80076ba:	eef1 6a40 	vneg.f32	s13, s0
 80076be:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80076c2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80076c6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80076ca:	eee7 7a40 	vfms.f32	s15, s14, s0
 80076ce:	ee60 0a00 	vmul.f32	s1, s0, s0
 80076d2:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8007908 <__ieee754_powf+0x3bc>
 80076d6:	ee67 0aa0 	vmul.f32	s1, s15, s1
 80076da:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800790c <__ieee754_powf+0x3c0>
 80076de:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 80076e2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80076e6:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8007910 <__ieee754_powf+0x3c4>
 80076ea:	eeb0 6a67 	vmov.f32	s12, s15
 80076ee:	eea0 6a07 	vfma.f32	s12, s0, s14
 80076f2:	ee16 3a10 	vmov	r3, s12
 80076f6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80076fa:	f023 030f 	bic.w	r3, r3, #15
 80076fe:	ee00 3a90 	vmov	s1, r3
 8007702:	eee6 0a87 	vfma.f32	s1, s13, s14
 8007706:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800770a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800770e:	f025 050f 	bic.w	r5, r5, #15
 8007712:	ee07 5a10 	vmov	s14, r5
 8007716:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800771a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800771e:	ee07 3a90 	vmov	s15, r3
 8007722:	eee7 0a27 	vfma.f32	s1, s14, s15
 8007726:	3e01      	subs	r6, #1
 8007728:	ea56 0200 	orrs.w	r2, r6, r0
 800772c:	ee07 5a10 	vmov	s14, r5
 8007730:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007734:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8007738:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800773c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8007740:	ee17 4a10 	vmov	r4, s14
 8007744:	bf08      	it	eq
 8007746:	eeb0 8a40 	vmoveq.f32	s16, s0
 800774a:	2c00      	cmp	r4, #0
 800774c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007750:	f340 8184 	ble.w	8007a5c <__ieee754_powf+0x510>
 8007754:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8007758:	f340 80fc 	ble.w	8007954 <__ieee754_powf+0x408>
 800775c:	eddf 7a67 	vldr	s15, [pc, #412]	; 80078fc <__ieee754_powf+0x3b0>
 8007760:	ee28 0a27 	vmul.f32	s0, s16, s15
 8007764:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007768:	e742      	b.n	80075f0 <__ieee754_powf+0xa4>
 800776a:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800776e:	bfbf      	itttt	lt
 8007770:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 8007914 <__ieee754_powf+0x3c8>
 8007774:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8007778:	f06f 0217 	mvnlt.w	r2, #23
 800777c:	ee17 4a90 	vmovlt	r4, s15
 8007780:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8007784:	bfa8      	it	ge
 8007786:	2200      	movge	r2, #0
 8007788:	3b7f      	subs	r3, #127	; 0x7f
 800778a:	4413      	add	r3, r2
 800778c:	4a62      	ldr	r2, [pc, #392]	; (8007918 <__ieee754_powf+0x3cc>)
 800778e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8007792:	4294      	cmp	r4, r2
 8007794:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8007798:	dd06      	ble.n	80077a8 <__ieee754_powf+0x25c>
 800779a:	4a60      	ldr	r2, [pc, #384]	; (800791c <__ieee754_powf+0x3d0>)
 800779c:	4294      	cmp	r4, r2
 800779e:	f340 80a5 	ble.w	80078ec <__ieee754_powf+0x3a0>
 80077a2:	3301      	adds	r3, #1
 80077a4:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80077a8:	2400      	movs	r4, #0
 80077aa:	4a5d      	ldr	r2, [pc, #372]	; (8007920 <__ieee754_powf+0x3d4>)
 80077ac:	00a7      	lsls	r7, r4, #2
 80077ae:	443a      	add	r2, r7
 80077b0:	ee07 1a90 	vmov	s15, r1
 80077b4:	ed92 7a00 	vldr	s14, [r2]
 80077b8:	4a5a      	ldr	r2, [pc, #360]	; (8007924 <__ieee754_powf+0x3d8>)
 80077ba:	ee37 6a27 	vadd.f32	s12, s14, s15
 80077be:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80077c2:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80077c6:	1049      	asrs	r1, r1, #1
 80077c8:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80077cc:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80077d0:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80077d4:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80077d8:	ee06 1a10 	vmov	s12, r1
 80077dc:	ee65 4aa6 	vmul.f32	s9, s11, s13
 80077e0:	ee14 ca90 	vmov	ip, s9
 80077e4:	ea02 0c0c 	and.w	ip, r2, ip
 80077e8:	ee05 ca10 	vmov	s10, ip
 80077ec:	eeb1 4a45 	vneg.f32	s8, s10
 80077f0:	eee4 5a06 	vfma.f32	s11, s8, s12
 80077f4:	ee36 6a47 	vsub.f32	s12, s12, s14
 80077f8:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8007928 <__ieee754_powf+0x3dc>
 80077fc:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8007800:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8007804:	eee4 5a06 	vfma.f32	s11, s8, s12
 8007808:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800780c:	ee25 6aa6 	vmul.f32	s12, s11, s13
 8007810:	eddf 5a46 	vldr	s11, [pc, #280]	; 800792c <__ieee754_powf+0x3e0>
 8007814:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8007818:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007930 <__ieee754_powf+0x3e4>
 800781c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8007820:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8007904 <__ieee754_powf+0x3b8>
 8007824:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8007828:	eddf 5a42 	vldr	s11, [pc, #264]	; 8007934 <__ieee754_powf+0x3e8>
 800782c:	eee7 5a27 	vfma.f32	s11, s14, s15
 8007830:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8007938 <__ieee754_powf+0x3ec>
 8007834:	ee75 6a24 	vadd.f32	s13, s10, s9
 8007838:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800783c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8007840:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 8007844:	eef0 7a65 	vmov.f32	s15, s11
 8007848:	eee3 6a87 	vfma.f32	s13, s7, s14
 800784c:	eee5 7a05 	vfma.f32	s15, s10, s10
 8007850:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007854:	ee17 1a90 	vmov	r1, s15
 8007858:	4011      	ands	r1, r2
 800785a:	ee07 1a90 	vmov	s15, r1
 800785e:	ee37 7ae5 	vsub.f32	s14, s15, s11
 8007862:	eddf 5a36 	vldr	s11, [pc, #216]	; 800793c <__ieee754_powf+0x3f0>
 8007866:	eea4 7a05 	vfma.f32	s14, s8, s10
 800786a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800786e:	ee27 7a24 	vmul.f32	s14, s14, s9
 8007872:	eea7 7a86 	vfma.f32	s14, s15, s12
 8007876:	eeb0 6a47 	vmov.f32	s12, s14
 800787a:	eea5 6a27 	vfma.f32	s12, s10, s15
 800787e:	ee16 1a10 	vmov	r1, s12
 8007882:	4011      	ands	r1, r2
 8007884:	ee06 1a90 	vmov	s13, r1
 8007888:	eee4 6a27 	vfma.f32	s13, s8, s15
 800788c:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8007940 <__ieee754_powf+0x3f4>
 8007890:	ee37 7a66 	vsub.f32	s14, s14, s13
 8007894:	ee06 1a10 	vmov	s12, r1
 8007898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800789c:	eddf 7a29 	vldr	s15, [pc, #164]	; 8007944 <__ieee754_powf+0x3f8>
 80078a0:	4929      	ldr	r1, [pc, #164]	; (8007948 <__ieee754_powf+0x3fc>)
 80078a2:	eea6 7a27 	vfma.f32	s14, s12, s15
 80078a6:	4439      	add	r1, r7
 80078a8:	edd1 7a00 	vldr	s15, [r1]
 80078ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80078b0:	ee07 3a90 	vmov	s15, r3
 80078b4:	eef0 0a47 	vmov.f32	s1, s14
 80078b8:	4b24      	ldr	r3, [pc, #144]	; (800794c <__ieee754_powf+0x400>)
 80078ba:	eee6 0a25 	vfma.f32	s1, s12, s11
 80078be:	443b      	add	r3, r7
 80078c0:	ed93 5a00 	vldr	s10, [r3]
 80078c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80078c8:	ee70 0a85 	vadd.f32	s1, s1, s10
 80078cc:	ee70 7aa6 	vadd.f32	s15, s1, s13
 80078d0:	ee17 3a90 	vmov	r3, s15
 80078d4:	4013      	ands	r3, r2
 80078d6:	ee07 3a90 	vmov	s15, r3
 80078da:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80078de:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80078e2:	eee6 7a65 	vfms.f32	s15, s12, s11
 80078e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078ea:	e70e      	b.n	800770a <__ieee754_powf+0x1be>
 80078ec:	2401      	movs	r4, #1
 80078ee:	e75c      	b.n	80077aa <__ieee754_powf+0x25e>
 80078f0:	080080f1 	.word	0x080080f1
 80078f4:	00000000 	.word	0x00000000
 80078f8:	3f7ffff7 	.word	0x3f7ffff7
 80078fc:	7149f2ca 	.word	0x7149f2ca
 8007900:	3f800007 	.word	0x3f800007
 8007904:	3eaaaaab 	.word	0x3eaaaaab
 8007908:	36eca570 	.word	0x36eca570
 800790c:	3fb8aa3b 	.word	0x3fb8aa3b
 8007910:	3fb8aa00 	.word	0x3fb8aa00
 8007914:	4b800000 	.word	0x4b800000
 8007918:	001cc471 	.word	0x001cc471
 800791c:	005db3d6 	.word	0x005db3d6
 8007920:	08008214 	.word	0x08008214
 8007924:	fffff000 	.word	0xfffff000
 8007928:	3e6c3255 	.word	0x3e6c3255
 800792c:	3e53f142 	.word	0x3e53f142
 8007930:	3e8ba305 	.word	0x3e8ba305
 8007934:	3edb6db7 	.word	0x3edb6db7
 8007938:	3f19999a 	.word	0x3f19999a
 800793c:	3f763800 	.word	0x3f763800
 8007940:	3f76384f 	.word	0x3f76384f
 8007944:	369dc3a0 	.word	0x369dc3a0
 8007948:	08008224 	.word	0x08008224
 800794c:	0800821c 	.word	0x0800821c
 8007950:	3338aa3c 	.word	0x3338aa3c
 8007954:	f040 8092 	bne.w	8007a7c <__ieee754_powf+0x530>
 8007958:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8007950 <__ieee754_powf+0x404>
 800795c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007960:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8007964:	eef4 6ac7 	vcmpe.f32	s13, s14
 8007968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800796c:	f73f aef6 	bgt.w	800775c <__ieee754_powf+0x210>
 8007970:	15db      	asrs	r3, r3, #23
 8007972:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8007976:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800797a:	4103      	asrs	r3, r0
 800797c:	4423      	add	r3, r4
 800797e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007982:	4947      	ldr	r1, [pc, #284]	; (8007aa0 <__ieee754_powf+0x554>)
 8007984:	3a7f      	subs	r2, #127	; 0x7f
 8007986:	4111      	asrs	r1, r2
 8007988:	ea23 0101 	bic.w	r1, r3, r1
 800798c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8007990:	ee07 1a10 	vmov	s14, r1
 8007994:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007998:	f1c2 0217 	rsb	r2, r2, #23
 800799c:	4110      	asrs	r0, r2
 800799e:	2c00      	cmp	r4, #0
 80079a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80079a4:	bfb8      	it	lt
 80079a6:	4240      	neglt	r0, r0
 80079a8:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80079ac:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007aa4 <__ieee754_powf+0x558>
 80079b0:	ee17 3a10 	vmov	r3, s14
 80079b4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80079b8:	f023 030f 	bic.w	r3, r3, #15
 80079bc:	ee07 3a10 	vmov	s14, r3
 80079c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80079c4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80079c8:	eddf 7a37 	vldr	s15, [pc, #220]	; 8007aa8 <__ieee754_powf+0x55c>
 80079cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079d0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80079d4:	eddf 6a35 	vldr	s13, [pc, #212]	; 8007aac <__ieee754_powf+0x560>
 80079d8:	eeb0 0a67 	vmov.f32	s0, s15
 80079dc:	eea7 0a26 	vfma.f32	s0, s14, s13
 80079e0:	eeb0 6a40 	vmov.f32	s12, s0
 80079e4:	eea7 6a66 	vfms.f32	s12, s14, s13
 80079e8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80079ec:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80079f0:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8007ab0 <__ieee754_powf+0x564>
 80079f4:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8007ab4 <__ieee754_powf+0x568>
 80079f8:	eea7 6a26 	vfma.f32	s12, s14, s13
 80079fc:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8007ab8 <__ieee754_powf+0x56c>
 8007a00:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007a04:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8007abc <__ieee754_powf+0x570>
 8007a08:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007a0c:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8007ac0 <__ieee754_powf+0x574>
 8007a10:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007a14:	eeb0 6a40 	vmov.f32	s12, s0
 8007a18:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8007a1c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007a20:	eeb0 7a46 	vmov.f32	s14, s12
 8007a24:	ee77 6a66 	vsub.f32	s13, s14, s13
 8007a28:	ee20 6a06 	vmul.f32	s12, s0, s12
 8007a2c:	eee0 7a27 	vfma.f32	s15, s0, s15
 8007a30:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007a34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007a38:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007a3c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007a40:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007a44:	ee10 3a10 	vmov	r3, s0
 8007a48:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8007a4c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007a50:	da1a      	bge.n	8007a88 <__ieee754_powf+0x53c>
 8007a52:	f000 f98f 	bl	8007d74 <scalbnf>
 8007a56:	ee20 0a08 	vmul.f32	s0, s0, s16
 8007a5a:	e5c9      	b.n	80075f0 <__ieee754_powf+0xa4>
 8007a5c:	4a19      	ldr	r2, [pc, #100]	; (8007ac4 <__ieee754_powf+0x578>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	dd02      	ble.n	8007a68 <__ieee754_powf+0x51c>
 8007a62:	eddf 7a19 	vldr	s15, [pc, #100]	; 8007ac8 <__ieee754_powf+0x57c>
 8007a66:	e67b      	b.n	8007760 <__ieee754_powf+0x214>
 8007a68:	d108      	bne.n	8007a7c <__ieee754_powf+0x530>
 8007a6a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007a6e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8007a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a76:	f6ff af7b 	blt.w	8007970 <__ieee754_powf+0x424>
 8007a7a:	e7f2      	b.n	8007a62 <__ieee754_powf+0x516>
 8007a7c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8007a80:	f73f af76 	bgt.w	8007970 <__ieee754_powf+0x424>
 8007a84:	2000      	movs	r0, #0
 8007a86:	e78f      	b.n	80079a8 <__ieee754_powf+0x45c>
 8007a88:	ee00 3a10 	vmov	s0, r3
 8007a8c:	e7e3      	b.n	8007a56 <__ieee754_powf+0x50a>
 8007a8e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007a92:	e5ad      	b.n	80075f0 <__ieee754_powf+0xa4>
 8007a94:	eeb0 0a68 	vmov.f32	s0, s17
 8007a98:	e5aa      	b.n	80075f0 <__ieee754_powf+0xa4>
 8007a9a:	eeb0 0a48 	vmov.f32	s0, s16
 8007a9e:	e5a7      	b.n	80075f0 <__ieee754_powf+0xa4>
 8007aa0:	007fffff 	.word	0x007fffff
 8007aa4:	3f317218 	.word	0x3f317218
 8007aa8:	35bfbe8c 	.word	0x35bfbe8c
 8007aac:	3f317200 	.word	0x3f317200
 8007ab0:	3331bb4c 	.word	0x3331bb4c
 8007ab4:	b5ddea0e 	.word	0xb5ddea0e
 8007ab8:	388ab355 	.word	0x388ab355
 8007abc:	bb360b61 	.word	0xbb360b61
 8007ac0:	3e2aaaab 	.word	0x3e2aaaab
 8007ac4:	43160000 	.word	0x43160000
 8007ac8:	0da24260 	.word	0x0da24260

08007acc <__ieee754_sqrtf>:
 8007acc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007ad0:	4770      	bx	lr

08007ad2 <matherr>:
 8007ad2:	2000      	movs	r0, #0
 8007ad4:	4770      	bx	lr
	...

08007ad8 <nan>:
 8007ad8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007ae0 <nan+0x8>
 8007adc:	4770      	bx	lr
 8007ade:	bf00      	nop
 8007ae0:	00000000 	.word	0x00000000
 8007ae4:	7ff80000 	.word	0x7ff80000

08007ae8 <atanf>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	ee10 5a10 	vmov	r5, s0
 8007aee:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8007af2:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8007af6:	eef0 7a40 	vmov.f32	s15, s0
 8007afa:	db10      	blt.n	8007b1e <atanf+0x36>
 8007afc:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8007b00:	dd04      	ble.n	8007b0c <atanf+0x24>
 8007b02:	ee70 7a00 	vadd.f32	s15, s0, s0
 8007b06:	eeb0 0a67 	vmov.f32	s0, s15
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8007c44 <atanf+0x15c>
 8007b10:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8007c48 <atanf+0x160>
 8007b14:	2d00      	cmp	r5, #0
 8007b16:	bfd8      	it	le
 8007b18:	eef0 7a47 	vmovle.f32	s15, s14
 8007b1c:	e7f3      	b.n	8007b06 <atanf+0x1e>
 8007b1e:	4b4b      	ldr	r3, [pc, #300]	; (8007c4c <atanf+0x164>)
 8007b20:	429c      	cmp	r4, r3
 8007b22:	dc10      	bgt.n	8007b46 <atanf+0x5e>
 8007b24:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8007b28:	da0a      	bge.n	8007b40 <atanf+0x58>
 8007b2a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8007c50 <atanf+0x168>
 8007b2e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8007b32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b36:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8007b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b3e:	dce2      	bgt.n	8007b06 <atanf+0x1e>
 8007b40:	f04f 33ff 	mov.w	r3, #4294967295
 8007b44:	e013      	b.n	8007b6e <atanf+0x86>
 8007b46:	f000 f8a3 	bl	8007c90 <fabsf>
 8007b4a:	4b42      	ldr	r3, [pc, #264]	; (8007c54 <atanf+0x16c>)
 8007b4c:	429c      	cmp	r4, r3
 8007b4e:	dc4f      	bgt.n	8007bf0 <atanf+0x108>
 8007b50:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8007b54:	429c      	cmp	r4, r3
 8007b56:	dc41      	bgt.n	8007bdc <atanf+0xf4>
 8007b58:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8007b5c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007b60:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007b64:	2300      	movs	r3, #0
 8007b66:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007b6a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007b6e:	1c5a      	adds	r2, r3, #1
 8007b70:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8007b74:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8007c58 <atanf+0x170>
 8007b78:	eddf 5a38 	vldr	s11, [pc, #224]	; 8007c5c <atanf+0x174>
 8007b7c:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8007c60 <atanf+0x178>
 8007b80:	ee66 6a06 	vmul.f32	s13, s12, s12
 8007b84:	eee6 5a87 	vfma.f32	s11, s13, s14
 8007b88:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8007c64 <atanf+0x17c>
 8007b8c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007b90:	eddf 5a35 	vldr	s11, [pc, #212]	; 8007c68 <atanf+0x180>
 8007b94:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007b98:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8007c6c <atanf+0x184>
 8007b9c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007ba0:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007c70 <atanf+0x188>
 8007ba4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007ba8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8007c74 <atanf+0x18c>
 8007bac:	eea6 5a87 	vfma.f32	s10, s13, s14
 8007bb0:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8007c78 <atanf+0x190>
 8007bb4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007bb8:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8007c7c <atanf+0x194>
 8007bbc:	eea7 5a26 	vfma.f32	s10, s14, s13
 8007bc0:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8007c80 <atanf+0x198>
 8007bc4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007bc8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007bcc:	eea5 7a86 	vfma.f32	s14, s11, s12
 8007bd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007bd4:	d121      	bne.n	8007c1a <atanf+0x132>
 8007bd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007bda:	e794      	b.n	8007b06 <atanf+0x1e>
 8007bdc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007be0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007be4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007be8:	2301      	movs	r3, #1
 8007bea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007bee:	e7be      	b.n	8007b6e <atanf+0x86>
 8007bf0:	4b24      	ldr	r3, [pc, #144]	; (8007c84 <atanf+0x19c>)
 8007bf2:	429c      	cmp	r4, r3
 8007bf4:	dc0b      	bgt.n	8007c0e <atanf+0x126>
 8007bf6:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8007bfa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007bfe:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007c02:	2302      	movs	r3, #2
 8007c04:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007c08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c0c:	e7af      	b.n	8007b6e <atanf+0x86>
 8007c0e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007c12:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007c16:	2303      	movs	r3, #3
 8007c18:	e7a9      	b.n	8007b6e <atanf+0x86>
 8007c1a:	4a1b      	ldr	r2, [pc, #108]	; (8007c88 <atanf+0x1a0>)
 8007c1c:	491b      	ldr	r1, [pc, #108]	; (8007c8c <atanf+0x1a4>)
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	441a      	add	r2, r3
 8007c22:	440b      	add	r3, r1
 8007c24:	edd3 6a00 	vldr	s13, [r3]
 8007c28:	ee37 7a66 	vsub.f32	s14, s14, s13
 8007c2c:	2d00      	cmp	r5, #0
 8007c2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c32:	ed92 7a00 	vldr	s14, [r2]
 8007c36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c3a:	bfb8      	it	lt
 8007c3c:	eef1 7a67 	vneglt.f32	s15, s15
 8007c40:	e761      	b.n	8007b06 <atanf+0x1e>
 8007c42:	bf00      	nop
 8007c44:	bfc90fdb 	.word	0xbfc90fdb
 8007c48:	3fc90fdb 	.word	0x3fc90fdb
 8007c4c:	3edfffff 	.word	0x3edfffff
 8007c50:	7149f2ca 	.word	0x7149f2ca
 8007c54:	3f97ffff 	.word	0x3f97ffff
 8007c58:	3c8569d7 	.word	0x3c8569d7
 8007c5c:	3d4bda59 	.word	0x3d4bda59
 8007c60:	bd6ef16b 	.word	0xbd6ef16b
 8007c64:	3d886b35 	.word	0x3d886b35
 8007c68:	3dba2e6e 	.word	0x3dba2e6e
 8007c6c:	3e124925 	.word	0x3e124925
 8007c70:	3eaaaaab 	.word	0x3eaaaaab
 8007c74:	bd15a221 	.word	0xbd15a221
 8007c78:	bd9d8795 	.word	0xbd9d8795
 8007c7c:	bde38e38 	.word	0xbde38e38
 8007c80:	be4ccccd 	.word	0xbe4ccccd
 8007c84:	401bffff 	.word	0x401bffff
 8007c88:	0800822c 	.word	0x0800822c
 8007c8c:	0800823c 	.word	0x0800823c

08007c90 <fabsf>:
 8007c90:	ee10 3a10 	vmov	r3, s0
 8007c94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c98:	ee00 3a10 	vmov	s0, r3
 8007c9c:	4770      	bx	lr

08007c9e <finitef>:
 8007c9e:	ee10 3a10 	vmov	r3, s0
 8007ca2:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8007ca6:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8007caa:	bfac      	ite	ge
 8007cac:	2000      	movge	r0, #0
 8007cae:	2001      	movlt	r0, #1
 8007cb0:	4770      	bx	lr
	...

08007cb4 <nanf>:
 8007cb4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007cbc <nanf+0x8>
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	7fc00000 	.word	0x7fc00000

08007cc0 <rintf>:
 8007cc0:	b513      	push	{r0, r1, r4, lr}
 8007cc2:	ee10 1a10 	vmov	r1, s0
 8007cc6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007cca:	0ddc      	lsrs	r4, r3, #23
 8007ccc:	3c7f      	subs	r4, #127	; 0x7f
 8007cce:	2c16      	cmp	r4, #22
 8007cd0:	dc46      	bgt.n	8007d60 <rintf+0xa0>
 8007cd2:	b32b      	cbz	r3, 8007d20 <rintf+0x60>
 8007cd4:	2c00      	cmp	r4, #0
 8007cd6:	ee10 2a10 	vmov	r2, s0
 8007cda:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 8007cde:	da21      	bge.n	8007d24 <rintf+0x64>
 8007ce0:	f3c1 0316 	ubfx	r3, r1, #0, #23
 8007ce4:	425b      	negs	r3, r3
 8007ce6:	4a21      	ldr	r2, [pc, #132]	; (8007d6c <rintf+0xac>)
 8007ce8:	0a5b      	lsrs	r3, r3, #9
 8007cea:	0d09      	lsrs	r1, r1, #20
 8007cec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cf0:	0509      	lsls	r1, r1, #20
 8007cf2:	430b      	orrs	r3, r1
 8007cf4:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8007cf8:	ee07 3a90 	vmov	s15, r3
 8007cfc:	edd2 6a00 	vldr	s13, [r2]
 8007d00:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8007d04:	ed8d 7a01 	vstr	s14, [sp, #4]
 8007d08:	eddd 7a01 	vldr	s15, [sp, #4]
 8007d0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007d10:	ee17 3a90 	vmov	r3, s15
 8007d14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d18:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8007d1c:	ee00 3a10 	vmov	s0, r3
 8007d20:	b002      	add	sp, #8
 8007d22:	bd10      	pop	{r4, pc}
 8007d24:	4b12      	ldr	r3, [pc, #72]	; (8007d70 <rintf+0xb0>)
 8007d26:	4123      	asrs	r3, r4
 8007d28:	4219      	tst	r1, r3
 8007d2a:	d0f9      	beq.n	8007d20 <rintf+0x60>
 8007d2c:	085b      	lsrs	r3, r3, #1
 8007d2e:	4219      	tst	r1, r3
 8007d30:	d006      	beq.n	8007d40 <rintf+0x80>
 8007d32:	ea21 0203 	bic.w	r2, r1, r3
 8007d36:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007d3a:	fa43 f404 	asr.w	r4, r3, r4
 8007d3e:	4322      	orrs	r2, r4
 8007d40:	4b0a      	ldr	r3, [pc, #40]	; (8007d6c <rintf+0xac>)
 8007d42:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007d46:	ed90 7a00 	vldr	s14, [r0]
 8007d4a:	ee07 2a90 	vmov	s15, r2
 8007d4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d52:	edcd 7a01 	vstr	s15, [sp, #4]
 8007d56:	ed9d 0a01 	vldr	s0, [sp, #4]
 8007d5a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007d5e:	e7df      	b.n	8007d20 <rintf+0x60>
 8007d60:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007d64:	d3dc      	bcc.n	8007d20 <rintf+0x60>
 8007d66:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007d6a:	e7d9      	b.n	8007d20 <rintf+0x60>
 8007d6c:	0800824c 	.word	0x0800824c
 8007d70:	007fffff 	.word	0x007fffff

08007d74 <scalbnf>:
 8007d74:	b508      	push	{r3, lr}
 8007d76:	ee10 2a10 	vmov	r2, s0
 8007d7a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8007d7e:	ed2d 8b02 	vpush	{d8}
 8007d82:	eef0 0a40 	vmov.f32	s1, s0
 8007d86:	d004      	beq.n	8007d92 <scalbnf+0x1e>
 8007d88:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007d8c:	d306      	bcc.n	8007d9c <scalbnf+0x28>
 8007d8e:	ee70 0a00 	vadd.f32	s1, s0, s0
 8007d92:	ecbd 8b02 	vpop	{d8}
 8007d96:	eeb0 0a60 	vmov.f32	s0, s1
 8007d9a:	bd08      	pop	{r3, pc}
 8007d9c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007da0:	d21c      	bcs.n	8007ddc <scalbnf+0x68>
 8007da2:	4b1f      	ldr	r3, [pc, #124]	; (8007e20 <scalbnf+0xac>)
 8007da4:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007e24 <scalbnf+0xb0>
 8007da8:	4298      	cmp	r0, r3
 8007daa:	ee60 0a27 	vmul.f32	s1, s0, s15
 8007dae:	db10      	blt.n	8007dd2 <scalbnf+0x5e>
 8007db0:	ee10 2a90 	vmov	r2, s1
 8007db4:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8007db8:	3b19      	subs	r3, #25
 8007dba:	4403      	add	r3, r0
 8007dbc:	2bfe      	cmp	r3, #254	; 0xfe
 8007dbe:	dd0f      	ble.n	8007de0 <scalbnf+0x6c>
 8007dc0:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8007e28 <scalbnf+0xb4>
 8007dc4:	eeb0 0a48 	vmov.f32	s0, s16
 8007dc8:	f000 f834 	bl	8007e34 <copysignf>
 8007dcc:	ee60 0a08 	vmul.f32	s1, s0, s16
 8007dd0:	e7df      	b.n	8007d92 <scalbnf+0x1e>
 8007dd2:	eddf 7a16 	vldr	s15, [pc, #88]	; 8007e2c <scalbnf+0xb8>
 8007dd6:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8007dda:	e7da      	b.n	8007d92 <scalbnf+0x1e>
 8007ddc:	0ddb      	lsrs	r3, r3, #23
 8007dde:	e7ec      	b.n	8007dba <scalbnf+0x46>
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	dd06      	ble.n	8007df2 <scalbnf+0x7e>
 8007de4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8007de8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8007dec:	ee00 3a90 	vmov	s1, r3
 8007df0:	e7cf      	b.n	8007d92 <scalbnf+0x1e>
 8007df2:	f113 0f16 	cmn.w	r3, #22
 8007df6:	da06      	bge.n	8007e06 <scalbnf+0x92>
 8007df8:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007dfc:	4298      	cmp	r0, r3
 8007dfe:	dcdf      	bgt.n	8007dc0 <scalbnf+0x4c>
 8007e00:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8007e2c <scalbnf+0xb8>
 8007e04:	e7de      	b.n	8007dc4 <scalbnf+0x50>
 8007e06:	3319      	adds	r3, #25
 8007e08:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8007e0c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8007e10:	eddf 7a07 	vldr	s15, [pc, #28]	; 8007e30 <scalbnf+0xbc>
 8007e14:	ee07 3a10 	vmov	s14, r3
 8007e18:	ee67 0a27 	vmul.f32	s1, s14, s15
 8007e1c:	e7b9      	b.n	8007d92 <scalbnf+0x1e>
 8007e1e:	bf00      	nop
 8007e20:	ffff3cb0 	.word	0xffff3cb0
 8007e24:	4c000000 	.word	0x4c000000
 8007e28:	7149f2ca 	.word	0x7149f2ca
 8007e2c:	0da24260 	.word	0x0da24260
 8007e30:	33000000 	.word	0x33000000

08007e34 <copysignf>:
 8007e34:	ee10 3a10 	vmov	r3, s0
 8007e38:	ee10 2a90 	vmov	r2, s1
 8007e3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e40:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007e44:	4313      	orrs	r3, r2
 8007e46:	ee00 3a10 	vmov	s0, r3
 8007e4a:	4770      	bx	lr

08007e4c <_init>:
 8007e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e4e:	bf00      	nop
 8007e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e52:	bc08      	pop	{r3}
 8007e54:	469e      	mov	lr, r3
 8007e56:	4770      	bx	lr

08007e58 <_fini>:
 8007e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5a:	bf00      	nop
 8007e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e5e:	bc08      	pop	{r3}
 8007e60:	469e      	mov	lr, r3
 8007e62:	4770      	bx	lr
