INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/project_6/project_6.srcs/sources_1/new/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/project_6/project_6.srcs/sim_1/new/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_tb
