// Seed: 3430680534
module module_0 #(
    parameter id_1 = 32'd81
);
  int   _id_1;
  logic id_2  [id_1  -  (  -1  ) : -1 'b0 -  1  -  1];
endmodule
module module_1;
  logic id_1;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd63
) (
    _id_1,
    id_2,
    id_3[id_1 : 1],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout supply0 id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_8 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
