

================================================================
== Vitis HLS Report for 'mmult_hw'
================================================================
* Date:           Wed Dec 21 22:46:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        1221
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51714|    51714|  0.517 ms|  0.517 ms|  51715|  51715|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mmult_hw_Pipeline_VITIS_LOOP_20_4_systolic1_fu_576        |mmult_hw_Pipeline_VITIS_LOOP_20_4_systolic1        |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        |grp_mmult_hw_Pipeline_VITIS_LOOP_42_6_VITIS_LOOP_43_7_fu_773  |mmult_hw_Pipeline_VITIS_LOOP_42_6_VITIS_LOOP_43_7  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1_VITIS_LOOP_15_2  |    51712|    51712|       202|          -|          -|   256|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    4308|  10836|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     51|    -|
|Register         |        -|    -|    6194|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|   10502|  10912|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       9|     20|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |grp_mmult_hw_Pipeline_VITIS_LOOP_20_4_systolic1_fu_576        |mmult_hw_Pipeline_VITIS_LOOP_20_4_systolic1        |        0|   0|  4118|  10357|    0|
    |grp_mmult_hw_Pipeline_VITIS_LOOP_42_6_VITIS_LOOP_43_7_fu_773  |mmult_hw_Pipeline_VITIS_LOOP_42_6_VITIS_LOOP_43_7  |        0|   0|    25|    429|    0|
    |mul_32s_32s_32_2_1_U261                                       |mul_32s_32s_32_2_1                                 |        0|   3|   165|     50|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                         |                                                   |        0|   3|  4308|  10836|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_863_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln14_fu_857_p2  |      icmp|   0|  0|  11|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          18|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  42|          8|    1|          8|
    |indvar_flatten77_fu_304  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  51|         10|   10|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |add57_129_lcssa_lcssa351_fu_52                                             |  32|   0|   32|          0|
    |add57_129_lcssa_lcssa351_load_reg_2120                                     |  32|   0|   32|          0|
    |add57_1_1_lcssa_lcssa359_fu_84                                             |  32|   0|   32|          0|
    |add57_1_1_lcssa_lcssa359_load_reg_2160                                     |  32|   0|   32|          0|
    |add57_1_2_lcssa_lcssa360_fu_88                                             |  32|   0|   32|          0|
    |add57_1_2_lcssa_lcssa360_load_reg_2165                                     |  32|   0|   32|          0|
    |add57_1_3_lcssa_lcssa361_fu_92                                             |  32|   0|   32|          0|
    |add57_1_3_lcssa_lcssa361_load_reg_2170                                     |  32|   0|   32|          0|
    |add57_1_4_lcssa_lcssa362_fu_96                                             |  32|   0|   32|          0|
    |add57_1_4_lcssa_lcssa362_load_reg_2175                                     |  32|   0|   32|          0|
    |add57_1_5_lcssa_lcssa363_fu_100                                            |  32|   0|   32|          0|
    |add57_1_5_lcssa_lcssa363_load_reg_2180                                     |  32|   0|   32|          0|
    |add57_1_6_lcssa_lcssa364_fu_104                                            |  32|   0|   32|          0|
    |add57_1_6_lcssa_lcssa364_load_reg_2185                                     |  32|   0|   32|          0|
    |add57_1_7_lcssa_lcssa365_fu_108                                            |  32|   0|   32|          0|
    |add57_1_7_lcssa_lcssa365_load_reg_2190                                     |  32|   0|   32|          0|
    |add57_1_lcssa_lcssa358_fu_80                                               |  32|   0|   32|          0|
    |add57_1_lcssa_lcssa358_load_reg_2155                                       |  32|   0|   32|          0|
    |add57_250_lcssa_lcssa352_fu_56                                             |  32|   0|   32|          0|
    |add57_250_lcssa_lcssa352_load_reg_2125                                     |  32|   0|   32|          0|
    |add57_2_1_lcssa_lcssa367_fu_116                                            |  32|   0|   32|          0|
    |add57_2_1_lcssa_lcssa367_load_reg_2200                                     |  32|   0|   32|          0|
    |add57_2_2_lcssa_lcssa368_fu_120                                            |  32|   0|   32|          0|
    |add57_2_2_lcssa_lcssa368_load_reg_2205                                     |  32|   0|   32|          0|
    |add57_2_3_lcssa_lcssa369_fu_124                                            |  32|   0|   32|          0|
    |add57_2_3_lcssa_lcssa369_load_reg_2210                                     |  32|   0|   32|          0|
    |add57_2_4_lcssa_lcssa370_fu_128                                            |  32|   0|   32|          0|
    |add57_2_4_lcssa_lcssa370_load_reg_2215                                     |  32|   0|   32|          0|
    |add57_2_5_lcssa_lcssa371_fu_132                                            |  32|   0|   32|          0|
    |add57_2_5_lcssa_lcssa371_load_reg_2220                                     |  32|   0|   32|          0|
    |add57_2_6_lcssa_lcssa372_fu_136                                            |  32|   0|   32|          0|
    |add57_2_6_lcssa_lcssa372_load_reg_2225                                     |  32|   0|   32|          0|
    |add57_2_7_lcssa_lcssa373_fu_140                                            |  32|   0|   32|          0|
    |add57_2_7_lcssa_lcssa373_load_reg_2230                                     |  32|   0|   32|          0|
    |add57_2_lcssa_lcssa366_fu_112                                              |  32|   0|   32|          0|
    |add57_2_lcssa_lcssa366_load_reg_2195                                       |  32|   0|   32|          0|
    |add57_371_lcssa_lcssa353_fu_60                                             |  32|   0|   32|          0|
    |add57_371_lcssa_lcssa353_load_reg_2130                                     |  32|   0|   32|          0|
    |add57_3_1_lcssa_lcssa375_fu_148                                            |  32|   0|   32|          0|
    |add57_3_1_lcssa_lcssa375_load_reg_2240                                     |  32|   0|   32|          0|
    |add57_3_2_lcssa_lcssa376_fu_152                                            |  32|   0|   32|          0|
    |add57_3_2_lcssa_lcssa376_load_reg_2245                                     |  32|   0|   32|          0|
    |add57_3_3_lcssa_lcssa377_fu_156                                            |  32|   0|   32|          0|
    |add57_3_3_lcssa_lcssa377_load_reg_2250                                     |  32|   0|   32|          0|
    |add57_3_4_lcssa_lcssa378_fu_160                                            |  32|   0|   32|          0|
    |add57_3_4_lcssa_lcssa378_load_reg_2255                                     |  32|   0|   32|          0|
    |add57_3_5_lcssa_lcssa379_fu_164                                            |  32|   0|   32|          0|
    |add57_3_5_lcssa_lcssa379_load_reg_2260                                     |  32|   0|   32|          0|
    |add57_3_6_lcssa_lcssa380_fu_168                                            |  32|   0|   32|          0|
    |add57_3_6_lcssa_lcssa380_load_reg_2265                                     |  32|   0|   32|          0|
    |add57_3_7_lcssa_lcssa381_fu_172                                            |  32|   0|   32|          0|
    |add57_3_7_lcssa_lcssa381_load_reg_2270                                     |  32|   0|   32|          0|
    |add57_3_lcssa_lcssa374_fu_144                                              |  32|   0|   32|          0|
    |add57_3_lcssa_lcssa374_load_reg_2235                                       |  32|   0|   32|          0|
    |add57_492_lcssa_lcssa354_fu_64                                             |  32|   0|   32|          0|
    |add57_492_lcssa_lcssa354_load_reg_2135                                     |  32|   0|   32|          0|
    |add57_4_1_lcssa_lcssa383_fu_180                                            |  32|   0|   32|          0|
    |add57_4_1_lcssa_lcssa383_load_reg_2280                                     |  32|   0|   32|          0|
    |add57_4_2_lcssa_lcssa384_fu_184                                            |  32|   0|   32|          0|
    |add57_4_2_lcssa_lcssa384_load_reg_2285                                     |  32|   0|   32|          0|
    |add57_4_3_lcssa_lcssa385_fu_188                                            |  32|   0|   32|          0|
    |add57_4_3_lcssa_lcssa385_load_reg_2290                                     |  32|   0|   32|          0|
    |add57_4_4_lcssa_lcssa386_fu_192                                            |  32|   0|   32|          0|
    |add57_4_4_lcssa_lcssa386_load_reg_2295                                     |  32|   0|   32|          0|
    |add57_4_5_lcssa_lcssa387_fu_196                                            |  32|   0|   32|          0|
    |add57_4_5_lcssa_lcssa387_load_reg_2300                                     |  32|   0|   32|          0|
    |add57_4_6_lcssa_lcssa388_fu_200                                            |  32|   0|   32|          0|
    |add57_4_6_lcssa_lcssa388_load_reg_2305                                     |  32|   0|   32|          0|
    |add57_4_7_lcssa_lcssa389_fu_204                                            |  32|   0|   32|          0|
    |add57_4_7_lcssa_lcssa389_load_reg_2310                                     |  32|   0|   32|          0|
    |add57_4_lcssa_lcssa382_fu_176                                              |  32|   0|   32|          0|
    |add57_4_lcssa_lcssa382_load_reg_2275                                       |  32|   0|   32|          0|
    |add57_5113_lcssa_lcssa355_fu_68                                            |  32|   0|   32|          0|
    |add57_5113_lcssa_lcssa355_load_reg_2140                                    |  32|   0|   32|          0|
    |add57_5_1_lcssa_lcssa391_fu_212                                            |  32|   0|   32|          0|
    |add57_5_1_lcssa_lcssa391_load_reg_2320                                     |  32|   0|   32|          0|
    |add57_5_2_lcssa_lcssa392_fu_216                                            |  32|   0|   32|          0|
    |add57_5_2_lcssa_lcssa392_load_reg_2325                                     |  32|   0|   32|          0|
    |add57_5_3_lcssa_lcssa393_fu_220                                            |  32|   0|   32|          0|
    |add57_5_3_lcssa_lcssa393_load_reg_2330                                     |  32|   0|   32|          0|
    |add57_5_4_lcssa_lcssa394_fu_224                                            |  32|   0|   32|          0|
    |add57_5_4_lcssa_lcssa394_load_reg_2335                                     |  32|   0|   32|          0|
    |add57_5_5_lcssa_lcssa395_fu_228                                            |  32|   0|   32|          0|
    |add57_5_5_lcssa_lcssa395_load_reg_2340                                     |  32|   0|   32|          0|
    |add57_5_6_lcssa_lcssa396_fu_232                                            |  32|   0|   32|          0|
    |add57_5_6_lcssa_lcssa396_load_reg_2345                                     |  32|   0|   32|          0|
    |add57_5_7_lcssa_lcssa397_fu_236                                            |  32|   0|   32|          0|
    |add57_5_7_lcssa_lcssa397_load_reg_2350                                     |  32|   0|   32|          0|
    |add57_5_lcssa_lcssa390_fu_208                                              |  32|   0|   32|          0|
    |add57_5_lcssa_lcssa390_load_reg_2315                                       |  32|   0|   32|          0|
    |add57_6134_lcssa_lcssa356_fu_72                                            |  32|   0|   32|          0|
    |add57_6134_lcssa_lcssa356_load_reg_2145                                    |  32|   0|   32|          0|
    |add57_6_1_lcssa_lcssa399_fu_244                                            |  32|   0|   32|          0|
    |add57_6_1_lcssa_lcssa399_load_reg_2360                                     |  32|   0|   32|          0|
    |add57_6_2_lcssa_lcssa400_fu_248                                            |  32|   0|   32|          0|
    |add57_6_2_lcssa_lcssa400_load_reg_2365                                     |  32|   0|   32|          0|
    |add57_6_3_lcssa_lcssa401_fu_252                                            |  32|   0|   32|          0|
    |add57_6_3_lcssa_lcssa401_load_reg_2370                                     |  32|   0|   32|          0|
    |add57_6_4_lcssa_lcssa402_fu_256                                            |  32|   0|   32|          0|
    |add57_6_4_lcssa_lcssa402_load_reg_2375                                     |  32|   0|   32|          0|
    |add57_6_5_lcssa_lcssa403_fu_260                                            |  32|   0|   32|          0|
    |add57_6_5_lcssa_lcssa403_load_reg_2380                                     |  32|   0|   32|          0|
    |add57_6_6_lcssa_lcssa404_fu_264                                            |  32|   0|   32|          0|
    |add57_6_6_lcssa_lcssa404_load_reg_2385                                     |  32|   0|   32|          0|
    |add57_6_7_lcssa_lcssa405_fu_268                                            |  32|   0|   32|          0|
    |add57_6_7_lcssa_lcssa405_load_reg_2390                                     |  32|   0|   32|          0|
    |add57_6_lcssa_lcssa398_fu_240                                              |  32|   0|   32|          0|
    |add57_6_lcssa_lcssa398_load_reg_2355                                       |  32|   0|   32|          0|
    |add57_7155_lcssa_lcssa357_fu_76                                            |  32|   0|   32|          0|
    |add57_7155_lcssa_lcssa357_load_reg_2150                                    |  32|   0|   32|          0|
    |add57_7_1_lcssa_lcssa407_fu_276                                            |  32|   0|   32|          0|
    |add57_7_1_lcssa_lcssa407_load_reg_2400                                     |  32|   0|   32|          0|
    |add57_7_2_lcssa_lcssa408_fu_280                                            |  32|   0|   32|          0|
    |add57_7_2_lcssa_lcssa408_load_reg_2405                                     |  32|   0|   32|          0|
    |add57_7_3_lcssa_lcssa409_fu_284                                            |  32|   0|   32|          0|
    |add57_7_3_lcssa_lcssa409_load_reg_2410                                     |  32|   0|   32|          0|
    |add57_7_4_lcssa_lcssa410_fu_288                                            |  32|   0|   32|          0|
    |add57_7_4_lcssa_lcssa410_load_reg_2415                                     |  32|   0|   32|          0|
    |add57_7_5_lcssa_lcssa411_fu_292                                            |  32|   0|   32|          0|
    |add57_7_5_lcssa_lcssa411_load_reg_2420                                     |  32|   0|   32|          0|
    |add57_7_6_lcssa_lcssa412_fu_296                                            |  32|   0|   32|          0|
    |add57_7_6_lcssa_lcssa412_load_reg_2425                                     |  32|   0|   32|          0|
    |add57_7_7_lcssa_lcssa413_fu_300                                            |  32|   0|   32|          0|
    |add57_7_7_lcssa_lcssa413_load_reg_2430                                     |  32|   0|   32|          0|
    |add57_7_lcssa_lcssa406_fu_272                                              |  32|   0|   32|          0|
    |add57_7_lcssa_lcssa406_load_reg_2395                                       |  32|   0|   32|          0|
    |add57_lcssa_lcssa350_fu_48                                                 |  32|   0|   32|          0|
    |add57_lcssa_lcssa350_load_reg_2115                                         |  32|   0|   32|          0|
    |ap_CS_fsm                                                                  |   7|   0|    7|          0|
    |grp_mmult_hw_Pipeline_VITIS_LOOP_20_4_systolic1_fu_576_ap_start_reg        |   1|   0|    1|          0|
    |grp_mmult_hw_Pipeline_VITIS_LOOP_42_6_VITIS_LOOP_43_7_fu_773_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten77_fu_304                                                    |   9|   0|    9|          0|
    |mul_ln30_reg_2107                                                          |  32|   0|   32|          0|
    |outsum_10_loc_fu_520                                                       |  32|   0|   32|          0|
    |outsum_11_loc_fu_516                                                       |  32|   0|   32|          0|
    |outsum_12_loc_fu_512                                                       |  32|   0|   32|          0|
    |outsum_13_loc_fu_508                                                       |  32|   0|   32|          0|
    |outsum_14_loc_fu_504                                                       |  32|   0|   32|          0|
    |outsum_15_loc_fu_500                                                       |  32|   0|   32|          0|
    |outsum_16_loc_fu_496                                                       |  32|   0|   32|          0|
    |outsum_17_loc_fu_492                                                       |  32|   0|   32|          0|
    |outsum_18_loc_fu_488                                                       |  32|   0|   32|          0|
    |outsum_19_loc_fu_484                                                       |  32|   0|   32|          0|
    |outsum_1_loc_fu_556                                                        |  32|   0|   32|          0|
    |outsum_20_loc_fu_480                                                       |  32|   0|   32|          0|
    |outsum_21_loc_fu_476                                                       |  32|   0|   32|          0|
    |outsum_22_loc_fu_472                                                       |  32|   0|   32|          0|
    |outsum_23_loc_fu_468                                                       |  32|   0|   32|          0|
    |outsum_24_loc_fu_464                                                       |  32|   0|   32|          0|
    |outsum_25_loc_fu_460                                                       |  32|   0|   32|          0|
    |outsum_26_loc_fu_456                                                       |  32|   0|   32|          0|
    |outsum_27_loc_fu_452                                                       |  32|   0|   32|          0|
    |outsum_28_loc_fu_448                                                       |  32|   0|   32|          0|
    |outsum_29_loc_fu_444                                                       |  32|   0|   32|          0|
    |outsum_2_loc_fu_552                                                        |  32|   0|   32|          0|
    |outsum_30_loc_fu_440                                                       |  32|   0|   32|          0|
    |outsum_31_loc_fu_436                                                       |  32|   0|   32|          0|
    |outsum_32_loc_fu_432                                                       |  32|   0|   32|          0|
    |outsum_33_loc_fu_428                                                       |  32|   0|   32|          0|
    |outsum_34_loc_fu_424                                                       |  32|   0|   32|          0|
    |outsum_35_loc_fu_420                                                       |  32|   0|   32|          0|
    |outsum_36_loc_fu_416                                                       |  32|   0|   32|          0|
    |outsum_37_loc_fu_412                                                       |  32|   0|   32|          0|
    |outsum_38_loc_fu_408                                                       |  32|   0|   32|          0|
    |outsum_39_loc_fu_404                                                       |  32|   0|   32|          0|
    |outsum_3_loc_fu_548                                                        |  32|   0|   32|          0|
    |outsum_40_loc_fu_400                                                       |  32|   0|   32|          0|
    |outsum_41_loc_fu_396                                                       |  32|   0|   32|          0|
    |outsum_42_loc_fu_392                                                       |  32|   0|   32|          0|
    |outsum_43_loc_fu_388                                                       |  32|   0|   32|          0|
    |outsum_44_loc_fu_384                                                       |  32|   0|   32|          0|
    |outsum_45_loc_fu_380                                                       |  32|   0|   32|          0|
    |outsum_46_loc_fu_376                                                       |  32|   0|   32|          0|
    |outsum_47_loc_fu_372                                                       |  32|   0|   32|          0|
    |outsum_48_loc_fu_368                                                       |  32|   0|   32|          0|
    |outsum_49_loc_fu_364                                                       |  32|   0|   32|          0|
    |outsum_4_loc_fu_544                                                        |  32|   0|   32|          0|
    |outsum_50_loc_fu_360                                                       |  32|   0|   32|          0|
    |outsum_51_loc_fu_356                                                       |  32|   0|   32|          0|
    |outsum_52_loc_fu_352                                                       |  32|   0|   32|          0|
    |outsum_53_loc_fu_348                                                       |  32|   0|   32|          0|
    |outsum_54_loc_fu_344                                                       |  32|   0|   32|          0|
    |outsum_55_loc_fu_340                                                       |  32|   0|   32|          0|
    |outsum_56_loc_fu_336                                                       |  32|   0|   32|          0|
    |outsum_57_loc_fu_332                                                       |  32|   0|   32|          0|
    |outsum_58_loc_fu_328                                                       |  32|   0|   32|          0|
    |outsum_59_loc_fu_324                                                       |  32|   0|   32|          0|
    |outsum_5_loc_fu_540                                                        |  32|   0|   32|          0|
    |outsum_60_loc_fu_320                                                       |  32|   0|   32|          0|
    |outsum_61_loc_fu_316                                                       |  32|   0|   32|          0|
    |outsum_62_loc_fu_312                                                       |  32|   0|   32|          0|
    |outsum_63_loc_fu_308                                                       |  32|   0|   32|          0|
    |outsum_6_loc_fu_536                                                        |  32|   0|   32|          0|
    |outsum_7_loc_fu_532                                                        |  32|   0|   32|          0|
    |outsum_8_loc_fu_528                                                        |  32|   0|   32|          0|
    |outsum_9_loc_fu_524                                                        |  32|   0|   32|          0|
    |outsum_loc_fu_560                                                          |  32|   0|   32|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |6194|   0| 6194|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|in1           |   in|   32|     ap_none|           in1|       pointer|
|in2           |   in|   32|     ap_none|           in2|       pointer|
|out_r         |  out|   32|      ap_vld|         out_r|       pointer|
|out_r_ap_vld  |  out|    1|      ap_vld|         out_r|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

