{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696867984901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696867984902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 12:13:04 2023 " "Processing started: Mon Oct 09 12:13:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696867984902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696867984902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UniversalShiftReg -c UniversalShiftReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off UniversalShiftReg -c UniversalShiftReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696867984902 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696867985154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-arch " "Found design unit 1: shift_reg-arch" {  } { { "shift_reg.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/shift_reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696867985473 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/shift_reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696867985473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696867985473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universalshiftreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file universalshiftreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UniversalShiftReg " "Found entity 1: UniversalShiftReg" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696867985474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696867985474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UniversalShiftReg " "Elaborating entity \"UniversalShiftReg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1696867985495 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "i_CTRL " "Converted elements in bus name \"i_CTRL\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_CTRL\[1..0\] i_CTRL1..0 " "Converted element name(s) from \"i_CTRL\[1..0\]\" to \"i_CTRL1..0\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 232 568 631 248 "i_CTRL\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985496 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_CTRL\[1\] i_CTRL1 " "Converted element name(s) from \"i_CTRL\[1\]\" to \"i_CTRL1\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 160 504 568 176 "i_CTRL\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985496 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_CTRL\[0\] i_CTRL0 " "Converted element name(s) from \"i_CTRL\[0\]\" to \"i_CTRL0\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 144 504 568 160 "i_CTRL\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985496 ""}  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 232 568 631 248 "i_CTRL\[1..0\]" "" } { 160 504 568 176 "i_CTRL\[1\]" "" } { 144 504 568 160 "i_CTRL\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1696867985496 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "i_LD " "Converted elements in bus name \"i_LD\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_LD\[0\] i_LD0 " "Converted element name(s) from \"i_LD\[0\]\" to \"i_LD0\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 200 504 552 216 "i_LD\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_LD\[1\] i_LD1 " "Converted element name(s) from \"i_LD\[1\]\" to \"i_LD1\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 216 504 552 232 "i_LD\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_LD\[2\] i_LD2 " "Converted element name(s) from \"i_LD\[2\]\" to \"i_LD2\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 232 504 552 248 "i_LD\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_LD\[3\] i_LD3 " "Converted element name(s) from \"i_LD\[3\]\" to \"i_LD3\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 248 504 552 264 "i_LD\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_LD\[3..0\] i_LD3..0 " "Converted element name(s) from \"i_LD\[3..0\]\" to \"i_LD3..0\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 248 552 624 264 "i_LD\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""}  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 200 504 552 216 "i_LD\[0\]" "" } { 216 504 552 232 "i_LD\[1\]" "" } { 232 504 552 248 "i_LD\[2\]" "" } { 248 504 552 264 "i_LD\[3\]" "" } { 248 552 624 264 "i_LD\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1696867985497 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "o_Q " "Converted elements in bus name \"o_Q\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o_Q\[3..0\] o_Q3..0 " "Converted element name(s) from \"o_Q\[3..0\]\" to \"o_Q3..0\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 232 824 904 248 "o_Q\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o_Q\[0\] o_Q0 " "Converted element name(s) from \"o_Q\[0\]\" to \"o_Q0\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 216 904 992 232 "o_Q\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o_Q\[1\] o_Q1 " "Converted element name(s) from \"o_Q\[1\]\" to \"o_Q1\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 232 904 992 248 "o_Q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o_Q\[2\] o_Q2 " "Converted element name(s) from \"o_Q\[2\]\" to \"o_Q2\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 248 904 992 264 "o_Q\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "o_Q\[3\] o_Q3 " "Converted element name(s) from \"o_Q\[3\]\" to \"o_Q3\"" {  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 264 904 992 280 "o_Q\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985497 ""}  } { { "UniversalShiftReg.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 232 824 904 248 "o_Q\[3..0\]" "" } { 216 904 992 232 "o_Q\[0\]" "" } { 232 904 992 248 "o_Q\[1\]" "" } { 248 904 992 264 "o_Q\[2\]" "" } { 264 904 992 280 "o_Q\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1696867985497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst\"" {  } { { "UniversalShiftReg.bdf" "inst" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab07/UniversalShiftReg/UniversalShiftReg.bdf" { { 216 624 824 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696867985499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1696867985917 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696867985917 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1696867986087 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1696867986087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1696867986087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1696867986087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696867986105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 12:13:06 2023 " "Processing ended: Mon Oct 09 12:13:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696867986105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696867986105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696867986105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696867986105 ""}
