// Seed: 2928549195
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wand id_2,
    output wand id_3,
    input uwire id_4,
    input wand id_5,
    input supply0 id_6,
    output wor id_7
);
  assign id_3 = 1;
  module_0();
  genvar id_9;
  assign id_9[1] = id_9;
  wire id_10, id_11, id_12;
  wire id_13;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri id_4
);
  uwire id_6 = ~id_1 - 1;
  module_0();
endmodule
