
# Required info 
CWD:         /scratch/midway2/rkessler/PIPPIN_OUTPUT/D5YR_DOV_SIM_NOMINAL/1_SIM/DATADESSIM_CC
ARG_LIST:    PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input
TIME_STAMP_NSEC:   31455    # submit time; Nsec since midnight
TIME_STAMP_SUBMIT: 2025-09-23 08:44:15    
SUBMIT_MODE:       BATCH 
SUBMIT_HOST:       midway2-login2   # submit from this HOST 
MERGE_MODE:       DEFAULT 
SCRIPT_DIR:       /scratch/midway2/rkessler/PIPPIN_OUTPUT/D5YR_DOV_SIM_NOMINAL/1_SIM/DATADESSIM_CC/LOGS 
DONE_STAMP_LIST:  ['ALL.DONE', 'FINISHED.DONE'] 
CLEANUP_FLAG:     1   # flag to compress run-job dir
KILL_ON_FAIL:     False 
N_JOB_TOT:        100     # total number of jobs (excludes sym links)
N_DONE_TOT:       100     # total number of done files (includes sym links)
N_JOB_SPLIT:      25     # njob to merge per task after processing
N_CORE:           25     # number of cores 
N_CORE_WITH_JOBS: 25   # n_core with jobs 
FORCE_CRASH_PREP:    False 
FORCE_CRASH_MERGE:   False
FORCE_ABORT_MERGE:   False
SNANA_VERSION:    v11_06a-62-g4c10cc4


# Original user input 
NGEN_UNIT:            1.0      # (1 unit per GENRANGE_(PEAKMJD,REDSHIFT) + SOLID_ANGLE)
PATH_SNDATA_SIM:      /scratch/midway2/rkessler/SNDATA_ROOT/SIM 
SIMLOG_DIR:           /scratch/midway2/rkessler/PIPPIN_OUTPUT/D5YR_DOV_SIM_NOMINAL/1_SIM/DATADESSIM_CC/LOGS 
GENPREFIX:            PIP_D5YR_DOV_SIM_NOMINAL_d5036 
RANSEED_KEY:          RANSEED_CHANGE  
FORMAT_MASK:          48 
GZIP_DATA_FILES:      True

# Computed from original input 
JOBFILE_WILDCARD:     'TMP_bap3*' 
N_GENVERSION:         1 
NGENTOT_SUM:        174670  # (NGEN/split summed over all GENVERSIONs)
NGENTOT_SUMSPLIT:   4366750  # (NGEN x 25 split-jobs summed over all GENVERSIONs)

SBATCH_LIST:  # [CPU, PID, JOB_NAME] 
  - [   0, 46251639, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0000 ] 
  - [   1, 46251640, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0001 ] 
  - [   2, 46251641, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0002 ] 
  - [   3, 46251642, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0003 ] 
  - [   4, 46251643, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0004 ] 
  - [   5, 46251644, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0005 ] 
  - [   6, 46251645, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0006 ] 
  - [   7, 46251646, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0007 ] 
  - [   8, 46251647, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0008 ] 
  - [   9, 46251648, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0009 ] 
  - [  10, 46251649, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0010 ] 
  - [  11, 46251650, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0011 ] 
  - [  12, 46251651, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0012 ] 
  - [  13, 46251652, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0013 ] 
  - [  14, 46251653, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0014 ] 
  - [  15, 46251654, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0015 ] 
  - [  16, 46251655, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0016 ] 
  - [  17, 46251656, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0017 ] 
  - [  18, 46251657, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0018 ] 
  - [  19, 46251658, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0019 ] 
  - [  20, 46251659, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0020 ] 
  - [  21, 46251660, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0021 ] 
  - [  22, 46251661, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0022 ] 
  - [  23, 46251662, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0023 ] 
  - [  24, 46251663, PIP_D5YR_DOV_SIM_NOMINAL_DATADESSIM_CC.input-CPU0024 ] 
