Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Aug  3 20:35:39 2018
| Host         : Jason-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file thinpad_top_control_sets_placed.rpt
| Design       : thinpad_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+--------------------------+------------------+------------------+----------------+
|  clock_btn_IBUF_BUFG | mem/reg_ram_oe_i_1_n_0   | reset_btn_IBUF   |                1 |              1 |
|  clock_btn_IBUF_BUFG | mem/reg_ram_we_i_1_n_0   | reset_btn_IBUF   |                1 |              1 |
|  clock_btn_IBUF_BUFG |                          |                  |                1 |              2 |
|  clock_btn_IBUF_BUFG | mem/reg_uart_rdn_i_1_n_0 | reset_btn_IBUF   |                2 |              2 |
|  clock_btn_IBUF_BUFG | mem/reg_data[14]_i_1_n_0 | reset_btn_IBUF   |                6 |             15 |
|  clock_btn_IBUF_BUFG | mem/reg_addr[14]_i_1_n_0 | reset_btn_IBUF   |               10 |             21 |
+----------------------+--------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 15     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


