# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Requantize_EfficientNet.srcs/sources_1/imports/src/DFRAM.sv" \
"../../../../Requantize_EfficientNet.srcs/sources_1/imports/src/requantize16_core.sv" \
"../../../../Requantize_EfficientNet.srcs/sources_1/imports/src/requantize16_top.sv" \
"../../../../../../tb/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
