Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7c8e729125c24c3cad288311ebd37e15 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot LFSR_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.LFSR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "LFSR_tb_time_impl.sdf", for root module "LFSR_tb/inst0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "LFSR_tb_time_impl.sdf", for root module "LFSR_tb/inst0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUFDS
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.PLLE2_ADV(CLKFBOUT_MULT=6,CLKIN1...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.LFSR
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.preset_LFSR
Compiling module xil_defaultlib.LFSR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LFSR_tb_time_impl
