    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; UART_1_TXInternalInterrupt
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LIN_1_UART_BUART
LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
LIN_1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LIN_1_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
LIN_1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
LIN_1_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
LIN_1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
LIN_1_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
LIN_1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
LIN_1_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
LIN_1_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LIN_1_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
LIN_1_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
LIN_1_UART_BUART_sRX_RxSts__3__POS EQU 3
LIN_1_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
LIN_1_UART_BUART_sRX_RxSts__4__POS EQU 4
LIN_1_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
LIN_1_UART_BUART_sRX_RxSts__5__POS EQU 5
LIN_1_UART_BUART_sRX_RxSts__MASK EQU 0x38
LIN_1_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
LIN_1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LIN_1_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
LIN_1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
LIN_1_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
LIN_1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
LIN_1_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
LIN_1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LIN_1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
LIN_1_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
LIN_1_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
LIN_1_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
LIN_1_UART_BUART_sTX_TxSts__0__POS EQU 0
LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
LIN_1_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
LIN_1_UART_BUART_sTX_TxSts__1__POS EQU 1
LIN_1_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
LIN_1_UART_BUART_sTX_TxSts__2__POS EQU 2
LIN_1_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
LIN_1_UART_BUART_sTX_TxSts__3__POS EQU 3
LIN_1_UART_BUART_sTX_TxSts__MASK EQU 0x0F
LIN_1_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
LIN_1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LIN_1_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; LIN_1_BLIN_ISR
LIN_1_BLIN_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LIN_1_BLIN_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LIN_1_BLIN_ISR__INTC_MASK EQU 0x01
LIN_1_BLIN_ISR__INTC_NUMBER EQU 0
LIN_1_BLIN_ISR__INTC_PRIOR_NUM EQU 7
LIN_1_BLIN_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
LIN_1_BLIN_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LIN_1_BLIN_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LIN_1_UART_ISR
LIN_1_UART_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LIN_1_UART_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LIN_1_UART_ISR__INTC_MASK EQU 0x02
LIN_1_UART_ISR__INTC_NUMBER EQU 1
LIN_1_UART_ISR__INTC_PRIOR_NUM EQU 7
LIN_1_UART_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
LIN_1_UART_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LIN_1_UART_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LIN_1_IntClk
LIN_1_IntClk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
LIN_1_IntClk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
LIN_1_IntClk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
LIN_1_IntClk__CFG2_SRC_SEL_MASK EQU 0x07
LIN_1_IntClk__INDEX EQU 0x02
LIN_1_IntClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LIN_1_IntClk__PM_ACT_MSK EQU 0x04
LIN_1_IntClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LIN_1_IntClk__PM_STBY_MSK EQU 0x04

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB11_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB11_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB11_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB11_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB11_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB11_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; PWM_2_PWMUDB
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
PWM_2_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_2_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_2_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

; UART_1_BUART
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1

; LIN_1_bLIN
LIN_1_bLIN_CtrlReg__0__MASK EQU 0x01
LIN_1_bLIN_CtrlReg__0__POS EQU 0
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
LIN_1_bLIN_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
LIN_1_bLIN_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
LIN_1_bLIN_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
LIN_1_bLIN_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
LIN_1_bLIN_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
LIN_1_bLIN_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
LIN_1_bLIN_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
LIN_1_bLIN_CtrlReg__1__MASK EQU 0x02
LIN_1_bLIN_CtrlReg__1__POS EQU 1
LIN_1_bLIN_CtrlReg__2__MASK EQU 0x04
LIN_1_bLIN_CtrlReg__2__POS EQU 2
LIN_1_bLIN_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LIN_1_bLIN_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
LIN_1_bLIN_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
LIN_1_bLIN_CtrlReg__COUNT_REG EQU CYREG_B0_UDB06_CTL
LIN_1_bLIN_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
LIN_1_bLIN_CtrlReg__MASK EQU 0x07
LIN_1_bLIN_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
LIN_1_bLIN_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
LIN_1_bLIN_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_REG EQU CYREG_B1_UDB06_A0
LIN_1_bLIN_InactFSM_BusInactDp_u0__A1_REG EQU CYREG_B1_UDB06_A1
LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_REG EQU CYREG_B1_UDB06_D0
LIN_1_bLIN_InactFSM_BusInactDp_u0__D1_REG EQU CYREG_B1_UDB06_D1
LIN_1_bLIN_InactFSM_BusInactDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_REG EQU CYREG_B1_UDB06_F0
LIN_1_bLIN_InactFSM_BusInactDp_u0__F1_REG EQU CYREG_B1_UDB06_F1
LIN_1_bLIN_LINDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
LIN_1_bLIN_LINDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
LIN_1_bLIN_LINDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
LIN_1_bLIN_LINDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
LIN_1_bLIN_LINDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LIN_1_bLIN_LINDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
LIN_1_bLIN_LINDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
LIN_1_bLIN_LINDp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
LIN_1_bLIN_LINDp_u0__A0_REG EQU CYREG_B0_UDB05_A0
LIN_1_bLIN_LINDp_u0__A1_REG EQU CYREG_B0_UDB05_A1
LIN_1_bLIN_LINDp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
LIN_1_bLIN_LINDp_u0__D0_REG EQU CYREG_B0_UDB05_D0
LIN_1_bLIN_LINDp_u0__D1_REG EQU CYREG_B0_UDB05_D1
LIN_1_bLIN_LINDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LIN_1_bLIN_LINDp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
LIN_1_bLIN_LINDp_u0__F0_REG EQU CYREG_B0_UDB05_F0
LIN_1_bLIN_LINDp_u0__F1_REG EQU CYREG_B0_UDB05_F1
LIN_1_bLIN_StsReg__0__MASK EQU 0x01
LIN_1_bLIN_StsReg__0__POS EQU 0
LIN_1_bLIN_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LIN_1_bLIN_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
LIN_1_bLIN_StsReg__1__MASK EQU 0x02
LIN_1_bLIN_StsReg__1__POS EQU 1
LIN_1_bLIN_StsReg__2__MASK EQU 0x04
LIN_1_bLIN_StsReg__2__POS EQU 2
LIN_1_bLIN_StsReg__3__MASK EQU 0x08
LIN_1_bLIN_StsReg__3__POS EQU 3
LIN_1_bLIN_StsReg__MASK EQU 0x0F
LIN_1_bLIN_StsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
LIN_1_bLIN_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
LIN_1_bLIN_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
LIN_1_bLIN_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LIN_1_bLIN_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
LIN_1_bLIN_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
LIN_1_bLIN_StsReg__STATUS_REG EQU CYREG_B0_UDB06_ST

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; L_RXD_1
L_RXD_1__0__MASK EQU 0x80
L_RXD_1__0__PC EQU CYREG_PRT3_PC7
L_RXD_1__0__PORT EQU 3
L_RXD_1__0__SHIFT EQU 7
L_RXD_1__AG EQU CYREG_PRT3_AG
L_RXD_1__AMUX EQU CYREG_PRT3_AMUX
L_RXD_1__BIE EQU CYREG_PRT3_BIE
L_RXD_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
L_RXD_1__BYP EQU CYREG_PRT3_BYP
L_RXD_1__CTL EQU CYREG_PRT3_CTL
L_RXD_1__DM0 EQU CYREG_PRT3_DM0
L_RXD_1__DM1 EQU CYREG_PRT3_DM1
L_RXD_1__DM2 EQU CYREG_PRT3_DM2
L_RXD_1__DR EQU CYREG_PRT3_DR
L_RXD_1__INP_DIS EQU CYREG_PRT3_INP_DIS
L_RXD_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
L_RXD_1__LCD_EN EQU CYREG_PRT3_LCD_EN
L_RXD_1__MASK EQU 0x80
L_RXD_1__PORT EQU 3
L_RXD_1__PRT EQU CYREG_PRT3_PRT
L_RXD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
L_RXD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
L_RXD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
L_RXD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
L_RXD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
L_RXD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
L_RXD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
L_RXD_1__PS EQU CYREG_PRT3_PS
L_RXD_1__SHIFT EQU 7
L_RXD_1__SLW EQU CYREG_PRT3_SLW

; L_TXD_1
L_TXD_1__0__MASK EQU 0x01
L_TXD_1__0__PC EQU CYREG_PRT12_PC0
L_TXD_1__0__PORT EQU 12
L_TXD_1__0__SHIFT EQU 0
L_TXD_1__AG EQU CYREG_PRT12_AG
L_TXD_1__BIE EQU CYREG_PRT12_BIE
L_TXD_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
L_TXD_1__BYP EQU CYREG_PRT12_BYP
L_TXD_1__DM0 EQU CYREG_PRT12_DM0
L_TXD_1__DM1 EQU CYREG_PRT12_DM1
L_TXD_1__DM2 EQU CYREG_PRT12_DM2
L_TXD_1__DR EQU CYREG_PRT12_DR
L_TXD_1__INP_DIS EQU CYREG_PRT12_INP_DIS
L_TXD_1__MASK EQU 0x01
L_TXD_1__PORT EQU 12
L_TXD_1__PRT EQU CYREG_PRT12_PRT
L_TXD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
L_TXD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
L_TXD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
L_TXD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
L_TXD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
L_TXD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
L_TXD_1__PS EQU CYREG_PRT12_PS
L_TXD_1__SHIFT EQU 0
L_TXD_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
L_TXD_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
L_TXD_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
L_TXD_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
L_TXD_1__SLW EQU CYREG_PRT12_SLW

; Pin_1
Pin_1__0__MASK EQU 0x40
Pin_1__0__PC EQU CYREG_PRT5_PC6
Pin_1__0__PORT EQU 5
Pin_1__0__SHIFT EQU 6
Pin_1__AG EQU CYREG_PRT5_AG
Pin_1__AMUX EQU CYREG_PRT5_AMUX
Pin_1__BIE EQU CYREG_PRT5_BIE
Pin_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_1__BYP EQU CYREG_PRT5_BYP
Pin_1__CTL EQU CYREG_PRT5_CTL
Pin_1__DM0 EQU CYREG_PRT5_DM0
Pin_1__DM1 EQU CYREG_PRT5_DM1
Pin_1__DM2 EQU CYREG_PRT5_DM2
Pin_1__DR EQU CYREG_PRT5_DR
Pin_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_1__MASK EQU 0x40
Pin_1__PORT EQU 5
Pin_1__PRT EQU CYREG_PRT5_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_1__PS EQU CYREG_PRT5_PS
Pin_1__SHIFT EQU 6
Pin_1__SLW EQU CYREG_PRT5_SLW

; Pin_2
Pin_2__0__MASK EQU 0x10
Pin_2__0__PC EQU CYREG_PRT5_PC4
Pin_2__0__PORT EQU 5
Pin_2__0__SHIFT EQU 4
Pin_2__AG EQU CYREG_PRT5_AG
Pin_2__AMUX EQU CYREG_PRT5_AMUX
Pin_2__BIE EQU CYREG_PRT5_BIE
Pin_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_2__BYP EQU CYREG_PRT5_BYP
Pin_2__CTL EQU CYREG_PRT5_CTL
Pin_2__DM0 EQU CYREG_PRT5_DM0
Pin_2__DM1 EQU CYREG_PRT5_DM1
Pin_2__DM2 EQU CYREG_PRT5_DM2
Pin_2__DR EQU CYREG_PRT5_DR
Pin_2__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_2__MASK EQU 0x10
Pin_2__PORT EQU 5
Pin_2__PRT EQU CYREG_PRT5_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_2__PS EQU CYREG_PRT5_PS
Pin_2__SHIFT EQU 4
Pin_2__SLW EQU CYREG_PRT5_SLW

; Pin_3
Pin_3__0__MASK EQU 0x20
Pin_3__0__PC EQU CYREG_PRT5_PC5
Pin_3__0__PORT EQU 5
Pin_3__0__SHIFT EQU 5
Pin_3__AG EQU CYREG_PRT5_AG
Pin_3__AMUX EQU CYREG_PRT5_AMUX
Pin_3__BIE EQU CYREG_PRT5_BIE
Pin_3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_3__BYP EQU CYREG_PRT5_BYP
Pin_3__CTL EQU CYREG_PRT5_CTL
Pin_3__DM0 EQU CYREG_PRT5_DM0
Pin_3__DM1 EQU CYREG_PRT5_DM1
Pin_3__DM2 EQU CYREG_PRT5_DM2
Pin_3__DR EQU CYREG_PRT5_DR
Pin_3__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_3__MASK EQU 0x20
Pin_3__PORT EQU 5
Pin_3__PRT EQU CYREG_PRT5_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_3__PS EQU CYREG_PRT5_PS
Pin_3__SHIFT EQU 5
Pin_3__SLW EQU CYREG_PRT5_SLW

; Pin_4
Pin_4__0__MASK EQU 0x80
Pin_4__0__PC EQU CYREG_PRT5_PC7
Pin_4__0__PORT EQU 5
Pin_4__0__SHIFT EQU 7
Pin_4__AG EQU CYREG_PRT5_AG
Pin_4__AMUX EQU CYREG_PRT5_AMUX
Pin_4__BIE EQU CYREG_PRT5_BIE
Pin_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_4__BYP EQU CYREG_PRT5_BYP
Pin_4__CTL EQU CYREG_PRT5_CTL
Pin_4__DM0 EQU CYREG_PRT5_DM0
Pin_4__DM1 EQU CYREG_PRT5_DM1
Pin_4__DM2 EQU CYREG_PRT5_DM2
Pin_4__DR EQU CYREG_PRT5_DR
Pin_4__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_4__MASK EQU 0x80
Pin_4__PORT EQU 5
Pin_4__PRT EQU CYREG_PRT5_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_4__PS EQU CYREG_PRT5_PS
Pin_4__SHIFT EQU 7
Pin_4__SLW EQU CYREG_PRT5_SLW

; Pin_5
Pin_5__0__MASK EQU 0x40
Pin_5__0__PC EQU CYREG_PRT4_PC6
Pin_5__0__PORT EQU 4
Pin_5__0__SHIFT EQU 6
Pin_5__AG EQU CYREG_PRT4_AG
Pin_5__AMUX EQU CYREG_PRT4_AMUX
Pin_5__BIE EQU CYREG_PRT4_BIE
Pin_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_5__BYP EQU CYREG_PRT4_BYP
Pin_5__CTL EQU CYREG_PRT4_CTL
Pin_5__DM0 EQU CYREG_PRT4_DM0
Pin_5__DM1 EQU CYREG_PRT4_DM1
Pin_5__DM2 EQU CYREG_PRT4_DM2
Pin_5__DR EQU CYREG_PRT4_DR
Pin_5__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_5__MASK EQU 0x40
Pin_5__PORT EQU 4
Pin_5__PRT EQU CYREG_PRT4_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_5__PS EQU CYREG_PRT4_PS
Pin_5__SHIFT EQU 6
Pin_5__SLW EQU CYREG_PRT4_SLW

; Pin_6
Pin_6__0__MASK EQU 0x10
Pin_6__0__PC EQU CYREG_PRT4_PC4
Pin_6__0__PORT EQU 4
Pin_6__0__SHIFT EQU 4
Pin_6__AG EQU CYREG_PRT4_AG
Pin_6__AMUX EQU CYREG_PRT4_AMUX
Pin_6__BIE EQU CYREG_PRT4_BIE
Pin_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_6__BYP EQU CYREG_PRT4_BYP
Pin_6__CTL EQU CYREG_PRT4_CTL
Pin_6__DM0 EQU CYREG_PRT4_DM0
Pin_6__DM1 EQU CYREG_PRT4_DM1
Pin_6__DM2 EQU CYREG_PRT4_DM2
Pin_6__DR EQU CYREG_PRT4_DR
Pin_6__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_6__MASK EQU 0x10
Pin_6__PORT EQU 4
Pin_6__PRT EQU CYREG_PRT4_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_6__PS EQU CYREG_PRT4_PS
Pin_6__SHIFT EQU 4
Pin_6__SLW EQU CYREG_PRT4_SLW

; Pin_7
Pin_7__0__MASK EQU 0x04
Pin_7__0__PC EQU CYREG_PRT4_PC2
Pin_7__0__PORT EQU 4
Pin_7__0__SHIFT EQU 2
Pin_7__AG EQU CYREG_PRT4_AG
Pin_7__AMUX EQU CYREG_PRT4_AMUX
Pin_7__BIE EQU CYREG_PRT4_BIE
Pin_7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_7__BYP EQU CYREG_PRT4_BYP
Pin_7__CTL EQU CYREG_PRT4_CTL
Pin_7__DM0 EQU CYREG_PRT4_DM0
Pin_7__DM1 EQU CYREG_PRT4_DM1
Pin_7__DM2 EQU CYREG_PRT4_DM2
Pin_7__DR EQU CYREG_PRT4_DR
Pin_7__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_7__MASK EQU 0x04
Pin_7__PORT EQU 4
Pin_7__PRT EQU CYREG_PRT4_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_7__PS EQU CYREG_PRT4_PS
Pin_7__SHIFT EQU 2
Pin_7__SLW EQU CYREG_PRT4_SLW

; Pin_8
Pin_8__0__MASK EQU 0x01
Pin_8__0__PC EQU CYREG_PRT4_PC0
Pin_8__0__PORT EQU 4
Pin_8__0__SHIFT EQU 0
Pin_8__AG EQU CYREG_PRT4_AG
Pin_8__AMUX EQU CYREG_PRT4_AMUX
Pin_8__BIE EQU CYREG_PRT4_BIE
Pin_8__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_8__BYP EQU CYREG_PRT4_BYP
Pin_8__CTL EQU CYREG_PRT4_CTL
Pin_8__DM0 EQU CYREG_PRT4_DM0
Pin_8__DM1 EQU CYREG_PRT4_DM1
Pin_8__DM2 EQU CYREG_PRT4_DM2
Pin_8__DR EQU CYREG_PRT4_DR
Pin_8__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_8__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_8__MASK EQU 0x01
Pin_8__PORT EQU 4
Pin_8__PRT EQU CYREG_PRT4_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_8__PS EQU CYREG_PRT4_PS
Pin_8__SHIFT EQU 0
Pin_8__SLW EQU CYREG_PRT4_SLW

; Tx_1
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT0_PC6
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
