// Seed: 2054789852
module module_0 (
    input id_0,
    input id_1,
    output supply0 id_2,
    input supply1 id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6
);
  assign id_2[1'd0] = id_1[1 : 1'b0] != id_6;
  assign id_2[1-1]  = id_5 ? -id_0 : id_4 ? id_1 : id_3;
  logic id_7;
endmodule
