INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.sim/sim_1/impl/timing/xsim/TB_nexys_RS232_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS232top
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module nexys_RS232
INFO: [VRFC 10-311] analyzing module rrx
INFO: [VRFC 10-311] analyzing module shiftregister
INFO: [VRFC 10-311] analyzing module trx
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module fifo_blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_synth
INFO: [VRFC 10-311] analyzing module fifo_memory
INFO: [VRFC 10-311] analyzing module fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/tb_nexys_RS232.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_nexys_RS232'
