$date
  Tue Apr 30 20:38:04 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module disp_tb $end
$var reg 2 ! op[1:0] $end
$var reg 1 " dist $end
$var reg 1 # clk $end
$var reg 8 $ rd1[7:0] $end
$scope module disp1 $end
$var reg 2 % op[1:0] $end
$var reg 1 & dist $end
$var reg 1 ' clk $end
$var reg 8 ( rd1[7:0] $end
$var reg 1 ) shit $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b11 !
0"
0#
b11111111 $
b11 %
0&
0'
b11111111 (
U)
#1000000
1"
1#
1&
1'
#2000000
0"
0#
0&
0'
#3000000
1"
1#
b01001110 $
1&
1'
b01001110 (
#4000000
0"
0#
b11111111 $
0&
0'
b11111111 (
#5000000
1"
1#
b10000000 $
1&
1'
b10000000 (
#6000000
0"
0#
b11111111 $
0&
0'
b11111111 (
#7000000
1"
1#
b01111111 $
1&
1'
b01111111 (
#8000000
0"
0#
b11111111 $
0&
0'
b11111111 (
#9000000
