// Seed: 742075055
module module_0 (
    input logic id_0,
    input id_1
    , id_4,
    output id_2,
    input id_3
);
  logic id_5;
  logic id_6 = 1'd0 == id_4 - 1'b0;
  logic id_7;
  logic id_8;
endmodule
