Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/CPU_design/lab2/add/add.srcs/sources_1/new/add.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/sub1.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.extend16to32
Compiling module xil_defaultlib.ConJUMP
Compiling module xil_defaultlib.noConJUMP
Compiling module xil_defaultlib.PC_updater
Compiling module xil_defaultlib.IRAM_top
Compiling module xil_defaultlib.ConUnit
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CPU_ALU
Compiling module xil_defaultlib.DRAM_top
Compiling module xil_defaultlib.extend5to32
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MUX3X32
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
