head	4.1;
access;
symbols
	ATAPI-1_44:4.1
	ATAPI-1_43:4.1
	ATAPI-1_42:4.1
	ATAPI-1_41:4.1
	ATAPI-1_34-1_11_2_1:4.1
	ATAPI-1_40:4.1
	ATAPI-1_39:4.1
	ATAPI-1_38:4.1
	ATAPI-1_37:4.1
	ATAPI-1_36:4.1
	preSATA:4.1.0.2
	ATAPI-1_35:4.1
	ATAPI-1_34:4.1
	ATAPI-1_33:4.1
	Batch1:4.1
	RO_5_07:4.1
	ATAPI-1_32:4.1
	ATAPI-1_31:4.1
	ATAPI-1_30:4.1
	ATAPI-1_29:4.1
	ATAPI-1_28:4.1
	ATAPI-1_27:4.1
	ATAPI-1_26:4.1
	dellis_autobuild_BaseSW:4.1
	sbrodie_sedwards_16Mar2000:4.1
	dcotton_autobuild_BaseSW:4.1
	mstphens_UrsulaRiscPCBuild_20Nov98:4.1
	Ursula_RiscPC:4.1.0.8
	nicke_ATAPI_1_23:4.1.7.1
	rthornb_UrsulaBuild-19Aug1998:4.1
	UrsulaBuild_FinalSoftload:4.1
	rthornb_UrsulaBuild-12Aug1998:4.1
	aglover_UrsulaBuild-05Aug1998:4.1
	rthornb_UrsulaBuild-29Jul1998:4.1
	rthornb_UrsulaBuild-22Jul1998:4.1
	hsimons_BOCA-1_2-Release:4.1.7.1
	rthornb_UrsulaBuild-15Jul1998:4.1
	rthornb_UrsulaBuild-07Jul1998:4.1
	rthornb_UrsulaBuild-17Jun1998:4.1
	rthornb_UrsulaBuild-03Jun1998:4.1
	rthornb_UrsulaBuild-27May1998:4.1
	rthornb_UrsulaBuild-21May1998:4.1
	rthornb_UrsulaBuild_01May1998:4.1
	Spinner_B20_2:4.1.7.1
	Spinner_19_3:4.1.7.1
	Spinner_B18:4.1.7.1
	Spinner_B17:4.1.7.1
	Spinner_B15:4.1.7.1
	Spinner_B14:4.1.7.1
	Spinner_B13:4.1.7.1
	Spinner_B12:4.1.7.1
	Spinner_B10:4.1.7.1
	Daytona:4.1.0.6
	Daytona_bp:4.1
	Ursula:4.1.0.4
	Ursula_bp:4.1
	Spinner_B7:4.1.7.1
	RO_3_71:4.1.3.1
	ARTtmp_merge:4.1.7.1
	Spin_3Apr97:4.1.7.1
	ARTtmp:4.1.7.1.0.2
	Spin_merge:4.1.7.1
	MergeFiles:4.1.3.1
	RO_3_70:4.1.3.1
	NC_1_06:4.1.7.1
	Spinner:4.1.7
	Spin_xx:4.1.5
	NC_xx:4.1.5.1
	RO_3_60:4.1.1.1
	StrongARM:4.1.3
	Black:4.1.1;
locks; strict;
comment	@# @;


4.1
date	96.11.05.09.34.47;	author nturton;	state Exp;
branches
	4.1.1.1
	4.1.3.1
	4.1.5.1
	4.1.7.1;
next	;

4.1.1.1
date	96.11.05.09.34.47;	author nturton;	state Exp;
branches;
next	;

4.1.3.1
date	96.11.06.01.12.11;	author nturton;	state Exp;
branches;
next	;

4.1.5.1
date	96.11.21.11.43.02;	author nturton;	state Exp;
branches;
next	;

4.1.7.1
date	96.11.29.20.41.04;	author nturton;	state Exp;
branches;
next	;


desc
@@



4.1
log
@Initial revision
@
text
@Interrupts
==========

There are several conditions that must exist before the IDE driver receives
an interrupt:

   a. the controller must assert IRQ14;
   b. IEN must be enabled in the controller digital output register;
   c. the interrupt must be enabled in IOC (or on the podule);
   d. the CPU must have IRQs enabled.

Condition (b) is always true except during the handling of an interrupt from
the controller. In order to maintain a low interrupt latency, the driver
enables CPU IRQs (d) in its interrupt handler. If the interrupt were not
masked during this time, the controller could interrupt the interrupt
handler which is not designed to be reentrant. (As an example, consider a
multi-sector read: after the interrupt for the first sector, the driver
reads the sector data and the controller interrupts again immediately
because it has cached the next sector.) Option (b) has been chosen instead
of (c) because it requires fewer instructions. Interrupts *are* disabled in
IOC (or on the podule) when no IDE command is active.

@


4.1.7.1
log
@NCOS 1.06 Imported from Zip drive
@
text
@@


4.1.5.1
log
@Import from SrcFiler
@
text
@@


4.1.3.1
log
@Import from cleaned 370 CD
@
text
@@


4.1.1.1
log
@Import from cleaned 360 CD
@
text
@@
