;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 5/4/2022 2:16:50 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x51910000  	20881
0x0008	0x52690000  	21097
0x000C	0x52690000  	21097
0x0010	0x52690000  	21097
0x0014	0x52690000  	21097
0x0018	0x52690000  	21097
0x001C	0x52690000  	21097
0x0020	0x52690000  	21097
0x0024	0x52690000  	21097
0x0028	0x52690000  	21097
0x002C	0x52690000  	21097
0x0030	0x52690000  	21097
0x0034	0x52690000  	21097
0x0038	0x52690000  	21097
0x003C	0x52690000  	21097
0x0040	0x52690000  	21097
0x0044	0x52690000  	21097
0x0048	0x52690000  	21097
0x004C	0x52690000  	21097
0x0050	0x52690000  	21097
0x0054	0x52690000  	21097
0x0058	0x52690000  	21097
0x005C	0x52690000  	21097
0x0060	0x4ED90000  	20185
0x0064	0x52690000  	21097
0x0068	0x523D0000  	21053
0x006C	0x52690000  	21097
0x0070	0x52690000  	21097
0x0074	0x52690000  	21097
0x0078	0x52690000  	21097
0x007C	0x52690000  	21097
0x0080	0x52690000  	21097
0x0084	0x52690000  	21097
0x0088	0x52690000  	21097
0x008C	0x52690000  	21097
0x0090	0x52690000  	21097
0x0094	0x52690000  	21097
0x0098	0x52690000  	21097
0x009C	0x4F050000  	20229
0x00A0	0x52690000  	21097
0x00A4	0x52690000  	21097
0x00A8	0x52690000  	21097
0x00AC	0x52690000  	21097
0x00B0	0x50110000  	20497
0x00B4	0x52690000  	21097
0x00B8	0x52690000  	21097
0x00BC	0x52690000  	21097
0x00C0	0x52690000  	21097
0x00C4	0x52690000  	21097
0x00C8	0x52690000  	21097
0x00CC	0x52690000  	21097
0x00D0	0x52690000  	21097
0x00D4	0x52690000  	21097
0x00D8	0x52690000  	21097
0x00DC	0x52690000  	21097
0x00E0	0x4F690000  	20329
0x00E4	0x52690000  	21097
0x00E8	0x52690000  	21097
0x00EC	0x52690000  	21097
0x00F0	0x52690000  	21097
0x00F4	0x52690000  	21097
0x00F8	0x52690000  	21097
0x00FC	0x52690000  	21097
0x0100	0x52690000  	21097
0x0104	0x52690000  	21097
0x0108	0x52690000  	21097
0x010C	0x52690000  	21097
0x0110	0x52690000  	21097
0x0114	0x52690000  	21097
0x0118	0x52690000  	21097
0x011C	0x52690000  	21097
0x0120	0x52690000  	21097
0x0124	0x52690000  	21097
0x0128	0x52690000  	21097
0x012C	0x52690000  	21097
0x0130	0x52690000  	21097
0x0134	0x52690000  	21097
0x0138	0x52690000  	21097
0x013C	0x52690000  	21097
0x0140	0x52690000  	21097
0x0144	0x52690000  	21097
0x0148	0x52690000  	21097
0x014C	0x52690000  	21097
; end of ____SysVT
_main:
;P7_final_project_main.c, 304 :: 		void main() {
0x5190	0xB081    SUB	SP, SP, #4
0x5192	0xF7FFFF4F  BL	20532
0x5196	0xF000FD9F  BL	23768
0x519A	0xF000F845  BL	21032
0x519E	0xF000FD5B  BL	23640
;P7_final_project_main.c, 308 :: 		int num =0;
;P7_final_project_main.c, 311 :: 		init_cfg_M_CTL();
0x51A2	0xF7FFFB55  BL	_init_cfg_M_CTL+0
;P7_final_project_main.c, 314 :: 		config_USART1();
0x51A6	0xF7FFFCC3  BL	_config_USART1+0
;P7_final_project_main.c, 319 :: 		init_timer2();
0x51AA	0xF7FFFDB7  BL	_init_timer2+0
;P7_final_project_main.c, 323 :: 		init_interrupt();
0x51AE	0xF7FFFDDD  BL	_init_interrupt+0
;P7_final_project_main.c, 327 :: 		Start_TP();
0x51B2	0xF7FFFE5D  BL	_Start_TP+0
;P7_final_project_main.c, 335 :: 		debug( rand_num_gen() );
0x51B6	0xF7FFFDA5  BL	_rand_num_gen+0
0x51BA	0xF7FFFD75  BL	_debug+0
;P7_final_project_main.c, 336 :: 		debug( rand_num_gen() );
0x51BE	0xF7FFFDA1  BL	_rand_num_gen+0
0x51C2	0xF7FFFD71  BL	_debug+0
;P7_final_project_main.c, 337 :: 		debug( rand_num_gen() );
0x51C6	0xF7FFFD9D  BL	_rand_num_gen+0
0x51CA	0xF7FFFD6D  BL	_debug+0
;P7_final_project_main.c, 342 :: 		load_snake_game();
0x51CE	0xF7FFFD13  BL	_load_snake_game+0
;P7_final_project_main.c, 344 :: 		start_snake_game();
0x51D2	0xF7FFFBAD  BL	_start_snake_game+0
;P7_final_project_main.c, 347 :: 		TFT_SET_Brush(1, CL_RED, 0, 0, 0 ,0);
0x51D6	0x2100    MOVS	R1, #0
0x51D8	0x2000    MOVS	R0, #0
0x51DA	0xB402    PUSH	(R1)
0x51DC	0xB401    PUSH	(R0)
0x51DE	0x2300    MOVS	R3, #0
0x51E0	0x2200    MOVS	R2, #0
0x51E2	0xF64F0100  MOVW	R1, #63488
0x51E6	0x2001    MOVS	R0, #1
0x51E8	0xF7FCFBEE  BL	_TFT_Set_Brush+0
0x51EC	0xB002    ADD	SP, SP, #8
;P7_final_project_main.c, 348 :: 		TFT_Rectangle(0, 0, 320, 240);
0x51EE	0x23F0    MOVS	R3, #240
0x51F0	0xB21B    SXTH	R3, R3
0x51F2	0xF2401240  MOVW	R2, #320
0x51F6	0xB212    SXTH	R2, R2
0x51F8	0x2100    MOVS	R1, #0
0x51FA	0xB209    SXTH	R1, R1
0x51FC	0x2000    MOVS	R0, #0
0x51FE	0xB200    SXTH	R0, R0
0x5200	0xF7FCFAAC  BL	_TFT_Rectangle+0
;P7_final_project_main.c, 349 :: 		TFT_Fill_Screen(CL_RED);
0x5204	0xF64F0000  MOVW	R0, #63488
0x5208	0xF7FFFAC0  BL	_TFT_Fill_Screen+0
;P7_final_project_main.c, 351 :: 		Delay_ms(3000);
0x520C	0xF24507FF  MOVW	R7, #20735
0x5210	0xF2C02725  MOVT	R7, #549
0x5214	0xBF00    NOP
0x5216	0xBF00    NOP
L_main113:
0x5218	0x1E7F    SUBS	R7, R7, #1
0x521A	0xD1FD    BNE	L_main113
0x521C	0xBF00    NOP
0x521E	0xBF00    NOP
0x5220	0xBF00    NOP
;P7_final_project_main.c, 353 :: 		while (1) {
L_main115:
;P7_final_project_main.c, 355 :: 		}
0x5222	0xE7FE    B	L_main115
;P7_final_project_main.c, 356 :: 		}
L_end_main:
L__main_end_loop:
0x5224	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x4AB0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x4AB2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x4AB6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x4ABA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x4ABE	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x4AC0	0xB001    ADD	SP, SP, #4
0x4AC2	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x4A50	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x4A52	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x4A56	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x4A5A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x4A5E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x4A60	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x4A64	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x4A66	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x4A68	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x4A6A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x4A6E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x4A72	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x4A74	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x4A78	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x4A7A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x4A7C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x4A80	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x4A84	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x4A86	0xB001    ADD	SP, SP, #4
0x4A88	0x4770    BX	LR
; end of ___FillZeros
_init_cfg_M_CTL:
;P7_final_project_main.c, 192 :: 		void init_cfg_M_CTL() {
0x4850	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 195 :: 		USART1_CR1 &= ~(1 << 13);                  // Disable USART for configuration
0x4852	0x482E    LDR	R0, [PC, #184]
0x4854	0x6801    LDR	R1, [R0, #0]
0x4856	0xF46F5000  MVN	R0, #8192
0x485A	0x4001    ANDS	R1, R0
0x485C	0x482B    LDR	R0, [PC, #172]
0x485E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 197 :: 		AFIO_MAPR    = 0x00000000;                 // Bit[2] USART1 Remap 0: No remap remap timer2 stuff
0x4860	0x2100    MOVS	R1, #0
0x4862	0x482B    LDR	R0, [PC, #172]
0x4864	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 198 :: 		RCC_APB2ENR |= 0x00000001;                 // Alt. function bit to enable USART1
0x4866	0x482B    LDR	R0, [PC, #172]
0x4868	0x6800    LDR	R0, [R0, #0]
0x486A	0xF0400101  ORR	R1, R0, #1
0x486E	0x4829    LDR	R0, [PC, #164]
0x4870	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 200 :: 		RCC_APB2ENR |= 1 << 2;                    // Enable GPIO clock for PORT A
0x4872	0x4828    LDR	R0, [PC, #160]
0x4874	0x6800    LDR	R0, [R0, #0]
0x4876	0xF0400104  ORR	R1, R0, #4
0x487A	0x4826    LDR	R0, [PC, #152]
0x487C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 201 :: 		RCC_APB2ENR |= 1 << 3;                    // Enable GPIO clock for PORT B
0x487E	0x4825    LDR	R0, [PC, #148]
0x4880	0x6800    LDR	R0, [R0, #0]
0x4882	0xF0400108  ORR	R1, R0, #8
0x4886	0x4823    LDR	R0, [PC, #140]
0x4888	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 202 :: 		RCC_APB2ENR |= 1 << 4;                    // Enable GPIO clock for PORT C
0x488A	0x4822    LDR	R0, [PC, #136]
0x488C	0x6800    LDR	R0, [R0, #0]
0x488E	0xF0400110  ORR	R1, R0, #16
0x4892	0x4820    LDR	R0, [PC, #128]
0x4894	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 203 :: 		RCC_APB2ENR |= 1 << 5;                    // Enable GPIO clock for PORT D
0x4896	0x481F    LDR	R0, [PC, #124]
0x4898	0x6800    LDR	R0, [R0, #0]
0x489A	0xF0400120  ORR	R1, R0, #32
0x489E	0x481D    LDR	R0, [PC, #116]
0x48A0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 204 :: 		RCC_APB2ENR |= 1 << 6;                    // Enable GPIO clock for PORT E
0x48A2	0x481C    LDR	R0, [PC, #112]
0x48A4	0x6800    LDR	R0, [R0, #0]
0x48A6	0xF0400140  ORR	R1, R0, #64
0x48AA	0x481A    LDR	R0, [PC, #104]
0x48AC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 205 :: 		RCC_APB2ENR |= 1 << 14;                   // Enable GPIO clock for USART1
0x48AE	0x4819    LDR	R0, [PC, #100]
0x48B0	0x6800    LDR	R0, [R0, #0]
0x48B2	0xF4404180  ORR	R1, R0, #16384
0x48B6	0x4817    LDR	R0, [PC, #92]
0x48B8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 208 :: 		GPIOA_CRL = GPIO_INPUT_MASK;                     // Enable PA2 PA4 PA5 PA6 for joystick control
0x48BA	0xF04F3144  MOV	R1, #1145324612
0x48BE	0x4816    LDR	R0, [PC, #88]
0x48C0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 209 :: 		GPIOE_CRH = 0xFF00;
0x48C2	0xF64F7100  MOVW	R1, #65280
0x48C6	0x4815    LDR	R0, [PC, #84]
0x48C8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 212 :: 		GPIOA_CRL |= 4 << 6;                       // Enable PA6;  joystick=RIGHT
0x48CA	0x4813    LDR	R0, [PC, #76]
0x48CC	0x6800    LDR	R0, [R0, #0]
0x48CE	0xF4407180  ORR	R1, R0, #256
0x48D2	0x4811    LDR	R0, [PC, #68]
0x48D4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 213 :: 		GPIOB_CRL |= 4 << 5;                       // Enable PB5;  joystick=DOWN
0x48D6	0x4812    LDR	R0, [PC, #72]
0x48D8	0x6800    LDR	R0, [R0, #0]
0x48DA	0xF0400180  ORR	R1, R0, #128
0x48DE	0x4810    LDR	R0, [PC, #64]
0x48E0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 214 :: 		GPIOD_CRL |= 4 << 2;                       // Enable PD2;  joystick=LEFT
0x48E2	0x4810    LDR	R0, [PC, #64]
0x48E4	0x6800    LDR	R0, [R0, #0]
0x48E6	0xF0400110  ORR	R1, R0, #16
0x48EA	0x480E    LDR	R0, [PC, #56]
0x48EC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 215 :: 		GPIOD_CRL |= 4 << 4;                       // Enable PD4;  joystick=UP
0x48EE	0x480D    LDR	R0, [PC, #52]
0x48F0	0x6800    LDR	R0, [R0, #0]
0x48F2	0xF0400140  ORR	R1, R0, #64
0x48F6	0x480B    LDR	R0, [PC, #44]
0x48F8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 216 :: 		GPIOC_CRH |= 4 << 5;                       // Enable PC13; joystick=PUSH BUTTON
0x48FA	0x480B    LDR	R0, [PC, #44]
0x48FC	0x6800    LDR	R0, [R0, #0]
0x48FE	0xF0400180  ORR	R1, R0, #128
0x4902	0x4809    LDR	R0, [PC, #36]
0x4904	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 217 :: 		}
L_end_init_cfg_M_CTL:
0x4906	0xB001    ADD	SP, SP, #4
0x4908	0x4770    BX	LR
0x490A	0xBF00    NOP
0x490C	0x380C4001  	USART1_CR1+0
0x4910	0x00044001  	AFIO_MAPR+0
0x4914	0x10184002  	RCC_APB2ENR+0
0x4918	0x08004001  	GPIOA_CRL+0
0x491C	0x18044001  	GPIOE_CRH+0
0x4920	0x0C004001  	GPIOB_CRL+0
0x4924	0x14004001  	GPIOD_CRL+0
0x4928	0x10044001  	GPIOC_CRH+0
; end of _init_cfg_M_CTL
_config_USART1:
;P7_final_project_main.c, 220 :: 		void config_USART1() {
0x4B30	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 221 :: 		GPIOA_CRH &= ~(0xFF << 4);                  // Shift 4 bits left to clear out bits PA9/PA10 mask with FFFF F00F
0x4B32	0x482C    LDR	R0, [PC, #176]
0x4B34	0x6801    LDR	R1, [R0, #0]
0x4B36	0xF24F000F  MOVW	R0, #61455
0x4B3A	0x4001    ANDS	R1, R0
0x4B3C	0x4829    LDR	R0, [PC, #164]
0x4B3E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 222 :: 		GPIOA_CRH |=  (0x0B << 4);                  // USART1 Tx/PA9 set CNF=AF output push-pull b10; MODE: 50Hz b11; = b1011 = 0x0b
0x4B40	0x4828    LDR	R0, [PC, #160]
0x4B42	0x6800    LDR	R0, [R0, #0]
0x4B44	0xF04001B0  ORR	R1, R0, #176
0x4B48	0x4826    LDR	R0, [PC, #152]
0x4B4A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 223 :: 		GPIOA_CRH |=  (0x04 << 8);                  // USART1 Rx/PA10 set CNF=input-floating b01; MODE: input b00; = b0100 = 0x04
0x4B4C	0x4825    LDR	R0, [PC, #148]
0x4B4E	0x6800    LDR	R0, [R0, #0]
0x4B50	0xF4406180  ORR	R1, R0, #1024
0x4B54	0x4823    LDR	R0, [PC, #140]
0x4B56	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 226 :: 		USART1_BRR = 0x00000506;                    // Clock=72MHz, oversample=16; 72MHz / (16*56,000) = 80.357
0x4B58	0xF2405106  MOVW	R1, #1286
0x4B5C	0x4822    LDR	R0, [PC, #136]
0x4B5E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 230 :: 		USART1_CR1 &= ~(1 << 13);                   // Disable USART for configuration
0x4B60	0x4822    LDR	R0, [PC, #136]
0x4B62	0x6801    LDR	R1, [R0, #0]
0x4B64	0xF46F5000  MVN	R0, #8192
0x4B68	0x4001    ANDS	R1, R0
0x4B6A	0x4820    LDR	R0, [PC, #128]
0x4B6C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 232 :: 		USART1_CR1 &= ~(1 << 12);                   // Force 8 data bits. Mbit set to 0
0x4B6E	0x481F    LDR	R0, [PC, #124]
0x4B70	0x6801    LDR	R1, [R0, #0]
0x4B72	0xF46F5080  MVN	R0, #4096
0x4B76	0x4001    ANDS	R1, R0
0x4B78	0x481C    LDR	R0, [PC, #112]
0x4B7A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 233 :: 		USART1_CR1 &= ~(3 << 9);                    // Force no Parity & no parity control
0x4B7C	0x481B    LDR	R0, [PC, #108]
0x4B7E	0x6801    LDR	R1, [R0, #0]
0x4B80	0xF46F60C0  MVN	R0, #1536
0x4B84	0x4001    ANDS	R1, R0
0x4B86	0x4819    LDR	R0, [PC, #100]
0x4B88	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 234 :: 		USART1_CR2 &= ~(3 << 12);                   // Force 1 stop bit
0x4B8A	0x4819    LDR	R0, [PC, #100]
0x4B8C	0x6801    LDR	R1, [R0, #0]
0x4B8E	0xF46F5040  MVN	R0, #12288
0x4B92	0x4001    ANDS	R1, R0
0x4B94	0x4816    LDR	R0, [PC, #88]
0x4B96	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 235 :: 		USART1_CR3 &= ~(3 << 8);                    // Force no flow control and no DMA for USART1
0x4B98	0x4816    LDR	R0, [PC, #88]
0x4B9A	0x6801    LDR	R1, [R0, #0]
0x4B9C	0xF46F7040  MVN	R0, #768
0x4BA0	0x4001    ANDS	R1, R0
0x4BA2	0x4814    LDR	R0, [PC, #80]
0x4BA4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 237 :: 		USART1_CR1 |=   1 << 3;                     // Tx Enable
0x4BA6	0x4811    LDR	R0, [PC, #68]
0x4BA8	0x6800    LDR	R0, [R0, #0]
0x4BAA	0xF0400108  ORR	R1, R0, #8
0x4BAE	0x480F    LDR	R0, [PC, #60]
0x4BB0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 238 :: 		USART1_CR1 |=   1 << 2;                     // Rx Enable
0x4BB2	0x480E    LDR	R0, [PC, #56]
0x4BB4	0x6800    LDR	R0, [R0, #0]
0x4BB6	0xF0400104  ORR	R1, R0, #4
0x4BBA	0x480C    LDR	R0, [PC, #48]
0x4BBC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 240 :: 		Delay_ms(100);                              // Allow time for USART1 to complete initialization
0x4BBE	0xF644777F  MOVW	R7, #20351
0x4BC2	0xF2C00712  MOVT	R7, #18
0x4BC6	0xBF00    NOP
0x4BC8	0xBF00    NOP
L_config_USART1111:
0x4BCA	0x1E7F    SUBS	R7, R7, #1
0x4BCC	0xD1FD    BNE	L_config_USART1111
0x4BCE	0xBF00    NOP
0x4BD0	0xBF00    NOP
0x4BD2	0xBF00    NOP
;P7_final_project_main.c, 241 :: 		USART1_CR1 |= 1 << 13;                      // **NOTE: USART1 Enable must be done after configuration is complete.
0x4BD4	0x4805    LDR	R0, [PC, #20]
0x4BD6	0x6800    LDR	R0, [R0, #0]
0x4BD8	0xF4405100  ORR	R1, R0, #8192
0x4BDC	0x4803    LDR	R0, [PC, #12]
0x4BDE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 242 :: 		}
L_end_config_USART1:
0x4BE0	0xB001    ADD	SP, SP, #4
0x4BE2	0x4770    BX	LR
0x4BE4	0x08044001  	GPIOA_CRH+0
0x4BE8	0x38084001  	USART1_BRR+0
0x4BEC	0x380C4001  	USART1_CR1+0
0x4BF0	0x38104001  	USART1_CR2+0
0x4BF4	0x38144001  	USART1_CR3+0
; end of _config_USART1
_init_timer2:
;P7_final_project_main.c, 247 :: 		void init_timer2() {
0x4D1C	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 248 :: 		RCC_APB1ENR |= 1 << 0;                      // Enable Clock for TIMER2
0x4D1E	0x480E    LDR	R0, [PC, #56]
0x4D20	0x6800    LDR	R0, [R0, #0]
0x4D22	0xF0400101  ORR	R1, R0, #1
0x4D26	0x480C    LDR	R0, [PC, #48]
0x4D28	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 249 :: 		TIM2_CR1     = 0x0000;                      // Disable the timer for config setup
0x4D2A	0x2100    MOVS	R1, #0
0x4D2C	0x480B    LDR	R0, [PC, #44]
0x4D2E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 250 :: 		TIM2_PSC     = 7999;                        // Counter clock freq is equal to clk_PSC / (PSC[15:0] + 1) from datasheet
0x4D30	0xF641713F  MOVW	R1, #7999
0x4D34	0x480A    LDR	R0, [PC, #40]
0x4D36	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 252 :: 		TIM2_ARR     = 9000;                        // Set the auto-reload register to calclated value
0x4D38	0xF2423128  MOVW	R1, #9000
0x4D3C	0x4809    LDR	R0, [PC, #36]
0x4D3E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 253 :: 		TIM2_DIER  |= 1 << 0;                      // Enable TIMER2 Interrupt
0x4D40	0x4809    LDR	R0, [PC, #36]
0x4D42	0x6800    LDR	R0, [R0, #0]
0x4D44	0xF0400101  ORR	R1, R0, #1
0x4D48	0x4807    LDR	R0, [PC, #28]
0x4D4A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 254 :: 		TIM2_CR1     = 0x0001;                      // After timer setup, enable TIMER2 bit[1]; bit[4]=0 counting up.
0x4D4C	0x2101    MOVS	R1, #1
0x4D4E	0x4803    LDR	R0, [PC, #12]
0x4D50	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 255 :: 		}
L_end_init_timer2:
0x4D52	0xB001    ADD	SP, SP, #4
0x4D54	0x4770    BX	LR
0x4D56	0xBF00    NOP
0x4D58	0x101C4002  	RCC_APB1ENR+0
0x4D5C	0x00004000  	TIM2_CR1+0
0x4D60	0x00284000  	TIM2_PSC+0
0x4D64	0x002C4000  	TIM2_ARR+0
0x4D68	0x000C4000  	TIM2_DIER+0
; end of _init_timer2
_init_interrupt:
;P7_final_project_main.c, 259 :: 		void init_interrupt() {
0x4D6C	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 262 :: 		AFIO_EXTICR2 = 0x0000;
0x4D6E	0x2100    MOVS	R1, #0
0x4D70	0x4837    LDR	R0, [PC, #220]
0x4D72	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 263 :: 		NVIC_ISER0   = 0x00000000;
0x4D74	0x2100    MOVS	R1, #0
0x4D76	0x4837    LDR	R0, [PC, #220]
0x4D78	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 266 :: 		AFIO_EXTICR1 |= 3 << 8;                     // PD2 = EXTI2[11:8]; PortD = b0011;
0x4D7A	0x4837    LDR	R0, [PC, #220]
0x4D7C	0x6800    LDR	R0, [R0, #0]
0x4D7E	0xF4407140  ORR	R1, R0, #768
0x4D82	0x4835    LDR	R0, [PC, #212]
0x4D84	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 267 :: 		AFIO_EXTICR2 |= 3 << 0;                     // PD4 = EXTI4[3:0];  PortD = b0011;
0x4D86	0x4832    LDR	R0, [PC, #200]
0x4D88	0x6800    LDR	R0, [R0, #0]
0x4D8A	0xF0400103  ORR	R1, R0, #3
0x4D8E	0x4830    LDR	R0, [PC, #192]
0x4D90	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 268 :: 		AFIO_EXTICR2 |= 1 << 4;                     // PB5 = EXTI5[7:4];  PortB = b0001;
0x4D92	0x482F    LDR	R0, [PC, #188]
0x4D94	0x6800    LDR	R0, [R0, #0]
0x4D96	0xF0400110  ORR	R1, R0, #16
0x4D9A	0x482D    LDR	R0, [PC, #180]
0x4D9C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 269 :: 		AFIO_EXTICR2 &= ~(0xF << 8);                // PA6 = EXTI6[3:0];  PortA = b0000;
0x4D9E	0x482C    LDR	R0, [PC, #176]
0x4DA0	0x6801    LDR	R1, [R0, #0]
0x4DA2	0xF46F6070  MVN	R0, #3840
0x4DA6	0x4001    ANDS	R1, R0
0x4DA8	0x4829    LDR	R0, [PC, #164]
0x4DAA	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 270 :: 		AFIO_EXTICR4 |= 2 << 4;                     // PC13  EXTI13[7:4]; PortC = b0010;
0x4DAC	0x482B    LDR	R0, [PC, #172]
0x4DAE	0x6800    LDR	R0, [R0, #0]
0x4DB0	0xF0400120  ORR	R1, R0, #32
0x4DB4	0x4829    LDR	R0, [PC, #164]
0x4DB6	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 274 :: 		EXTI_FTSR |= 1 << 2; // EXTI2 is FALLING EDGE
0x4DB8	0x4829    LDR	R0, [PC, #164]
0x4DBA	0x6800    LDR	R0, [R0, #0]
0x4DBC	0xF0400104  ORR	R1, R0, #4
0x4DC0	0x4827    LDR	R0, [PC, #156]
0x4DC2	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 275 :: 		EXTI_FTSR |= 1 << 4; // EXTI4 is FALLING EDGE
0x4DC4	0x4826    LDR	R0, [PC, #152]
0x4DC6	0x6800    LDR	R0, [R0, #0]
0x4DC8	0xF0400110  ORR	R1, R0, #16
0x4DCC	0x4824    LDR	R0, [PC, #144]
0x4DCE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 276 :: 		EXTI_FTSR |= 1 << 5; // EXTI5 is FALLING EDGE
0x4DD0	0x4823    LDR	R0, [PC, #140]
0x4DD2	0x6800    LDR	R0, [R0, #0]
0x4DD4	0xF0400120  ORR	R1, R0, #32
0x4DD8	0x4821    LDR	R0, [PC, #132]
0x4DDA	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 277 :: 		EXTI_FTSR |= 1 << 6; // EXTI6 is FALLING EDGE
0x4DDC	0x4820    LDR	R0, [PC, #128]
0x4DDE	0x6800    LDR	R0, [R0, #0]
0x4DE0	0xF0400140  ORR	R1, R0, #64
0x4DE4	0x481E    LDR	R0, [PC, #120]
0x4DE6	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 278 :: 		EXTI_FTSR |= 1 << 13; // EXTI13 is FALLING EDGE
0x4DE8	0x481D    LDR	R0, [PC, #116]
0x4DEA	0x6800    LDR	R0, [R0, #0]
0x4DEC	0xF4405100  ORR	R1, R0, #8192
0x4DF0	0x481B    LDR	R0, [PC, #108]
0x4DF2	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 281 :: 		EXTI_IMR |= 0x00002074;      // Set EXTI2,4,5,6,13 to not-maskable
0x4DF4	0x481B    LDR	R0, [PC, #108]
0x4DF6	0x6801    LDR	R1, [R0, #0]
0x4DF8	0xF2420074  MOVW	R0, #8308
0x4DFC	0x4301    ORRS	R1, R0
0x4DFE	0x4819    LDR	R0, [PC, #100]
0x4E00	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 286 :: 		NVIC_ISER0 |= (uint32_t) 1 << 8;            // EXTI2  NVIC Pos=8:
0x4E02	0x4814    LDR	R0, [PC, #80]
0x4E04	0x6800    LDR	R0, [R0, #0]
0x4E06	0xF4407180  ORR	R1, R0, #256
0x4E0A	0x4812    LDR	R0, [PC, #72]
0x4E0C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 287 :: 		NVIC_ISER0 |= (uint32_t) 1 << 10;           // EXTI4  NVIC Pos=10:
0x4E0E	0x4811    LDR	R0, [PC, #68]
0x4E10	0x6800    LDR	R0, [R0, #0]
0x4E12	0xF4406180  ORR	R1, R0, #1024
0x4E16	0x480F    LDR	R0, [PC, #60]
0x4E18	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 288 :: 		NVIC_ISER0 |= (uint32_t) 1 << 23;           // EXTI5  NVIC Pos=23: EXTI9_5
0x4E1A	0x480E    LDR	R0, [PC, #56]
0x4E1C	0x6800    LDR	R0, [R0, #0]
0x4E1E	0xF4400100  ORR	R1, R0, #8388608
0x4E22	0x480C    LDR	R0, [PC, #48]
0x4E24	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 289 :: 		NVIC_ISER1 |= (uint32_t) 1 << 8;            // EXTI13 NVIC Pos=40: EXTI15_10
0x4E26	0x4810    LDR	R0, [PC, #64]
0x4E28	0x6800    LDR	R0, [R0, #0]
0x4E2A	0xF4407180  ORR	R1, R0, #256
0x4E2E	0x480E    LDR	R0, [PC, #56]
0x4E30	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 290 :: 		NVIC_ISER1 |= (uint32_t) 1 << 5;            // USART1 NVIC Pos=37: ISER1[63:32]; 32+5 =37
0x4E32	0x480D    LDR	R0, [PC, #52]
0x4E34	0x6800    LDR	R0, [R0, #0]
0x4E36	0xF0400120  ORR	R1, R0, #32
0x4E3A	0x480B    LDR	R0, [PC, #44]
0x4E3C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 291 :: 		NVIC_ISER0 |= (uint32_t) 1 << 28;           // TIMER  NVIC Pos=28
0x4E3E	0x4805    LDR	R0, [PC, #20]
0x4E40	0x6800    LDR	R0, [R0, #0]
0x4E42	0xF0405180  ORR	R1, R0, #268435456
0x4E46	0x4803    LDR	R0, [PC, #12]
0x4E48	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 293 :: 		}
L_end_init_interrupt:
0x4E4A	0xB001    ADD	SP, SP, #4
0x4E4C	0x4770    BX	LR
0x4E4E	0xBF00    NOP
0x4E50	0x000C4001  	AFIO_EXTICR2+0
0x4E54	0xE100E000  	NVIC_ISER0+0
0x4E58	0x00084001  	AFIO_EXTICR1+0
0x4E5C	0x00144001  	AFIO_EXTICR4+0
0x4E60	0x040C4001  	EXTI_FTSR+0
0x4E64	0x04004001  	EXTI_IMR+0
0x4E68	0xE104E000  	NVIC_ISER1+0
; end of _init_interrupt
_Start_TP:
;P7_final_project_driver.c, 197 :: 		void Start_TP() {
0x4E70	0xB081    SUB	SP, SP, #4
0x4E72	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 198 :: 		Init_MCU();
0x4E76	0xF7FFFAED  BL	_Init_MCU+0
;P7_final_project_driver.c, 200 :: 		InitializeTouchPanel();        // Must be enabled to work. This enables the display not just the touch
0x4E7A	0xF7FFFB1D  BL	P7_final_project_driver_InitializeTouchPanel+0
;P7_final_project_driver.c, 202 :: 		Delay_ms(1000);
0x4E7E	0xF64127FF  MOVW	R7, #6911
0x4E82	0xF2C007B7  MOVT	R7, #183
0x4E86	0xBF00    NOP
0x4E88	0xBF00    NOP
L_Start_TP24:
0x4E8A	0x1E7F    SUBS	R7, R7, #1
0x4E8C	0xD1FD    BNE	L_Start_TP24
0x4E8E	0xBF00    NOP
0x4E90	0xBF00    NOP
0x4E92	0xBF00    NOP
;P7_final_project_driver.c, 203 :: 		TFT_Fill_Screen(0);
0x4E94	0x2000    MOVS	R0, #0
0x4E96	0xF7FFFC79  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 205 :: 		TFT_Fill_Screen(0);
0x4E9A	0x2000    MOVS	R0, #0
0x4E9C	0xF7FFFC76  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 207 :: 		InitializeObjects();
0x4EA0	0xF7FFFAF0  BL	P7_final_project_driver_InitializeObjects+0
;P7_final_project_driver.c, 208 :: 		display_width = Screen1.Width;
0x4EA4	0x4807    LDR	R0, [PC, #28]
0x4EA6	0x8801    LDRH	R1, [R0, #0]
0x4EA8	0x4807    LDR	R0, [PC, #28]
0x4EAA	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 209 :: 		display_height = Screen1.Height;
0x4EAC	0x4807    LDR	R0, [PC, #28]
0x4EAE	0x8801    LDRH	R1, [R0, #0]
0x4EB0	0x4807    LDR	R0, [PC, #28]
0x4EB2	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 210 :: 		DrawScreen(&Screen1);
0x4EB4	0x4807    LDR	R0, [PC, #28]
0x4EB6	0xF7FFFB2B  BL	_DrawScreen+0
;P7_final_project_driver.c, 211 :: 		}
L_end_Start_TP:
0x4EBA	0xF8DDE000  LDR	LR, [SP, #0]
0x4EBE	0xB001    ADD	SP, SP, #4
0x4EC0	0x4770    BX	LR
0x4EC2	0xBF00    NOP
0x4EC4	0x00502000  	_Screen1+2
0x4EC8	0x004C2000  	_display_width+0
0x4ECC	0x00522000  	_Screen1+4
0x4ED0	0x00562000  	_display_height+0
0x4ED4	0x004E2000  	_Screen1+0
; end of _Start_TP
_Init_MCU:
;P7_final_project_driver.c, 190 :: 		void Init_MCU() {
0x4454	0xB081    SUB	SP, SP, #4
0x4456	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 191 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_9);
0x445A	0xF2402100  MOVW	R1, #512
0x445E	0x4807    LDR	R0, [PC, #28]
0x4460	0xF7FFFDA6  BL	_GPIO_Digital_Output+0
;P7_final_project_driver.c, 192 :: 		TFT_BLED = 1;
0x4464	0x2101    MOVS	R1, #1
0x4466	0xB249    SXTB	R1, R1
0x4468	0x4805    LDR	R0, [PC, #20]
0x446A	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 193 :: 		TFT_Set_Default_Mode();
0x446C	0xF7FFFD92  BL	_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 194 :: 		TP_TFT_Set_Default_Mode();
0x4470	0xF7FFFD88  BL	_TP_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 195 :: 		}
L_end_Init_MCU:
0x4474	0xF8DDE000  LDR	LR, [SP, #0]
0x4478	0xB001    ADD	SP, SP, #4
0x447A	0x4770    BX	LR
0x447C	0x18004001  	GPIOE_BASE+0
0x4480	0x01A44223  	GPIOE_ODR+0
; end of _Init_MCU
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3FB0	0xB081    SUB	SP, SP, #4
0x3FB2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x3FB6	0x4A04    LDR	R2, [PC, #16]
0x3FB8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3FBA	0xF7FCFD45  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x3FBE	0xF8DDE000  LDR	LR, [SP, #0]
0x3FC2	0xB001    ADD	SP, SP, #4
0x3FC4	0x4770    BX	LR
0x3FC6	0xBF00    NOP
0x3FC8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0A48	0xB081    SUB	SP, SP, #4
0x0A4A	0xF8CDE000  STR	LR, [SP, #0]
0x0A4E	0xB28C    UXTH	R4, R1
0x0A50	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0A52	0x4B77    LDR	R3, [PC, #476]
0x0A54	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0A58	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0A5A	0x4618    MOV	R0, R3
0x0A5C	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0A60	0xF1B40FFF  CMP	R4, #255
0x0A64	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0A66	0x4B73    LDR	R3, [PC, #460]
0x0A68	0x429D    CMP	R5, R3
0x0A6A	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0A6C	0xF04F3333  MOV	R3, #858993459
0x0A70	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0A72	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0A74	0x2D42    CMP	R5, #66
0x0A76	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0A78	0xF04F3344  MOV	R3, #1145324612
0x0A7C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0A7E	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0A80	0xF64F73FF  MOVW	R3, #65535
0x0A84	0x429C    CMP	R4, R3
0x0A86	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0A88	0x4B6A    LDR	R3, [PC, #424]
0x0A8A	0x429D    CMP	R5, R3
0x0A8C	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0A8E	0xF04F3333  MOV	R3, #858993459
0x0A92	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0A94	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0A96	0xF04F3333  MOV	R3, #858993459
0x0A9A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0A9C	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0A9E	0x2D42    CMP	R5, #66
0x0AA0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0AA2	0xF04F3344  MOV	R3, #1145324612
0x0AA6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0AA8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0AAA	0xF04F3344  MOV	R3, #1145324612
0x0AAE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0AB0	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0AB2	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0AB4	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0AB6	0xF0050301  AND	R3, R5, #1
0x0ABA	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0ABC	0x2100    MOVS	R1, #0
0x0ABE	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0AC0	0xF0050302  AND	R3, R5, #2
0x0AC4	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0AC6	0xF40573C0  AND	R3, R5, #384
0x0ACA	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0ACC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0ACE	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0AD0	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0AD2	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0AD4	0xF0050304  AND	R3, R5, #4
0x0AD8	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0ADA	0xF0050320  AND	R3, R5, #32
0x0ADE	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0AE0	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0AE2	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0AE4	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0AE6	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0AE8	0xF0050308  AND	R3, R5, #8
0x0AEC	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0AEE	0xF0050320  AND	R3, R5, #32
0x0AF2	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0AF4	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0AF6	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0AF8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0AFA	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0AFC	0x4B4E    LDR	R3, [PC, #312]
0x0AFE	0xEA050303  AND	R3, R5, R3, LSL #0
0x0B02	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0B04	0x2003    MOVS	R0, #3
0x0B06	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0B08	0xF4057300  AND	R3, R5, #512
0x0B0C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0B0E	0x2002    MOVS	R0, #2
0x0B10	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0B12	0xF4056380  AND	R3, R5, #1024
0x0B16	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0B18	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0B1A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0B1C	0xF005030C  AND	R3, R5, #12
0x0B20	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0B22	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0B24	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0B26	0xF00403FF  AND	R3, R4, #255
0x0B2A	0xB29B    UXTH	R3, R3
0x0B2C	0x2B00    CMP	R3, #0
0x0B2E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0B30	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0B32	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0B34	0xFA1FF884  UXTH	R8, R4
0x0B38	0x4632    MOV	R2, R6
0x0B3A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0B3C	0x2808    CMP	R0, #8
0x0B3E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0B40	0xF04F0301  MOV	R3, #1
0x0B44	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0B48	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0B4C	0x42A3    CMP	R3, R4
0x0B4E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0B50	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0B52	0xF04F030F  MOV	R3, #15
0x0B56	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0B58	0x43DB    MVN	R3, R3
0x0B5A	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0B5E	0xFA01F305  LSL	R3, R1, R5
0x0B62	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0B66	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0B68	0xF4067381  AND	R3, R6, #258
0x0B6C	0xF5B37F81  CMP	R3, #258
0x0B70	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0B72	0xF2020414  ADDW	R4, R2, #20
0x0B76	0xF04F0301  MOV	R3, #1
0x0B7A	0x4083    LSLS	R3, R0
0x0B7C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0B7E	0xF0060382  AND	R3, R6, #130
0x0B82	0x2B82    CMP	R3, #130
0x0B84	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0B86	0xF2020410  ADDW	R4, R2, #16
0x0B8A	0xF04F0301  MOV	R3, #1
0x0B8E	0x4083    LSLS	R3, R0
0x0B90	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0B92	0x462F    MOV	R7, R5
0x0B94	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0B96	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0B98	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0B9A	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0B9C	0xFA1FF088  UXTH	R0, R8
0x0BA0	0x460F    MOV	R7, R1
0x0BA2	0x4631    MOV	R1, R6
0x0BA4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0BA6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0BA8	0x460F    MOV	R7, R1
0x0BAA	0x4629    MOV	R1, R5
0x0BAC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0BAE	0xF1B00FFF  CMP	R0, #255
0x0BB2	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0BB4	0x1D33    ADDS	R3, R6, #4
0x0BB6	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0BBA	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0BBC	0x2A08    CMP	R2, #8
0x0BBE	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0BC0	0xF2020408  ADDW	R4, R2, #8
0x0BC4	0xF04F0301  MOV	R3, #1
0x0BC8	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0BCC	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0BD0	0x42A3    CMP	R3, R4
0x0BD2	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0BD4	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0BD6	0xF04F030F  MOV	R3, #15
0x0BDA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0BDC	0x43DB    MVN	R3, R3
0x0BDE	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0BE2	0xFA07F305  LSL	R3, R7, R5
0x0BE6	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0BEA	0xF4017381  AND	R3, R1, #258
0x0BEE	0xF5B37F81  CMP	R3, #258
0x0BF2	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0BF4	0xF2060514  ADDW	R5, R6, #20
0x0BF8	0xF2020408  ADDW	R4, R2, #8
0x0BFC	0xF04F0301  MOV	R3, #1
0x0C00	0x40A3    LSLS	R3, R4
0x0C02	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0C04	0xF0010382  AND	R3, R1, #130
0x0C08	0x2B82    CMP	R3, #130
0x0C0A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0C0C	0xF2060510  ADDW	R5, R6, #16
0x0C10	0xF2020408  ADDW	R4, R2, #8
0x0C14	0xF04F0301  MOV	R3, #1
0x0C18	0x40A3    LSLS	R3, R4
0x0C1A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0C1C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0C1E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0C20	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0C22	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0C24	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0C28	0xF8DDE000  LDR	LR, [SP, #0]
0x0C2C	0xB001    ADD	SP, SP, #4
0x0C2E	0x4770    BX	LR
0x0C30	0xFC00FFFF  	#-1024
0x0C34	0x00140008  	#524308
0x0C38	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x09BC	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x09BE	0x4919    LDR	R1, [PC, #100]
0x09C0	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x09C4	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x09C6	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x09C8	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x09CA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x09CC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x09CE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x09D0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x09D2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x09D4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x09D6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x09D8	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x09DA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x09DC	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x09DE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x09E0	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x09E2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x09E6	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x09E8	0x490F    LDR	R1, [PC, #60]
0x09EA	0x4288    CMP	R0, R1
0x09EC	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x09EE	0x490F    LDR	R1, [PC, #60]
0x09F0	0x4288    CMP	R0, R1
0x09F2	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x09F4	0x490E    LDR	R1, [PC, #56]
0x09F6	0x4288    CMP	R0, R1
0x09F8	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x09FA	0x490E    LDR	R1, [PC, #56]
0x09FC	0x4288    CMP	R0, R1
0x09FE	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0A00	0x490D    LDR	R1, [PC, #52]
0x0A02	0x4288    CMP	R0, R1
0x0A04	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0A06	0x490D    LDR	R1, [PC, #52]
0x0A08	0x4288    CMP	R0, R1
0x0A0A	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0A0C	0x490C    LDR	R1, [PC, #48]
0x0A0E	0x4288    CMP	R0, R1
0x0A10	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0A12	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0A14	0x490B    LDR	R1, [PC, #44]
0x0A16	0x6809    LDR	R1, [R1, #0]
0x0A18	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0A1C	0x4909    LDR	R1, [PC, #36]
0x0A1E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0A20	0xB001    ADD	SP, SP, #4
0x0A22	0x4770    BX	LR
0x0A24	0xFC00FFFF  	#-1024
0x0A28	0x08004001  	#1073809408
0x0A2C	0x0C004001  	#1073810432
0x0A30	0x10004001  	#1073811456
0x0A34	0x14004001  	#1073812480
0x0A38	0x18004001  	#1073813504
0x0A3C	0x1C004001  	#1073814528
0x0A40	0x20004001  	#1073815552
0x0A44	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4294 :: 		
0x3F94	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4295 :: 		
0x3F96	0x2100    MOVS	R1, #0
0x3F98	0x4803    LDR	R0, [PC, #12]
0x3F9A	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4296 :: 		
0x3F9C	0x2100    MOVS	R1, #0
0x3F9E	0x4803    LDR	R0, [PC, #12]
0x3FA0	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4297 :: 		
L_end_TFT_Set_Default_Mode:
0x3FA2	0xB001    ADD	SP, SP, #4
0x3FA4	0x4770    BX	LR
0x3FA6	0xBF00    NOP
0x3FA8	0x003C2000  	__Lib_TFT_Ptr_Set+0
0x3FAC	0x003B2000  	__Lib_TFT___no_acceleration+0
; end of _TFT_Set_Default_Mode
_TP_TFT_Set_Default_Mode:
;__Lib_TouchPanel_TFT.c, 33 :: 		
0x3F84	0xB081    SUB	SP, SP, #4
;__Lib_TouchPanel_TFT.c, 34 :: 		
0x3F86	0x2100    MOVS	R1, #0
0x3F88	0x4801    LDR	R0, [PC, #4]
0x3F8A	0x7001    STRB	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 35 :: 		
L_end_TP_TFT_Set_Default_Mode:
0x3F8C	0xB001    ADD	SP, SP, #4
0x3F8E	0x4770    BX	LR
0x3F90	0x00432000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of _TP_TFT_Set_Default_Mode
P7_final_project_driver_InitializeTouchPanel:
;P7_final_project_driver.c, 42 :: 		static void InitializeTouchPanel() {
0x44B8	0xB081    SUB	SP, SP, #4
0x44BA	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 43 :: 		Init_ADC();
0x44BE	0xF7FFFD87  BL	_Init_ADC+0
;P7_final_project_driver.c, 44 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x44C2	0x21F0    MOVS	R1, #240
0x44C4	0xF2401040  MOVW	R0, #320
0x44C8	0xF7FFFE18  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 46 :: 		TP_TFT_Init(320, 240, 8, 9);                                  // Initialize touch panel
0x44CC	0x2309    MOVS	R3, #9
0x44CE	0x2208    MOVS	R2, #8
0x44D0	0x21F0    MOVS	R1, #240
0x44D2	0xF2401040  MOVW	R0, #320
0x44D6	0xF7FFFD9B  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 47 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x44DA	0xF24050DC  MOVW	R0, #1500
0x44DE	0xB200    SXTH	R0, R0
0x44E0	0xF7FFFD8E  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 49 :: 		PenDown = 0;
0x44E4	0x2100    MOVS	R1, #0
0x44E6	0x4807    LDR	R0, [PC, #28]
0x44E8	0x7001    STRB	R1, [R0, #0]
;P7_final_project_driver.c, 50 :: 		PressedObject = 0;
0x44EA	0x2100    MOVS	R1, #0
0x44EC	0x4806    LDR	R0, [PC, #24]
0x44EE	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 51 :: 		PressedObjectType = -1;
0x44F0	0xF64F71FF  MOVW	R1, #65535
0x44F4	0xB209    SXTH	R1, R1
0x44F6	0x4805    LDR	R0, [PC, #20]
0x44F8	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 52 :: 		}
L_end_InitializeTouchPanel:
0x44FA	0xF8DDE000  LDR	LR, [SP, #0]
0x44FE	0xB001    ADD	SP, SP, #4
0x4500	0x4770    BX	LR
0x4502	0xBF00    NOP
0x4504	0x00452000  	_PenDown+0
0x4508	0x00482000  	_PressedObject+0
0x450C	0x00462000  	_PressedObjectType+0
; end of P7_final_project_driver_InitializeTouchPanel
_Init_ADC:
;P7_final_project_driver.c, 37 :: 		void Init_ADC() {
0x3FD0	0xB081    SUB	SP, SP, #4
0x3FD2	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 38 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x3FD6	0xF2403000  MOVW	R0, #768
0x3FDA	0xF7FDFDC7  BL	_ADC_Set_Input_Channel+0
;P7_final_project_driver.c, 39 :: 		ADC1_Init();
0x3FDE	0xF7FDFD37  BL	_ADC1_Init+0
;P7_final_project_driver.c, 40 :: 		Delay_ms(100);
0x3FE2	0xF644777F  MOVW	R7, #20351
0x3FE6	0xF2C00712  MOVT	R7, #18
L_Init_ADC0:
0x3FEA	0x1E7F    SUBS	R7, R7, #1
0x3FEC	0xD1FD    BNE	L_Init_ADC0
0x3FEE	0xBF00    NOP
0x3FF0	0xBF00    NOP
0x3FF2	0xBF00    NOP
0x3FF4	0xBF00    NOP
0x3FF6	0xBF00    NOP
;P7_final_project_driver.c, 41 :: 		}
L_end_Init_ADC:
0x3FF8	0xF8DDE000  LDR	LR, [SP, #0]
0x3FFC	0xB001    ADD	SP, SP, #4
0x3FFE	0x4770    BX	LR
; end of _Init_ADC
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_16ch.c, 41 :: 		
; input_mask start address is: 0 (R0)
0x1B6C	0xB081    SUB	SP, SP, #4
0x1B6E	0xF8CDE000  STR	LR, [SP, #0]
0x1B72	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_16ch.c, 42 :: 		
0x1B76	0xF3C90100  UBFX	R1, R9, #0, #1
0x1B7A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_16ch.c, 43 :: 		
0x1B7C	0xF2400101  MOVW	R1, #1
0x1B80	0x483F    LDR	R0, [PC, #252]
0x1B82	0xF7FEFEA7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_16ch.c, 44 :: 		
0x1B86	0xF3C90140  UBFX	R1, R9, #1, #1
0x1B8A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_16ch.c, 45 :: 		
0x1B8C	0xF2400102  MOVW	R1, #2
0x1B90	0x483B    LDR	R0, [PC, #236]
0x1B92	0xF7FEFE9F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_16ch.c, 46 :: 		
0x1B96	0xF3C90180  UBFX	R1, R9, #2, #1
0x1B9A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_16ch.c, 47 :: 		
0x1B9C	0xF2400104  MOVW	R1, #4
0x1BA0	0x4837    LDR	R0, [PC, #220]
0x1BA2	0xF7FEFE97  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_16ch.c, 48 :: 		
0x1BA6	0xF3C901C0  UBFX	R1, R9, #3, #1
0x1BAA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_16ch.c, 49 :: 		
0x1BAC	0xF2400108  MOVW	R1, #8
0x1BB0	0x4833    LDR	R0, [PC, #204]
0x1BB2	0xF7FEFE8F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_16ch.c, 50 :: 		
0x1BB6	0xF3C91100  UBFX	R1, R9, #4, #1
0x1BBA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_16ch.c, 51 :: 		
0x1BBC	0xF2400110  MOVW	R1, #16
0x1BC0	0x482F    LDR	R0, [PC, #188]
0x1BC2	0xF7FEFE87  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_16ch.c, 52 :: 		
0x1BC6	0xF3C91140  UBFX	R1, R9, #5, #1
0x1BCA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_16ch.c, 53 :: 		
0x1BCC	0xF2400120  MOVW	R1, #32
0x1BD0	0x482B    LDR	R0, [PC, #172]
0x1BD2	0xF7FEFE7F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_16ch.c, 54 :: 		
0x1BD6	0xF3C91180  UBFX	R1, R9, #6, #1
0x1BDA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_16ch.c, 55 :: 		
0x1BDC	0xF2400140  MOVW	R1, #64
0x1BE0	0x4827    LDR	R0, [PC, #156]
0x1BE2	0xF7FEFE77  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_16ch.c, 56 :: 		
0x1BE6	0xF3C911C0  UBFX	R1, R9, #7, #1
0x1BEA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_16ch.c, 57 :: 		
0x1BEC	0xF2400180  MOVW	R1, #128
0x1BF0	0x4823    LDR	R0, [PC, #140]
0x1BF2	0xF7FEFE6F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_16ch.c, 58 :: 		
0x1BF6	0xF3C92100  UBFX	R1, R9, #8, #1
0x1BFA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_16ch.c, 59 :: 		
0x1BFC	0xF2400101  MOVW	R1, #1
0x1C00	0x4820    LDR	R0, [PC, #128]
0x1C02	0xF7FEFE67  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_16ch.c, 60 :: 		
0x1C06	0xF3C92140  UBFX	R1, R9, #9, #1
0x1C0A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_16ch.c, 61 :: 		
0x1C0C	0xF2400102  MOVW	R1, #2
0x1C10	0x481C    LDR	R0, [PC, #112]
0x1C12	0xF7FEFE5F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_16ch.c, 62 :: 		
0x1C16	0xF3C92180  UBFX	R1, R9, #10, #1
0x1C1A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_12_32F10x_16ch.c, 63 :: 		
0x1C1C	0xF2400101  MOVW	R1, #1
0x1C20	0x4819    LDR	R0, [PC, #100]
0x1C22	0xF7FEFE57  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_12_32F10x_16ch.c, 64 :: 		
0x1C26	0xF3C921C0  UBFX	R1, R9, #11, #1
0x1C2A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_12_32F10x_16ch.c, 65 :: 		
0x1C2C	0xF2400102  MOVW	R1, #2
0x1C30	0x4815    LDR	R0, [PC, #84]
0x1C32	0xF7FEFE4F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_12_32F10x_16ch.c, 66 :: 		
0x1C36	0xF3C93100  UBFX	R1, R9, #12, #1
0x1C3A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_12_32F10x_16ch.c, 67 :: 		
0x1C3C	0xF2400104  MOVW	R1, #4
0x1C40	0x4811    LDR	R0, [PC, #68]
0x1C42	0xF7FEFE47  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_12_32F10x_16ch.c, 68 :: 		
0x1C46	0xF3C93140  UBFX	R1, R9, #13, #1
0x1C4A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_12_32F10x_16ch.c, 69 :: 		
0x1C4C	0xF2400108  MOVW	R1, #8
0x1C50	0x480D    LDR	R0, [PC, #52]
0x1C52	0xF7FEFE3F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_12_32F10x_16ch.c, 70 :: 		
0x1C56	0xF3C93180  UBFX	R1, R9, #14, #1
0x1C5A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_12_32F10x_16ch.c, 71 :: 		
0x1C5C	0xF2400110  MOVW	R1, #16
0x1C60	0x4809    LDR	R0, [PC, #36]
0x1C62	0xF7FEFE37  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_12_32F10x_16ch.c, 72 :: 		
0x1C66	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x1C6A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_12_32F10x_16ch.c, 73 :: 		
0x1C6C	0xF2400120  MOVW	R1, #32
0x1C70	0x4805    LDR	R0, [PC, #20]
0x1C72	0xF7FEFE2F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_12_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x1C76	0xF8DDE000  LDR	LR, [SP, #0]
0x1C7A	0xB001    ADD	SP, SP, #4
0x1C7C	0x4770    BX	LR
0x1C7E	0xBF00    NOP
0x1C80	0x08004001  	GPIOA_BASE+0
0x1C84	0x0C004001  	GPIOB_BASE+0
0x1C88	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x08D4	0xB081    SUB	SP, SP, #4
0x08D6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x08DA	0xF04F0201  MOV	R2, #1
0x08DE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x08E0	0xF000F8B2  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x08E4	0xF8DDE000  LDR	LR, [SP, #0]
0x08E8	0xB001    ADD	SP, SP, #4
0x08EA	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x1A50	0xB081    SUB	SP, SP, #4
0x1A52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x1A56	0x4907    LDR	R1, [PC, #28]
0x1A58	0x4807    LDR	R0, [PC, #28]
0x1A5A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x1A5C	0x2101    MOVS	R1, #1
0x1A5E	0xB249    SXTB	R1, R1
0x1A60	0x4806    LDR	R0, [PC, #24]
0x1A62	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x1A64	0x4806    LDR	R0, [PC, #24]
0x1A66	0xF7FEFC77  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x1A6A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A6E	0xB001    ADD	SP, SP, #4
0x1A70	0x4770    BX	LR
0x1A72	0xBF00    NOP
0x1A74	0xFFFFFFFF  	_ADC1_Get_Sample+0
0x1A78	0x018C2000  	_ADC_Get_Sample_Ptr+0
0x1A7C	0x03244242  	RCC_APB2ENRbits+0
0x1A80	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x0358	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x035A	0x1D03    ADDS	R3, R0, #4
0x035C	0x681A    LDR	R2, [R3, #0]
0x035E	0x4946    LDR	R1, [PC, #280]
0x0360	0xEA020101  AND	R1, R2, R1, LSL #0
0x0364	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x0366	0xF2000308  ADDW	R3, R0, #8
0x036A	0x681A    LDR	R2, [R3, #0]
0x036C	0x4943    LDR	R1, [PC, #268]
0x036E	0xEA020101  AND	R1, R2, R1, LSL #0
0x0372	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x0374	0x1D03    ADDS	R3, R0, #4
0x0376	0x2200    MOVS	R2, #0
0x0378	0x6819    LDR	R1, [R3, #0]
0x037A	0xF3624110  BFI	R1, R2, #16, #1
0x037E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x0380	0x1D03    ADDS	R3, R0, #4
0x0382	0x2200    MOVS	R2, #0
0x0384	0x6819    LDR	R1, [R3, #0]
0x0386	0xF3624151  BFI	R1, R2, #17, #1
0x038A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x038C	0x1D03    ADDS	R3, R0, #4
0x038E	0x2200    MOVS	R2, #0
0x0390	0x6819    LDR	R1, [R3, #0]
0x0392	0xF3624192  BFI	R1, R2, #18, #1
0x0396	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x0398	0x1D03    ADDS	R3, R0, #4
0x039A	0x2200    MOVS	R2, #0
0x039C	0x6819    LDR	R1, [R3, #0]
0x039E	0xF36241D3  BFI	R1, R2, #19, #1
0x03A2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x03A4	0x1D03    ADDS	R3, R0, #4
0x03A6	0x2200    MOVS	R2, #0
0x03A8	0x6819    LDR	R1, [R3, #0]
0x03AA	0xF3622108  BFI	R1, R2, #8, #1
0x03AE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x03B0	0xF2000308  ADDW	R3, R0, #8
0x03B4	0x2200    MOVS	R2, #0
0x03B6	0x6819    LDR	R1, [R3, #0]
0x03B8	0xF3620141  BFI	R1, R2, #1, #1
0x03BC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x03BE	0xF2000308  ADDW	R3, R0, #8
0x03C2	0x2200    MOVS	R2, #0
0x03C4	0x6819    LDR	R1, [R3, #0]
0x03C6	0xF36221CB  BFI	R1, R2, #11, #1
0x03CA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x03CC	0xF2000308  ADDW	R3, R0, #8
0x03D0	0x2201    MOVS	R2, #1
0x03D2	0x6819    LDR	R1, [R3, #0]
0x03D4	0xF3624151  BFI	R1, R2, #17, #1
0x03D8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x03DA	0xF2000308  ADDW	R3, R0, #8
0x03DE	0x2201    MOVS	R2, #1
0x03E0	0x6819    LDR	R1, [R3, #0]
0x03E2	0xF3624192  BFI	R1, R2, #18, #1
0x03E6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x03E8	0xF2000308  ADDW	R3, R0, #8
0x03EC	0x2201    MOVS	R2, #1
0x03EE	0x6819    LDR	R1, [R3, #0]
0x03F0	0xF36241D3  BFI	R1, R2, #19, #1
0x03F4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x03F6	0xF200032C  ADDW	R3, R0, #44
0x03FA	0x2200    MOVS	R2, #0
0x03FC	0x6819    LDR	R1, [R3, #0]
0x03FE	0xF3625114  BFI	R1, R2, #20, #1
0x0402	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x0404	0xF200032C  ADDW	R3, R0, #44
0x0408	0x2200    MOVS	R2, #0
0x040A	0x6819    LDR	R1, [R3, #0]
0x040C	0xF3625155  BFI	R1, R2, #21, #1
0x0410	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x0412	0xF200032C  ADDW	R3, R0, #44
0x0416	0x2200    MOVS	R2, #0
0x0418	0x6819    LDR	R1, [R3, #0]
0x041A	0xF3625196  BFI	R1, R2, #22, #1
0x041E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x0420	0xF200032C  ADDW	R3, R0, #44
0x0424	0x2200    MOVS	R2, #0
0x0426	0x6819    LDR	R1, [R3, #0]
0x0428	0xF36251D7  BFI	R1, R2, #23, #1
0x042C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x042E	0xF2000308  ADDW	R3, R0, #8
0x0432	0x2201    MOVS	R2, #1
0x0434	0x6819    LDR	R1, [R3, #0]
0x0436	0xF3620100  BFI	R1, R2, #0, #1
0x043A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x043C	0xF2000308  ADDW	R3, R0, #8
0x0440	0x2201    MOVS	R2, #1
0x0442	0x6819    LDR	R1, [R3, #0]
0x0444	0xF36201C3  BFI	R1, R2, #3, #1
0x0448	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x044A	0xF2000108  ADDW	R1, R0, #8
0x044E	0x680A    LDR	R2, [R1, #0]
0x0450	0xF3C201C0  UBFX	R1, R2, #3, #1
0x0454	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x0456	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x0458	0xF2000308  ADDW	R3, R0, #8
0x045C	0x2201    MOVS	R2, #1
0x045E	0x6819    LDR	R1, [R3, #0]
0x0460	0xF3620182  BFI	R1, R2, #2, #1
0x0464	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x0466	0xF2000108  ADDW	R1, R0, #8
0x046A	0x680A    LDR	R2, [R1, #0]
0x046C	0xF3C20180  UBFX	R1, R2, #2, #1
0x0470	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x0472	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x0474	0xB001    ADD	SP, SP, #4
0x0476	0x4770    BX	LR
0x0478	0xFEFFFFF0  	#-983297
0x047C	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x40FC	0xB081    SUB	SP, SP, #4
0x40FE	0xF8CDE000  STR	LR, [SP, #0]
0x4102	0xB28C    UXTH	R4, R1
0x4104	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x4106	0xF24003FF  MOVW	R3, #255
0x410A	0x4A24    LDR	R2, [PC, #144]
0x410C	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x410E	0xF7FDFCB9  BL	_Is_TFT_Set+0
0x4112	0x2801    CMP	R0, #1
0x4114	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x4116	0x4B22    LDR	R3, [PC, #136]
0x4118	0x4A22    LDR	R2, [PC, #136]
0x411A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x411C	0x4B22    LDR	R3, [PC, #136]
0x411E	0x4A23    LDR	R2, [PC, #140]
0x4120	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x4122	0x4B23    LDR	R3, [PC, #140]
0x4124	0x4A23    LDR	R2, [PC, #140]
0x4126	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x4128	0x4A23    LDR	R2, [PC, #140]
0x412A	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x412C	0x4A23    LDR	R2, [PC, #140]
0x412E	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x4130	0x42A1    CMP	R1, R4
0x4132	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x4134	0x2300    MOVS	R3, #0
0x4136	0x4A22    LDR	R2, [PC, #136]
0x4138	0x7013    STRB	R3, [R2, #0]
0x413A	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x413C	0x235A    MOVS	R3, #90
0x413E	0x4A20    LDR	R2, [PC, #128]
0x4140	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x4142	0x2101    MOVS	R1, #1
0x4144	0xF2400000  MOVW	R0, #0
0x4148	0xF7FDFCA4  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x414C	0x2300    MOVS	R3, #0
0x414E	0x2200    MOVS	R2, #0
0x4150	0xB408    PUSH	(R3)
0x4152	0xB404    PUSH	(R2)
0x4154	0x2300    MOVS	R3, #0
0x4156	0x2200    MOVS	R2, #0
0x4158	0x2100    MOVS	R1, #0
0x415A	0x2000    MOVS	R0, #0
0x415C	0xF7FDFC34  BL	_TFT_Set_Brush+0
0x4160	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x4162	0x2100    MOVS	R1, #0
0x4164	0x2000    MOVS	R0, #0
0x4166	0xF7FDFC4F  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x416A	0x2300    MOVS	R3, #0
0x416C	0x4A15    LDR	R2, [PC, #84]
0x416E	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x4170	0xF7FDFC56  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x4174	0xF7FDFC9C  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x4178	0x4A13    LDR	R2, [PC, #76]
0x417A	0x4290    CMP	R0, R2
0x417C	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x417E	0xF7FCFE49  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x4182	0x4B12    LDR	R3, [PC, #72]
0x4184	0x4A12    LDR	R2, [PC, #72]
0x4186	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x4188	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x418A	0xF7FDF8E5  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x418E	0x4B11    LDR	R3, [PC, #68]
0x4190	0x4A0F    LDR	R2, [PC, #60]
0x4192	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x4194	0xF8DDE000  LDR	LR, [SP, #0]
0x4198	0xB001    ADD	SP, SP, #4
0x419A	0x4770    BX	LR
0x419C	0x00402000  	__Lib_TFT_Defs___controller+0
0x41A0	0x04810000  	_TFT_Set_Index+0
0x41A4	0x01D82000  	_TFT_Set_Index_Ptr+0
0x41A8	0x04B50000  	_TFT_Write_Command+0
0x41AC	0x01DC2000  	_TFT_Write_Command_Ptr+0
0x41B0	0x42410000  	_TFT_Write_Data+0
0x41B4	0x01C42000  	_TFT_Write_Data_Ptr+0
0x41B8	0x01B62000  	_TFT_DISP_WIDTH+0
0x41BC	0x01B82000  	_TFT_DISP_HEIGHT+0
0x41C0	0x003F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x41C4	0x01D62000  	_ExternalFontSet+0
0x41C8	0x85005285  	#1384482048
0x41CC	0x3D790000  	_TFT_Set_Address_SST7715R+0
0x41D0	0x01C02000  	_TFT_Set_Address_Ptr+0
0x41D4	0x41D90000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x1A84	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x1A86	0x4802    LDR	R0, [PC, #8]
0x1A88	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x1A8A	0xB001    ADD	SP, SP, #4
0x1A8C	0x4770    BX	LR
0x1A8E	0xBF00    NOP
0x1A90	0x003C2000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x1A94	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x1A96	0x4A03    LDR	R2, [PC, #12]
0x1A98	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x1A9A	0x4A03    LDR	R2, [PC, #12]
0x1A9C	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x1A9E	0xB001    ADD	SP, SP, #4
0x1AA0	0x4770    BX	LR
0x1AA2	0xBF00    NOP
0x1AA4	0x01CC2000  	__Lib_TFT_PenColor+0
0x1AA8	0x01BA2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x19C8	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x19CA	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x19CE	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x19D2	0x4C07    LDR	R4, [PC, #28]
0x19D4	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x19D6	0x4C07    LDR	R4, [PC, #28]
0x19D8	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x19DA	0x4C07    LDR	R4, [PC, #28]
0x19DC	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x19DE	0x4C07    LDR	R4, [PC, #28]
0x19E0	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x19E2	0x4C07    LDR	R4, [PC, #28]
0x19E4	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x19E6	0x4C07    LDR	R4, [PC, #28]
0x19E8	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x19EA	0xB001    ADD	SP, SP, #4
0x19EC	0x4770    BX	LR
0x19EE	0xBF00    NOP
0x19F0	0x01BB2000  	__Lib_TFT_BrushEnabled+0
0x19F4	0x01D42000  	__Lib_TFT_BrushColor+0
0x19F8	0x01CE2000  	__Lib_TFT_GradientEnabled+0
0x19FC	0x01CF2000  	__Lib_TFT_GradientOrientation+0
0x1A00	0x01D02000  	__Lib_TFT_GradColorFrom+0
0x1A04	0x01D22000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x1A08	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x1A0A	0x4A03    LDR	R2, [PC, #12]
0x1A0C	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x1A0E	0x4A03    LDR	R2, [PC, #12]
0x1A10	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x1A12	0xB001    ADD	SP, SP, #4
0x1A14	0x4770    BX	LR
0x1A16	0xBF00    NOP
0x1A18	0x01B22000  	__Lib_TFT_x_cord+0
0x1A1C	0x01B02000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x1A20	0xB082    SUB	SP, SP, #8
0x1A22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x1A26	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x1A2A	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x1A2E	0x4806    LDR	R0, [PC, #24]
0x1A30	0x8800    LDRH	R0, [R0, #0]
0x1A32	0x9101    STR	R1, [SP, #4]
0x1A34	0x4A05    LDR	R2, [PC, #20]
0x1A36	0xB281    UXTH	R1, R0
0x1A38	0x9801    LDR	R0, [SP, #4]
0x1A3A	0xF7FFF805  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x1A3E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A42	0xB002    ADD	SP, SP, #8
0x1A44	0x4770    BX	LR
0x1A46	0xBF00    NOP
0x1A48	0x00402000  	__Lib_TFT_Defs___controller+0
0x1A4C	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x1AB0	0xB082    SUB	SP, SP, #8
0x1AB2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x1AB6	0xF04F0000  MOV	R0, #0
0x1ABA	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x1ABC	0xF7FEFBAC  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x1AC0	0xF7FFFFAE  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x1AC4	0x2101    MOVS	R1, #1
0x1AC6	0xB249    SXTB	R1, R1
0x1AC8	0x481F    LDR	R0, [PC, #124]
0x1ACA	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x1ACC	0xF644777F  MOVW	R7, #20351
0x1AD0	0xF2C00712  MOVT	R7, #18
0x1AD4	0xBF00    NOP
0x1AD6	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x1AD8	0x1E7F    SUBS	R7, R7, #1
0x1ADA	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x1ADC	0xBF00    NOP
0x1ADE	0xBF00    NOP
0x1AE0	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x1AE2	0x2100    MOVS	R1, #0
0x1AE4	0xB249    SXTB	R1, R1
0x1AE6	0x4819    LDR	R0, [PC, #100]
0x1AE8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x1AEA	0x2004    MOVS	R0, #4
0x1AEC	0x4C18    LDR	R4, [PC, #96]
0x1AEE	0x6824    LDR	R4, [R4, #0]
0x1AF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x1AF2	0xF7FEFBF3  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x1AF6	0xF7FEFCF7  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x1AFA	0xF7FEFCF5  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1AFE	0xF00000FF  AND	R0, R0, #255
0x1B02	0xB280    UXTH	R0, R0
0x1B04	0x0201    LSLS	R1, R0, #8
0x1B06	0x9801    LDR	R0, [SP, #4]
0x1B08	0x4308    ORRS	R0, R1
0x1B0A	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x1B0C	0xF7FEFCEC  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1B10	0xF00000FF  AND	R0, R0, #255
0x1B14	0xB280    UXTH	R0, R0
0x1B16	0x0401    LSLS	R1, R0, #16
0x1B18	0x9801    LDR	R0, [SP, #4]
0x1B1A	0x4308    ORRS	R0, R1
0x1B1C	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x1B1E	0xF7FEFCE3  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1B22	0xF00000FF  AND	R0, R0, #255
0x1B26	0xB280    UXTH	R0, R0
0x1B28	0x0601    LSLS	R1, R0, #24
0x1B2A	0x9801    LDR	R0, [SP, #4]
0x1B2C	0x4308    ORRS	R0, R1
0x1B2E	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x1B30	0x2101    MOVS	R1, #1
0x1B32	0xB249    SXTB	R1, R1
0x1B34	0x4805    LDR	R0, [PC, #20]
0x1B36	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x1B38	0xF7FFFF72  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x1B3C	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x1B3E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B42	0xB002    ADD	SP, SP, #8
0x1B44	0x4770    BX	LR
0x1B46	0xBF00    NOP
0x1B48	0x01A04223  	TFT_RST+0
0x1B4C	0x01BC4223  	TFT_CS+0
0x1B50	0x01D82000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0480	0xB081    SUB	SP, SP, #4
0x0482	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x0486	0x2200    MOVS	R2, #0
0x0488	0xB252    SXTB	R2, R2
0x048A	0x4908    LDR	R1, [PC, #32]
0x048C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x048E	0xF7FFFE6D  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x0492	0x2200    MOVS	R2, #0
0x0494	0xB252    SXTB	R2, R2
0x0496	0x4906    LDR	R1, [PC, #24]
0x0498	0x600A    STR	R2, [R1, #0]
0x049A	0xBF00    NOP
0x049C	0x2201    MOVS	R2, #1
0x049E	0xB252    SXTB	R2, R2
0x04A0	0x4903    LDR	R1, [PC, #12]
0x04A2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x04A4	0xF8DDE000  LDR	LR, [SP, #0]
0x04A8	0xB001    ADD	SP, SP, #4
0x04AA	0x4770    BX	LR
0x04AC	0x01B04223  	TFT_RS+0
0x04B0	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
0x016C	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x016E	0x4A05    LDR	R2, [PC, #20]
0x0170	0x8811    LDRH	R1, [R2, #0]
0x0172	0xF401417F  AND	R1, R1, #65280
0x0176	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x0178	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x017C	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x017E	0xB001    ADD	SP, SP, #4
0x0180	0x4770    BX	LR
0x0182	0xBF00    NOP
0x0184	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x04B4	0xB081    SUB	SP, SP, #4
0x04B6	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x04BA	0x2201    MOVS	R2, #1
0x04BC	0xB252    SXTB	R2, R2
0x04BE	0x4908    LDR	R1, [PC, #32]
0x04C0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x04C2	0xF7FFFE53  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x04C6	0x2200    MOVS	R2, #0
0x04C8	0xB252    SXTB	R2, R2
0x04CA	0x4906    LDR	R1, [PC, #24]
0x04CC	0x600A    STR	R2, [R1, #0]
0x04CE	0xBF00    NOP
0x04D0	0x2201    MOVS	R2, #1
0x04D2	0xB252    SXTB	R2, R2
0x04D4	0x4903    LDR	R1, [PC, #12]
0x04D6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x04D8	0xF8DDE000  LDR	LR, [SP, #0]
0x04DC	0xB001    ADD	SP, SP, #4
0x04DE	0x4770    BX	LR
0x04E0	0x01B04223  	TFT_RS+0
0x04E4	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3763 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0308	0xB081    SUB	SP, SP, #4
0x030A	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3764 :: 		Delay_1us(); Delay_1us();
0x030E	0xF7FFFF1F  BL	_Delay_1us+0
0x0312	0xF7FFFF1D  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3765 :: 		TFT_CS = 0;
0x0316	0x2300    MOVS	R3, #0
0x0318	0xB25B    SXTB	R3, R3
0x031A	0x490B    LDR	R1, [PC, #44]
0x031C	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3766 :: 		TFT_RD = 1;
0x031E	0x2201    MOVS	R2, #1
0x0320	0xB252    SXTB	R2, R2
0x0322	0x490A    LDR	R1, [PC, #40]
0x0324	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3767 :: 		TFT_RS = 0;
0x0326	0x490A    LDR	R1, [PC, #40]
0x0328	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3768 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x032A	0xF7FFFF1F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3769 :: 		TFT_WR = 0;
0x032E	0x2200    MOVS	R2, #0
0x0330	0xB252    SXTB	R2, R2
0x0332	0x4908    LDR	R1, [PC, #32]
0x0334	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3770 :: 		TFT_WR = 1;
0x0336	0x2201    MOVS	R2, #1
0x0338	0xB252    SXTB	R2, R2
0x033A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3771 :: 		TFT_CS = 1;
0x033C	0x4902    LDR	R1, [PC, #8]
0x033E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3772 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x0340	0xF8DDE000  LDR	LR, [SP, #0]
0x0344	0xB001    ADD	SP, SP, #4
0x0346	0x4770    BX	LR
0x0348	0x01BC4223  	TFT_CS+0
0x034C	0x01A84223  	TFT_RD+0
0x0350	0x01B04223  	TFT_RS+0
0x0354	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x0150	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0152	0xF240070B  MOVW	R7, #11
0x0156	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x015A	0x1E7F    SUBS	R7, R7, #1
0x015C	0xD1FD    BNE	L_Delay_1us0
0x015E	0xBF00    NOP
0x0160	0xBF00    NOP
0x0162	0xBF00    NOP
0x0164	0xBF00    NOP
0x0166	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0168	0xB001    ADD	SP, SP, #4
0x016A	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3778 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x01C8	0xB081    SUB	SP, SP, #4
0x01CA	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3779 :: 		TFT_CS = 0;
0x01CE	0x2200    MOVS	R2, #0
0x01D0	0xB252    SXTB	R2, R2
0x01D2	0x490D    LDR	R1, [PC, #52]
0x01D4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3780 :: 		TFT_RD = 1;
0x01D6	0x2201    MOVS	R2, #1
0x01D8	0xB252    SXTB	R2, R2
0x01DA	0x490C    LDR	R1, [PC, #48]
0x01DC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3781 :: 		TFT_RS = 1;
0x01DE	0x490C    LDR	R1, [PC, #48]
0x01E0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3782 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x01E2	0xF7FFFFC3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3783 :: 		TFT_WR = 0;
0x01E6	0x2200    MOVS	R2, #0
0x01E8	0xB252    SXTB	R2, R2
0x01EA	0x490A    LDR	R1, [PC, #40]
0x01EC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3784 :: 		TFT_WR = 1;
0x01EE	0x2201    MOVS	R2, #1
0x01F0	0xB252    SXTB	R2, R2
0x01F2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3785 :: 		TFT_CS = 1;
0x01F4	0x4904    LDR	R1, [PC, #16]
0x01F6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3786 :: 		Delay_1us(); Delay_1us();
0x01F8	0xF7FFFFAA  BL	_Delay_1us+0
0x01FC	0xF7FFFFA8  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3787 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x0200	0xF8DDE000  LDR	LR, [SP, #0]
0x0204	0xB001    ADD	SP, SP, #4
0x0206	0x4770    BX	LR
0x0208	0x01BC4223  	TFT_CS+0
0x020C	0x01A84223  	TFT_RD+0
0x0210	0x01B04223  	TFT_RS+0
0x0214	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0218	0xB081    SUB	SP, SP, #4
0x021A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x021E	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x0222	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0226	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x022A	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x022E	0x4A25    LDR	R2, [PC, #148]
0x0230	0xB289    UXTH	R1, R1
0x0232	0xF000FC09  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0236	0x2100    MOVS	R1, #0
0x0238	0xB249    SXTB	R1, R1
0x023A	0x4823    LDR	R0, [PC, #140]
0x023C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x023E	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x0242	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x0246	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x024A	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x024E	0x4A1D    LDR	R2, [PC, #116]
0x0250	0xB289    UXTH	R1, R1
0x0252	0xF000FBF9  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x0256	0x2101    MOVS	R1, #1
0x0258	0xB249    SXTB	R1, R1
0x025A	0x481C    LDR	R0, [PC, #112]
0x025C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x025E	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x0262	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x0266	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x026A	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x026E	0x4A15    LDR	R2, [PC, #84]
0x0270	0xB289    UXTH	R1, R1
0x0272	0xF000FBE9  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x0276	0x2101    MOVS	R1, #1
0x0278	0xB249    SXTB	R1, R1
0x027A	0x4815    LDR	R0, [PC, #84]
0x027C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x027E	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x0282	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x0286	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x028A	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x028E	0x4A0D    LDR	R2, [PC, #52]
0x0290	0xB289    UXTH	R1, R1
0x0292	0xF000FBD9  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x0296	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x029A	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x029E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x02A2	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02A6	0x4A07    LDR	R2, [PC, #28]
0x02A8	0xB289    UXTH	R1, R1
0x02AA	0xF000FBCD  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x02AE	0x2101    MOVS	R1, #1
0x02B0	0xB249    SXTB	R1, R1
0x02B2	0x4808    LDR	R0, [PC, #32]
0x02B4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x02B6	0x4808    LDR	R0, [PC, #32]
0x02B8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x02BA	0xF8DDE000  LDR	LR, [SP, #0]
0x02BE	0xB001    ADD	SP, SP, #4
0x02C0	0x4770    BX	LR
0x02C2	0xBF00    NOP
0x02C4	0x00140008  	#524308
0x02C8	0x01A04223  	TFT_RST+0
0x02CC	0x01B04223  	TFT_RS+0
0x02D0	0x01BC4223  	TFT_CS+0
0x02D4	0x01A84223  	TFT_RD+0
0x02D8	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x02DC	0xB082    SUB	SP, SP, #8
0x02DE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x02E2	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x02E6	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x02EA	0x4806    LDR	R0, [PC, #24]
0x02EC	0x8800    LDRH	R0, [R0, #0]
0x02EE	0x9101    STR	R1, [SP, #4]
0x02F0	0xF04F0242  MOV	R2, #66
0x02F4	0xB281    UXTH	R1, R0
0x02F6	0x9801    LDR	R0, [SP, #4]
0x02F8	0xF000FBA6  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x02FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0300	0xB002    ADD	SP, SP, #8
0x0302	0x4770    BX	LR
0x0304	0x00402000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
0x04E8	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x04EA	0x4A0A    LDR	R2, [PC, #40]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x04EC	0x2101    MOVS	R1, #1
0x04EE	0xB249    SXTB	R1, R1
0x04F0	0x4809    LDR	R0, [PC, #36]
0x04F2	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x04F4	0x2100    MOVS	R1, #0
0x04F6	0xB249    SXTB	R1, R1
0x04F8	0x4808    LDR	R0, [PC, #32]
0x04FA	0x6001    STR	R1, [R0, #0]
0x04FC	0xBF00    NOP
0x04FE	0xBF00    NOP
0x0500	0xBF00    NOP
0x0502	0xBF00    NOP
0x0504	0xBF00    NOP
0x0506	0x2101    MOVS	R1, #1
0x0508	0xB249    SXTB	R1, R1
0x050A	0x4804    LDR	R0, [PC, #16]
0x050C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x050E	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0510	0xB001    ADD	SP, SP, #4
0x0512	0x4770    BX	LR
0x0514	0x18084001  	TFT_DataPort+-4
0x0518	0x01B04223  	TFT_RS+0
0x051C	0x01A84223  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x0E14	0xB081    SUB	SP, SP, #4
0x0E16	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x0E1A	0xF7FFF9FD  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x0E1E	0x2101    MOVS	R1, #1
0x0E20	0xB249    SXTB	R1, R1
0x0E22	0x4894    LDR	R0, [PC, #592]
0x0E24	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x0E26	0xF7FFFD2F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x0E2A	0x2100    MOVS	R1, #0
0x0E2C	0xB249    SXTB	R1, R1
0x0E2E	0x4891    LDR	R0, [PC, #580]
0x0E30	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x0E32	0xF7FFFD39  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x0E36	0x2101    MOVS	R1, #1
0x0E38	0xB249    SXTB	R1, R1
0x0E3A	0x488E    LDR	R0, [PC, #568]
0x0E3C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x0E3E	0xF7FFFD33  BL	_Delay_100ms+0
0x0E42	0xF7FFFD21  BL	_Delay_10ms+0
0x0E46	0xF7FFFD1F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x0E4A	0x2100    MOVS	R1, #0
0x0E4C	0xB249    SXTB	R1, R1
0x0E4E	0x488A    LDR	R0, [PC, #552]
0x0E50	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x0E52	0x2011    MOVS	R0, #17
0x0E54	0x4C89    LDR	R4, [PC, #548]
0x0E56	0x6824    LDR	R4, [R4, #0]
0x0E58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x0E5A	0xF7FFFD25  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x0E5E	0xF7FFFD13  BL	_Delay_10ms+0
0x0E62	0xF7FFFD11  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x0E66	0x2036    MOVS	R0, #54
0x0E68	0x4C84    LDR	R4, [PC, #528]
0x0E6A	0x6824    LDR	R4, [R4, #0]
0x0E6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x0E6E	0x2000    MOVS	R0, #0
0x0E70	0x4C83    LDR	R4, [PC, #524]
0x0E72	0x6824    LDR	R4, [R4, #0]
0x0E74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x0E76	0x203A    MOVS	R0, #58
0x0E78	0x4C80    LDR	R4, [PC, #512]
0x0E7A	0x6824    LDR	R4, [R4, #0]
0x0E7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x0E7E	0x2005    MOVS	R0, #5
0x0E80	0x4C7F    LDR	R4, [PC, #508]
0x0E82	0x6824    LDR	R4, [R4, #0]
0x0E84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x0E86	0x20B2    MOVS	R0, #178
0x0E88	0x4C7C    LDR	R4, [PC, #496]
0x0E8A	0x6824    LDR	R4, [R4, #0]
0x0E8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x0E8E	0x200C    MOVS	R0, #12
0x0E90	0x4C7B    LDR	R4, [PC, #492]
0x0E92	0x6824    LDR	R4, [R4, #0]
0x0E94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x0E96	0x200C    MOVS	R0, #12
0x0E98	0x4C79    LDR	R4, [PC, #484]
0x0E9A	0x6824    LDR	R4, [R4, #0]
0x0E9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x0E9E	0x2000    MOVS	R0, #0
0x0EA0	0x4C77    LDR	R4, [PC, #476]
0x0EA2	0x6824    LDR	R4, [R4, #0]
0x0EA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x0EA6	0x2033    MOVS	R0, #51
0x0EA8	0x4C75    LDR	R4, [PC, #468]
0x0EAA	0x6824    LDR	R4, [R4, #0]
0x0EAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x0EAE	0x2033    MOVS	R0, #51
0x0EB0	0x4C73    LDR	R4, [PC, #460]
0x0EB2	0x6824    LDR	R4, [R4, #0]
0x0EB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x0EB6	0x20B7    MOVS	R0, #183
0x0EB8	0x4C70    LDR	R4, [PC, #448]
0x0EBA	0x6824    LDR	R4, [R4, #0]
0x0EBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x0EBE	0x2070    MOVS	R0, #112
0x0EC0	0x4C6F    LDR	R4, [PC, #444]
0x0EC2	0x6824    LDR	R4, [R4, #0]
0x0EC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x0EC6	0x20BB    MOVS	R0, #187
0x0EC8	0x4C6C    LDR	R4, [PC, #432]
0x0ECA	0x6824    LDR	R4, [R4, #0]
0x0ECC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x0ECE	0x201B    MOVS	R0, #27
0x0ED0	0x4C6B    LDR	R4, [PC, #428]
0x0ED2	0x6824    LDR	R4, [R4, #0]
0x0ED4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x0ED6	0x20C0    MOVS	R0, #192
0x0ED8	0x4C68    LDR	R4, [PC, #416]
0x0EDA	0x6824    LDR	R4, [R4, #0]
0x0EDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x0EDE	0x202C    MOVS	R0, #44
0x0EE0	0x4C67    LDR	R4, [PC, #412]
0x0EE2	0x6824    LDR	R4, [R4, #0]
0x0EE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x0EE6	0x20C2    MOVS	R0, #194
0x0EE8	0x4C64    LDR	R4, [PC, #400]
0x0EEA	0x6824    LDR	R4, [R4, #0]
0x0EEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x0EEE	0x2001    MOVS	R0, #1
0x0EF0	0x4C63    LDR	R4, [PC, #396]
0x0EF2	0x6824    LDR	R4, [R4, #0]
0x0EF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x0EF6	0x20C3    MOVS	R0, #195
0x0EF8	0x4C60    LDR	R4, [PC, #384]
0x0EFA	0x6824    LDR	R4, [R4, #0]
0x0EFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x0EFE	0x200B    MOVS	R0, #11
0x0F00	0x4C5F    LDR	R4, [PC, #380]
0x0F02	0x6824    LDR	R4, [R4, #0]
0x0F04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x0F06	0x20C4    MOVS	R0, #196
0x0F08	0x4C5C    LDR	R4, [PC, #368]
0x0F0A	0x6824    LDR	R4, [R4, #0]
0x0F0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x0F0E	0x2027    MOVS	R0, #39
0x0F10	0x4C5B    LDR	R4, [PC, #364]
0x0F12	0x6824    LDR	R4, [R4, #0]
0x0F14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x0F16	0x20C6    MOVS	R0, #198
0x0F18	0x4C58    LDR	R4, [PC, #352]
0x0F1A	0x6824    LDR	R4, [R4, #0]
0x0F1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x0F1E	0x200F    MOVS	R0, #15
0x0F20	0x4C57    LDR	R4, [PC, #348]
0x0F22	0x6824    LDR	R4, [R4, #0]
0x0F24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x0F26	0x20D0    MOVS	R0, #208
0x0F28	0x4C54    LDR	R4, [PC, #336]
0x0F2A	0x6824    LDR	R4, [R4, #0]
0x0F2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x0F2E	0x20A4    MOVS	R0, #164
0x0F30	0x4C53    LDR	R4, [PC, #332]
0x0F32	0x6824    LDR	R4, [R4, #0]
0x0F34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x0F36	0x20A1    MOVS	R0, #161
0x0F38	0x4C51    LDR	R4, [PC, #324]
0x0F3A	0x6824    LDR	R4, [R4, #0]
0x0F3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x0F3E	0x20E0    MOVS	R0, #224
0x0F40	0x4C4E    LDR	R4, [PC, #312]
0x0F42	0x6824    LDR	R4, [R4, #0]
0x0F44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x0F46	0x20D0    MOVS	R0, #208
0x0F48	0x4C4D    LDR	R4, [PC, #308]
0x0F4A	0x6824    LDR	R4, [R4, #0]
0x0F4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x0F4E	0x2006    MOVS	R0, #6
0x0F50	0x4C4B    LDR	R4, [PC, #300]
0x0F52	0x6824    LDR	R4, [R4, #0]
0x0F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x0F56	0x200B    MOVS	R0, #11
0x0F58	0x4C49    LDR	R4, [PC, #292]
0x0F5A	0x6824    LDR	R4, [R4, #0]
0x0F5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x0F5E	0x2009    MOVS	R0, #9
0x0F60	0x4C47    LDR	R4, [PC, #284]
0x0F62	0x6824    LDR	R4, [R4, #0]
0x0F64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x0F66	0x2008    MOVS	R0, #8
0x0F68	0x4C45    LDR	R4, [PC, #276]
0x0F6A	0x6824    LDR	R4, [R4, #0]
0x0F6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x0F6E	0x2030    MOVS	R0, #48
0x0F70	0x4C43    LDR	R4, [PC, #268]
0x0F72	0x6824    LDR	R4, [R4, #0]
0x0F74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x0F76	0x2030    MOVS	R0, #48
0x0F78	0x4C41    LDR	R4, [PC, #260]
0x0F7A	0x6824    LDR	R4, [R4, #0]
0x0F7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x0F7E	0x205B    MOVS	R0, #91
0x0F80	0x4C3F    LDR	R4, [PC, #252]
0x0F82	0x6824    LDR	R4, [R4, #0]
0x0F84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x0F86	0x204B    MOVS	R0, #75
0x0F88	0x4C3D    LDR	R4, [PC, #244]
0x0F8A	0x6824    LDR	R4, [R4, #0]
0x0F8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x0F8E	0x2018    MOVS	R0, #24
0x0F90	0x4C3B    LDR	R4, [PC, #236]
0x0F92	0x6824    LDR	R4, [R4, #0]
0x0F94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x0F96	0x2014    MOVS	R0, #20
0x0F98	0x4C39    LDR	R4, [PC, #228]
0x0F9A	0x6824    LDR	R4, [R4, #0]
0x0F9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x0F9E	0x2014    MOVS	R0, #20
0x0FA0	0x4C37    LDR	R4, [PC, #220]
0x0FA2	0x6824    LDR	R4, [R4, #0]
0x0FA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x0FA6	0x202C    MOVS	R0, #44
0x0FA8	0x4C35    LDR	R4, [PC, #212]
0x0FAA	0x6824    LDR	R4, [R4, #0]
0x0FAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x0FAE	0x2032    MOVS	R0, #50
0x0FB0	0x4C33    LDR	R4, [PC, #204]
0x0FB2	0x6824    LDR	R4, [R4, #0]
0x0FB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x0FB6	0x20E1    MOVS	R0, #225
0x0FB8	0x4C30    LDR	R4, [PC, #192]
0x0FBA	0x6824    LDR	R4, [R4, #0]
0x0FBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x0FBE	0x20D0    MOVS	R0, #208
0x0FC0	0x4C2F    LDR	R4, [PC, #188]
0x0FC2	0x6824    LDR	R4, [R4, #0]
0x0FC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x0FC6	0x2005    MOVS	R0, #5
0x0FC8	0x4C2D    LDR	R4, [PC, #180]
0x0FCA	0x6824    LDR	R4, [R4, #0]
0x0FCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x0FCE	0x200A    MOVS	R0, #10
0x0FD0	0x4C2B    LDR	R4, [PC, #172]
0x0FD2	0x6824    LDR	R4, [R4, #0]
0x0FD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x0FD6	0x200A    MOVS	R0, #10
0x0FD8	0x4C29    LDR	R4, [PC, #164]
0x0FDA	0x6824    LDR	R4, [R4, #0]
0x0FDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x0FDE	0x2007    MOVS	R0, #7
0x0FE0	0x4C27    LDR	R4, [PC, #156]
0x0FE2	0x6824    LDR	R4, [R4, #0]
0x0FE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x0FE6	0x2028    MOVS	R0, #40
0x0FE8	0x4C25    LDR	R4, [PC, #148]
0x0FEA	0x6824    LDR	R4, [R4, #0]
0x0FEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x0FEE	0x2032    MOVS	R0, #50
0x0FF0	0x4C23    LDR	R4, [PC, #140]
0x0FF2	0x6824    LDR	R4, [R4, #0]
0x0FF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x0FF6	0x202C    MOVS	R0, #44
0x0FF8	0x4C21    LDR	R4, [PC, #132]
0x0FFA	0x6824    LDR	R4, [R4, #0]
0x0FFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x0FFE	0x2049    MOVS	R0, #73
0x1000	0x4C1F    LDR	R4, [PC, #124]
0x1002	0x6824    LDR	R4, [R4, #0]
0x1004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x1006	0x2018    MOVS	R0, #24
0x1008	0x4C1D    LDR	R4, [PC, #116]
0x100A	0x6824    LDR	R4, [R4, #0]
0x100C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x100E	0x2013    MOVS	R0, #19
0x1010	0x4C1B    LDR	R4, [PC, #108]
0x1012	0x6824    LDR	R4, [R4, #0]
0x1014	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x1016	0x2013    MOVS	R0, #19
0x1018	0x4C19    LDR	R4, [PC, #100]
0x101A	0x6824    LDR	R4, [R4, #0]
0x101C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x101E	0x202C    MOVS	R0, #44
0x1020	0x4C17    LDR	R4, [PC, #92]
0x1022	0x6824    LDR	R4, [R4, #0]
0x1024	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x1026	0x2033    MOVS	R0, #51
0x1028	0x4C15    LDR	R4, [PC, #84]
0x102A	0x6824    LDR	R4, [R4, #0]
0x102C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x102E	0x2021    MOVS	R0, #33
0x1030	0x4C12    LDR	R4, [PC, #72]
0x1032	0x6824    LDR	R4, [R4, #0]
0x1034	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x1036	0x202A    MOVS	R0, #42
0x1038	0x4C10    LDR	R4, [PC, #64]
0x103A	0x6824    LDR	R4, [R4, #0]
0x103C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x103E	0x2000    MOVS	R0, #0
0x1040	0x4C0F    LDR	R4, [PC, #60]
0x1042	0x6824    LDR	R4, [R4, #0]
0x1044	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x1046	0x2000    MOVS	R0, #0
0x1048	0x4C0D    LDR	R4, [PC, #52]
0x104A	0x6824    LDR	R4, [R4, #0]
0x104C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x104E	0x480D    LDR	R0, [PC, #52]
0x1050	0x8800    LDRH	R0, [R0, #0]
0x1052	0x0A04    LSRS	R4, R0, #8
0x1054	0xB2E0    UXTB	R0, R4
0x1056	0x4C0A    LDR	R4, [PC, #40]
0x1058	0x6824    LDR	R4, [R4, #0]
0x105A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x105C	0x4809    LDR	R0, [PC, #36]
0x105E	0x8804    LDRH	R4, [R0, #0]
0x1060	0xB2E0    UXTB	R0, R4
0x1062	0x4C07    LDR	R4, [PC, #28]
0x1064	0x6824    LDR	R4, [R4, #0]
0x1066	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x1068	0x202B    MOVS	R0, #43
0x106A	0x4C04    LDR	R4, [PC, #16]
0x106C	0x6824    LDR	R4, [R4, #0]
0x106E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x1070	0x2000    MOVS	R0, #0
0x1072	0xE009    B	#18
0x1074	0x01A04223  	TFT_RST+0
0x1078	0x01BC4223  	TFT_CS+0
0x107C	0x01D82000  	_TFT_Set_Index_Ptr+0
0x1080	0x01DC2000  	_TFT_Write_Command_Ptr+0
0x1084	0x01B62000  	_TFT_DISP_WIDTH+0
0x1088	0x4C22    LDR	R4, [PC, #136]
0x108A	0x6824    LDR	R4, [R4, #0]
0x108C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x108E	0x2000    MOVS	R0, #0
0x1090	0x4C20    LDR	R4, [PC, #128]
0x1092	0x6824    LDR	R4, [R4, #0]
0x1094	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x1096	0x4820    LDR	R0, [PC, #128]
0x1098	0x8800    LDRH	R0, [R0, #0]
0x109A	0x0A04    LSRS	R4, R0, #8
0x109C	0xB2E0    UXTB	R0, R4
0x109E	0x4C1D    LDR	R4, [PC, #116]
0x10A0	0x6824    LDR	R4, [R4, #0]
0x10A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x10A4	0x481C    LDR	R0, [PC, #112]
0x10A6	0x8804    LDRH	R4, [R0, #0]
0x10A8	0xB2E0    UXTB	R0, R4
0x10AA	0x4C1A    LDR	R4, [PC, #104]
0x10AC	0x6824    LDR	R4, [R4, #0]
0x10AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x10B0	0x2036    MOVS	R0, #54
0x10B2	0x4C1A    LDR	R4, [PC, #104]
0x10B4	0x6824    LDR	R4, [R4, #0]
0x10B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x10B8	0x4819    LDR	R0, [PC, #100]
0x10BA	0x7800    LDRB	R0, [R0, #0]
0x10BC	0x285A    CMP	R0, #90
0x10BE	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x10C0	0xF7FFFC00  BL	_Is_TFT_Rotated_180+0
0x10C4	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x10C6	0x20C0    MOVS	R0, #192
0x10C8	0x4C12    LDR	R4, [PC, #72]
0x10CA	0x6824    LDR	R4, [R4, #0]
0x10CC	0x47A0    BLX	R4
0x10CE	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x10D0	0x2000    MOVS	R0, #0
0x10D2	0x4C10    LDR	R4, [PC, #64]
0x10D4	0x6824    LDR	R4, [R4, #0]
0x10D6	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x10D8	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x10DA	0xF7FFFBF3  BL	_Is_TFT_Rotated_180+0
0x10DE	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x10E0	0x20A0    MOVS	R0, #160
0x10E2	0x4C0C    LDR	R4, [PC, #48]
0x10E4	0x6824    LDR	R4, [R4, #0]
0x10E6	0x47A0    BLX	R4
0x10E8	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x10EA	0x2060    MOVS	R0, #96
0x10EC	0x4C09    LDR	R4, [PC, #36]
0x10EE	0x6824    LDR	R4, [R4, #0]
0x10F0	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x10F2	0x2029    MOVS	R0, #41
0x10F4	0x4C09    LDR	R4, [PC, #36]
0x10F6	0x6824    LDR	R4, [R4, #0]
0x10F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x10FA	0x202C    MOVS	R0, #44
0x10FC	0x4C07    LDR	R4, [PC, #28]
0x10FE	0x6824    LDR	R4, [R4, #0]
0x1100	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x1102	0x2101    MOVS	R1, #1
0x1104	0xB249    SXTB	R1, R1
0x1106	0x4807    LDR	R0, [PC, #28]
0x1108	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x110A	0xF8DDE000  LDR	LR, [SP, #0]
0x110E	0xB001    ADD	SP, SP, #4
0x1110	0x4770    BX	LR
0x1112	0xBF00    NOP
0x1114	0x01DC2000  	_TFT_Write_Command_Ptr+0
0x1118	0x01B82000  	_TFT_DISP_HEIGHT+0
0x111C	0x01D82000  	_TFT_Set_Index_Ptr+0
0x1120	0x003F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1124	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
0x0888	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x088A	0xF24D47BF  MOVW	R7, #54463
0x088E	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x0892	0x1E7F    SUBS	R7, R7, #1
0x0894	0xD1FD    BNE	L_Delay_10ms22
0x0896	0xBF00    NOP
0x0898	0xBF00    NOP
0x089A	0xBF00    NOP
0x089C	0xBF00    NOP
0x089E	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x08A0	0xB001    ADD	SP, SP, #4
0x08A2	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
0x08A8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x08AA	0xF644777F  MOVW	R7, #20351
0x08AE	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x08B2	0x1E7F    SUBS	R7, R7, #1
0x08B4	0xD1FD    BNE	L_Delay_100ms20
0x08B6	0xBF00    NOP
0x08B8	0xBF00    NOP
0x08BA	0xBF00    NOP
0x08BC	0xBF00    NOP
0x08BE	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x08C0	0xB001    ADD	SP, SP, #4
0x08C2	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
0x08C4	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x08C6	0x4802    LDR	R0, [PC, #8]
0x08C8	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x08CA	0xB001    ADD	SP, SP, #4
0x08CC	0x4770    BX	LR
0x08CE	0xBF00    NOP
0x08D0	0x00422000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x1358	0xB081    SUB	SP, SP, #4
0x135A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x135E	0xF7FEFF5B  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x1362	0xF7FFFAA1  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x1366	0x2101    MOVS	R1, #1
0x1368	0xB249    SXTB	R1, R1
0x136A	0x4895    LDR	R0, [PC, #596]
0x136C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x136E	0xF7FFFA9B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x1372	0xF7FFFA99  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x1376	0x2100    MOVS	R1, #0
0x1378	0xB249    SXTB	R1, R1
0x137A	0x4892    LDR	R0, [PC, #584]
0x137C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x137E	0x2001    MOVS	R0, #1
0x1380	0x4C91    LDR	R4, [PC, #580]
0x1382	0x6824    LDR	R4, [R4, #0]
0x1384	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x1386	0xF7FFFA6F  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x138A	0x2028    MOVS	R0, #40
0x138C	0x4C8E    LDR	R4, [PC, #568]
0x138E	0x6824    LDR	R4, [R4, #0]
0x1390	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x1392	0x20CF    MOVS	R0, #207
0x1394	0x4C8C    LDR	R4, [PC, #560]
0x1396	0x6824    LDR	R4, [R4, #0]
0x1398	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x139A	0x2000    MOVS	R0, #0
0x139C	0x4C8B    LDR	R4, [PC, #556]
0x139E	0x6824    LDR	R4, [R4, #0]
0x13A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x13A2	0x2083    MOVS	R0, #131
0x13A4	0x4C89    LDR	R4, [PC, #548]
0x13A6	0x6824    LDR	R4, [R4, #0]
0x13A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x13AA	0x2030    MOVS	R0, #48
0x13AC	0x4C87    LDR	R4, [PC, #540]
0x13AE	0x6824    LDR	R4, [R4, #0]
0x13B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x13B2	0x20ED    MOVS	R0, #237
0x13B4	0x4C84    LDR	R4, [PC, #528]
0x13B6	0x6824    LDR	R4, [R4, #0]
0x13B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x13BA	0x2064    MOVS	R0, #100
0x13BC	0x4C83    LDR	R4, [PC, #524]
0x13BE	0x6824    LDR	R4, [R4, #0]
0x13C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x13C2	0x2003    MOVS	R0, #3
0x13C4	0x4C81    LDR	R4, [PC, #516]
0x13C6	0x6824    LDR	R4, [R4, #0]
0x13C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x13CA	0x2012    MOVS	R0, #18
0x13CC	0x4C7F    LDR	R4, [PC, #508]
0x13CE	0x6824    LDR	R4, [R4, #0]
0x13D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x13D2	0x2081    MOVS	R0, #129
0x13D4	0x4C7D    LDR	R4, [PC, #500]
0x13D6	0x6824    LDR	R4, [R4, #0]
0x13D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x13DA	0x20E8    MOVS	R0, #232
0x13DC	0x4C7A    LDR	R4, [PC, #488]
0x13DE	0x6824    LDR	R4, [R4, #0]
0x13E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x13E2	0x2085    MOVS	R0, #133
0x13E4	0x4C79    LDR	R4, [PC, #484]
0x13E6	0x6824    LDR	R4, [R4, #0]
0x13E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x13EA	0x2001    MOVS	R0, #1
0x13EC	0x4C77    LDR	R4, [PC, #476]
0x13EE	0x6824    LDR	R4, [R4, #0]
0x13F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x13F2	0x2079    MOVS	R0, #121
0x13F4	0x4C75    LDR	R4, [PC, #468]
0x13F6	0x6824    LDR	R4, [R4, #0]
0x13F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x13FA	0x20CB    MOVS	R0, #203
0x13FC	0x4C72    LDR	R4, [PC, #456]
0x13FE	0x6824    LDR	R4, [R4, #0]
0x1400	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x1402	0x2039    MOVS	R0, #57
0x1404	0x4C71    LDR	R4, [PC, #452]
0x1406	0x6824    LDR	R4, [R4, #0]
0x1408	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x140A	0x202C    MOVS	R0, #44
0x140C	0x4C6F    LDR	R4, [PC, #444]
0x140E	0x6824    LDR	R4, [R4, #0]
0x1410	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x1412	0x2000    MOVS	R0, #0
0x1414	0x4C6D    LDR	R4, [PC, #436]
0x1416	0x6824    LDR	R4, [R4, #0]
0x1418	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x141A	0x2034    MOVS	R0, #52
0x141C	0x4C6B    LDR	R4, [PC, #428]
0x141E	0x6824    LDR	R4, [R4, #0]
0x1420	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x1422	0x2002    MOVS	R0, #2
0x1424	0x4C69    LDR	R4, [PC, #420]
0x1426	0x6824    LDR	R4, [R4, #0]
0x1428	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x142A	0x20F7    MOVS	R0, #247
0x142C	0x4C66    LDR	R4, [PC, #408]
0x142E	0x6824    LDR	R4, [R4, #0]
0x1430	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x1432	0x2020    MOVS	R0, #32
0x1434	0x4C65    LDR	R4, [PC, #404]
0x1436	0x6824    LDR	R4, [R4, #0]
0x1438	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x143A	0x20EA    MOVS	R0, #234
0x143C	0x4C62    LDR	R4, [PC, #392]
0x143E	0x6824    LDR	R4, [R4, #0]
0x1440	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x1442	0x2000    MOVS	R0, #0
0x1444	0x4C61    LDR	R4, [PC, #388]
0x1446	0x6824    LDR	R4, [R4, #0]
0x1448	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x144A	0x2000    MOVS	R0, #0
0x144C	0x4C5F    LDR	R4, [PC, #380]
0x144E	0x6824    LDR	R4, [R4, #0]
0x1450	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x1452	0x20C0    MOVS	R0, #192
0x1454	0x4C5C    LDR	R4, [PC, #368]
0x1456	0x6824    LDR	R4, [R4, #0]
0x1458	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x145A	0x2026    MOVS	R0, #38
0x145C	0x4C5B    LDR	R4, [PC, #364]
0x145E	0x6824    LDR	R4, [R4, #0]
0x1460	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x1462	0x20C1    MOVS	R0, #193
0x1464	0x4C58    LDR	R4, [PC, #352]
0x1466	0x6824    LDR	R4, [R4, #0]
0x1468	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x146A	0x2011    MOVS	R0, #17
0x146C	0x4C57    LDR	R4, [PC, #348]
0x146E	0x6824    LDR	R4, [R4, #0]
0x1470	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x1472	0x20C5    MOVS	R0, #197
0x1474	0x4C54    LDR	R4, [PC, #336]
0x1476	0x6824    LDR	R4, [R4, #0]
0x1478	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x147A	0x2035    MOVS	R0, #53
0x147C	0x4C53    LDR	R4, [PC, #332]
0x147E	0x6824    LDR	R4, [R4, #0]
0x1480	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x1482	0x203E    MOVS	R0, #62
0x1484	0x4C51    LDR	R4, [PC, #324]
0x1486	0x6824    LDR	R4, [R4, #0]
0x1488	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x148A	0x20C7    MOVS	R0, #199
0x148C	0x4C4E    LDR	R4, [PC, #312]
0x148E	0x6824    LDR	R4, [R4, #0]
0x1490	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x1492	0x20BE    MOVS	R0, #190
0x1494	0x4C4D    LDR	R4, [PC, #308]
0x1496	0x6824    LDR	R4, [R4, #0]
0x1498	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x149A	0x2036    MOVS	R0, #54
0x149C	0x4C4A    LDR	R4, [PC, #296]
0x149E	0x6824    LDR	R4, [R4, #0]
0x14A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x14A2	0x484B    LDR	R0, [PC, #300]
0x14A4	0x7800    LDRB	R0, [R0, #0]
0x14A6	0x285A    CMP	R0, #90
0x14A8	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x14AA	0xF7FFFA0B  BL	_Is_TFT_Rotated_180+0
0x14AE	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x14B0	0x2088    MOVS	R0, #136
0x14B2	0x4C46    LDR	R4, [PC, #280]
0x14B4	0x6824    LDR	R4, [R4, #0]
0x14B6	0x47A0    BLX	R4
0x14B8	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x14BA	0x2048    MOVS	R0, #72
0x14BC	0x4C43    LDR	R4, [PC, #268]
0x14BE	0x6824    LDR	R4, [R4, #0]
0x14C0	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x14C2	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x14C4	0xF7FFF9FE  BL	_Is_TFT_Rotated_180+0
0x14C8	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x14CA	0x20E8    MOVS	R0, #232
0x14CC	0x4C3F    LDR	R4, [PC, #252]
0x14CE	0x6824    LDR	R4, [R4, #0]
0x14D0	0x47A0    BLX	R4
0x14D2	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x14D4	0x2028    MOVS	R0, #40
0x14D6	0x4C3D    LDR	R4, [PC, #244]
0x14D8	0x6824    LDR	R4, [R4, #0]
0x14DA	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x14DC	0x203A    MOVS	R0, #58
0x14DE	0x4C3A    LDR	R4, [PC, #232]
0x14E0	0x6824    LDR	R4, [R4, #0]
0x14E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x14E4	0x2055    MOVS	R0, #85
0x14E6	0x4C39    LDR	R4, [PC, #228]
0x14E8	0x6824    LDR	R4, [R4, #0]
0x14EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x14EC	0x20B1    MOVS	R0, #177
0x14EE	0x4C36    LDR	R4, [PC, #216]
0x14F0	0x6824    LDR	R4, [R4, #0]
0x14F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x14F4	0x2000    MOVS	R0, #0
0x14F6	0x4C35    LDR	R4, [PC, #212]
0x14F8	0x6824    LDR	R4, [R4, #0]
0x14FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x14FC	0x201B    MOVS	R0, #27
0x14FE	0x4C33    LDR	R4, [PC, #204]
0x1500	0x6824    LDR	R4, [R4, #0]
0x1502	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x1504	0x20F2    MOVS	R0, #242
0x1506	0x4C30    LDR	R4, [PC, #192]
0x1508	0x6824    LDR	R4, [R4, #0]
0x150A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x150C	0x2008    MOVS	R0, #8
0x150E	0x4C2F    LDR	R4, [PC, #188]
0x1510	0x6824    LDR	R4, [R4, #0]
0x1512	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x1514	0x2026    MOVS	R0, #38
0x1516	0x4C2C    LDR	R4, [PC, #176]
0x1518	0x6824    LDR	R4, [R4, #0]
0x151A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x151C	0x2001    MOVS	R0, #1
0x151E	0x4C2B    LDR	R4, [PC, #172]
0x1520	0x6824    LDR	R4, [R4, #0]
0x1522	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x1524	0x20E0    MOVS	R0, #224
0x1526	0x4C28    LDR	R4, [PC, #160]
0x1528	0x6824    LDR	R4, [R4, #0]
0x152A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x152C	0x201F    MOVS	R0, #31
0x152E	0x4C27    LDR	R4, [PC, #156]
0x1530	0x6824    LDR	R4, [R4, #0]
0x1532	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x1534	0x201A    MOVS	R0, #26
0x1536	0x4C25    LDR	R4, [PC, #148]
0x1538	0x6824    LDR	R4, [R4, #0]
0x153A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x153C	0x2018    MOVS	R0, #24
0x153E	0x4C23    LDR	R4, [PC, #140]
0x1540	0x6824    LDR	R4, [R4, #0]
0x1542	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x1544	0x200A    MOVS	R0, #10
0x1546	0x4C21    LDR	R4, [PC, #132]
0x1548	0x6824    LDR	R4, [R4, #0]
0x154A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x154C	0x200F    MOVS	R0, #15
0x154E	0x4C1F    LDR	R4, [PC, #124]
0x1550	0x6824    LDR	R4, [R4, #0]
0x1552	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x1554	0x2006    MOVS	R0, #6
0x1556	0x4C1D    LDR	R4, [PC, #116]
0x1558	0x6824    LDR	R4, [R4, #0]
0x155A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x155C	0x2045    MOVS	R0, #69
0x155E	0x4C1B    LDR	R4, [PC, #108]
0x1560	0x6824    LDR	R4, [R4, #0]
0x1562	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x1564	0x2087    MOVS	R0, #135
0x1566	0x4C19    LDR	R4, [PC, #100]
0x1568	0x6824    LDR	R4, [R4, #0]
0x156A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x156C	0x2032    MOVS	R0, #50
0x156E	0x4C17    LDR	R4, [PC, #92]
0x1570	0x6824    LDR	R4, [R4, #0]
0x1572	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x1574	0x200A    MOVS	R0, #10
0x1576	0x4C15    LDR	R4, [PC, #84]
0x1578	0x6824    LDR	R4, [R4, #0]
0x157A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x157C	0x2007    MOVS	R0, #7
0x157E	0x4C13    LDR	R4, [PC, #76]
0x1580	0x6824    LDR	R4, [R4, #0]
0x1582	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x1584	0x2002    MOVS	R0, #2
0x1586	0x4C11    LDR	R4, [PC, #68]
0x1588	0x6824    LDR	R4, [R4, #0]
0x158A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x158C	0x2007    MOVS	R0, #7
0x158E	0x4C0F    LDR	R4, [PC, #60]
0x1590	0x6824    LDR	R4, [R4, #0]
0x1592	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x1594	0x2005    MOVS	R0, #5
0x1596	0x4C0D    LDR	R4, [PC, #52]
0x1598	0x6824    LDR	R4, [R4, #0]
0x159A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x159C	0x2000    MOVS	R0, #0
0x159E	0x4C0B    LDR	R4, [PC, #44]
0x15A0	0x6824    LDR	R4, [R4, #0]
0x15A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x15A4	0x20E1    MOVS	R0, #225
0x15A6	0x4C08    LDR	R4, [PC, #32]
0x15A8	0x6824    LDR	R4, [R4, #0]
0x15AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x15AC	0x2000    MOVS	R0, #0
0x15AE	0x4C07    LDR	R4, [PC, #28]
0x15B0	0x6824    LDR	R4, [R4, #0]
0x15B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x15B4	0x2025    MOVS	R0, #37
0x15B6	0x4C05    LDR	R4, [PC, #20]
0x15B8	0x6824    LDR	R4, [R4, #0]
0x15BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x15BC	0x2027    MOVS	R0, #39
0x15BE	0xE009    B	#18
0x15C0	0x01A04223  	TFT_RST+0
0x15C4	0x01BC4223  	TFT_CS+0
0x15C8	0x01D82000  	_TFT_Set_Index_Ptr+0
0x15CC	0x01DC2000  	_TFT_Write_Command_Ptr+0
0x15D0	0x003F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x15D4	0x4C4F    LDR	R4, [PC, #316]
0x15D6	0x6824    LDR	R4, [R4, #0]
0x15D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x15DA	0x2005    MOVS	R0, #5
0x15DC	0x4C4D    LDR	R4, [PC, #308]
0x15DE	0x6824    LDR	R4, [R4, #0]
0x15E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x15E2	0x2010    MOVS	R0, #16
0x15E4	0x4C4B    LDR	R4, [PC, #300]
0x15E6	0x6824    LDR	R4, [R4, #0]
0x15E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x15EA	0x2009    MOVS	R0, #9
0x15EC	0x4C49    LDR	R4, [PC, #292]
0x15EE	0x6824    LDR	R4, [R4, #0]
0x15F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x15F2	0x203A    MOVS	R0, #58
0x15F4	0x4C47    LDR	R4, [PC, #284]
0x15F6	0x6824    LDR	R4, [R4, #0]
0x15F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x15FA	0x2078    MOVS	R0, #120
0x15FC	0x4C45    LDR	R4, [PC, #276]
0x15FE	0x6824    LDR	R4, [R4, #0]
0x1600	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x1602	0x204D    MOVS	R0, #77
0x1604	0x4C43    LDR	R4, [PC, #268]
0x1606	0x6824    LDR	R4, [R4, #0]
0x1608	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x160A	0x2005    MOVS	R0, #5
0x160C	0x4C41    LDR	R4, [PC, #260]
0x160E	0x6824    LDR	R4, [R4, #0]
0x1610	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x1612	0x2018    MOVS	R0, #24
0x1614	0x4C3F    LDR	R4, [PC, #252]
0x1616	0x6824    LDR	R4, [R4, #0]
0x1618	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x161A	0x200D    MOVS	R0, #13
0x161C	0x4C3D    LDR	R4, [PC, #244]
0x161E	0x6824    LDR	R4, [R4, #0]
0x1620	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x1622	0x2038    MOVS	R0, #56
0x1624	0x4C3B    LDR	R4, [PC, #236]
0x1626	0x6824    LDR	R4, [R4, #0]
0x1628	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x162A	0x203A    MOVS	R0, #58
0x162C	0x4C39    LDR	R4, [PC, #228]
0x162E	0x6824    LDR	R4, [R4, #0]
0x1630	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x1632	0x201F    MOVS	R0, #31
0x1634	0x4C37    LDR	R4, [PC, #220]
0x1636	0x6824    LDR	R4, [R4, #0]
0x1638	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x163A	0x202A    MOVS	R0, #42
0x163C	0x4C36    LDR	R4, [PC, #216]
0x163E	0x6824    LDR	R4, [R4, #0]
0x1640	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x1642	0x2000    MOVS	R0, #0
0x1644	0x4C33    LDR	R4, [PC, #204]
0x1646	0x6824    LDR	R4, [R4, #0]
0x1648	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x164A	0x2000    MOVS	R0, #0
0x164C	0x4C31    LDR	R4, [PC, #196]
0x164E	0x6824    LDR	R4, [R4, #0]
0x1650	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x1652	0x4832    LDR	R0, [PC, #200]
0x1654	0x8800    LDRH	R0, [R0, #0]
0x1656	0x1E40    SUBS	R0, R0, #1
0x1658	0xB280    UXTH	R0, R0
0x165A	0x0A04    LSRS	R4, R0, #8
0x165C	0xB2E0    UXTB	R0, R4
0x165E	0x4C2D    LDR	R4, [PC, #180]
0x1660	0x6824    LDR	R4, [R4, #0]
0x1662	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x1664	0x482D    LDR	R0, [PC, #180]
0x1666	0x8800    LDRH	R0, [R0, #0]
0x1668	0x1E44    SUBS	R4, R0, #1
0x166A	0xB2E0    UXTB	R0, R4
0x166C	0x4C29    LDR	R4, [PC, #164]
0x166E	0x6824    LDR	R4, [R4, #0]
0x1670	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x1672	0x202B    MOVS	R0, #43
0x1674	0x4C28    LDR	R4, [PC, #160]
0x1676	0x6824    LDR	R4, [R4, #0]
0x1678	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x167A	0x2000    MOVS	R0, #0
0x167C	0x4C25    LDR	R4, [PC, #148]
0x167E	0x6824    LDR	R4, [R4, #0]
0x1680	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x1682	0x2000    MOVS	R0, #0
0x1684	0x4C23    LDR	R4, [PC, #140]
0x1686	0x6824    LDR	R4, [R4, #0]
0x1688	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x168A	0x4825    LDR	R0, [PC, #148]
0x168C	0x8800    LDRH	R0, [R0, #0]
0x168E	0x1E40    SUBS	R0, R0, #1
0x1690	0xB280    UXTH	R0, R0
0x1692	0x0A04    LSRS	R4, R0, #8
0x1694	0xB2E0    UXTB	R0, R4
0x1696	0x4C1F    LDR	R4, [PC, #124]
0x1698	0x6824    LDR	R4, [R4, #0]
0x169A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x169C	0x4820    LDR	R0, [PC, #128]
0x169E	0x8800    LDRH	R0, [R0, #0]
0x16A0	0x1E44    SUBS	R4, R0, #1
0x16A2	0xB2E0    UXTB	R0, R4
0x16A4	0x4C1B    LDR	R4, [PC, #108]
0x16A6	0x6824    LDR	R4, [R4, #0]
0x16A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x16AA	0x20B7    MOVS	R0, #183
0x16AC	0x4C1A    LDR	R4, [PC, #104]
0x16AE	0x6824    LDR	R4, [R4, #0]
0x16B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x16B2	0x2007    MOVS	R0, #7
0x16B4	0x4C17    LDR	R4, [PC, #92]
0x16B6	0x6824    LDR	R4, [R4, #0]
0x16B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x16BA	0x20B6    MOVS	R0, #182
0x16BC	0x4C16    LDR	R4, [PC, #88]
0x16BE	0x6824    LDR	R4, [R4, #0]
0x16C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x16C2	0x200A    MOVS	R0, #10
0x16C4	0x4C13    LDR	R4, [PC, #76]
0x16C6	0x6824    LDR	R4, [R4, #0]
0x16C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x16CA	0x2082    MOVS	R0, #130
0x16CC	0x4C11    LDR	R4, [PC, #68]
0x16CE	0x6824    LDR	R4, [R4, #0]
0x16D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x16D2	0x2027    MOVS	R0, #39
0x16D4	0x4C0F    LDR	R4, [PC, #60]
0x16D6	0x6824    LDR	R4, [R4, #0]
0x16D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x16DA	0x2000    MOVS	R0, #0
0x16DC	0x4C0D    LDR	R4, [PC, #52]
0x16DE	0x6824    LDR	R4, [R4, #0]
0x16E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x16E2	0x2011    MOVS	R0, #17
0x16E4	0x4C0C    LDR	R4, [PC, #48]
0x16E6	0x6824    LDR	R4, [R4, #0]
0x16E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x16EA	0xF7FFF8DD  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x16EE	0x2029    MOVS	R0, #41
0x16F0	0x4C09    LDR	R4, [PC, #36]
0x16F2	0x6824    LDR	R4, [R4, #0]
0x16F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x16F6	0xF7FFF8D7  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x16FA	0x202C    MOVS	R0, #44
0x16FC	0x4C06    LDR	R4, [PC, #24]
0x16FE	0x6824    LDR	R4, [R4, #0]
0x1700	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x1702	0x2101    MOVS	R1, #1
0x1704	0xB249    SXTB	R1, R1
0x1706	0x4807    LDR	R0, [PC, #28]
0x1708	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x170A	0xF8DDE000  LDR	LR, [SP, #0]
0x170E	0xB001    ADD	SP, SP, #4
0x1710	0x4770    BX	LR
0x1712	0xBF00    NOP
0x1714	0x01DC2000  	_TFT_Write_Command_Ptr+0
0x1718	0x01D82000  	_TFT_Set_Index_Ptr+0
0x171C	0x01B62000  	_TFT_DISP_WIDTH+0
0x1720	0x01B82000  	_TFT_DISP_HEIGHT+0
0x1724	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
0x0868	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x086A	0xF64E275F  MOVW	R7, #59999
0x086E	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x0872	0x1E7F    SUBS	R7, R7, #1
0x0874	0xD1FD    BNE	L_Delay_5ms16
0x0876	0xBF00    NOP
0x0878	0xBF00    NOP
0x087A	0xBF00    NOP
0x087C	0xBF00    NOP
0x087E	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0880	0xB001    ADD	SP, SP, #4
0x0882	0x4770    BX	LR
; end of _Delay_5ms
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x4010	0xB083    SUB	SP, SP, #12
0x4012	0xF8CDE000  STR	LR, [SP, #0]
0x4016	0xFA1FFB80  UXTH	R11, R0
0x401A	0xFA1FFC81  UXTH	R12, R1
0x401E	0xF88D2004  STRB	R2, [SP, #4]
0x4022	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x4026	0xF640400C  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x402A	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x402E	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x4032	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x4036	0x4A27    LDR	R2, [PC, #156]
0x4038	0xB289    UXTH	R1, R1
0x403A	0xF7FCFD05  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x403E	0x2500    MOVS	R5, #0
0x4040	0xB26D    SXTB	R5, R5
0x4042	0x4C25    LDR	R4, [PC, #148]
0x4044	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x4046	0xF640400C  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x404A	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x404E	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x4052	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x4056	0x4A1F    LDR	R2, [PC, #124]
0x4058	0xB289    UXTH	R1, R1
0x405A	0xF7FCFCF5  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x405E	0x2500    MOVS	R5, #0
0x4060	0xB26D    SXTB	R5, R5
0x4062	0x4C1E    LDR	R4, [PC, #120]
0x4064	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x4066	0xF640400C  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x406A	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x406E	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x4072	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x4076	0xF04F0241  MOV	R2, #65
0x407A	0xB289    UXTH	R1, R1
0x407C	0xF7FCFCE4  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x4080	0xF640400C  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x4084	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x4088	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x408C	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x4090	0xF04F0241  MOV	R2, #65
0x4094	0xB289    UXTH	R1, R1
0x4096	0xF7FCFCD7  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x409A	0xF2403584  MOVW	R5, #900
0x409E	0xB22D    SXTH	R5, R5
0x40A0	0x4C0F    LDR	R4, [PC, #60]
0x40A2	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x40A4	0x4C0F    LDR	R4, [PC, #60]
0x40A6	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x40AA	0x4C0F    LDR	R4, [PC, #60]
0x40AC	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x40B0	0xF89D5004  LDRB	R5, [SP, #4]
0x40B4	0x4C0D    LDR	R4, [PC, #52]
0x40B6	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x40B8	0xF89D5008  LDRB	R5, [SP, #8]
0x40BC	0x4C0C    LDR	R4, [PC, #48]
0x40BE	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x40C0	0x2500    MOVS	R5, #0
0x40C2	0x4C0C    LDR	R4, [PC, #48]
0x40C4	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x40C6	0x2500    MOVS	R5, #0
0x40C8	0x4C0B    LDR	R4, [PC, #44]
0x40CA	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x40CC	0xF8DDE000  LDR	LR, [SP, #0]
0x40D0	0xB003    ADD	SP, SP, #12
0x40D2	0x4770    BX	LR
0x40D4	0x00140008  	#524308
0x40D8	0x81A04221  	DriveX_Right+0
0x40DC	0x81A44221  	DriveY_Up+0
0x40E0	0x01E02000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x40E4	0x01E22000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x40E8	0x01E42000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x40EC	0x01D72000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x40F0	0x01E62000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x40F4	0x01E82000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x40F8	0x01EA2000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x4000	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x4002	0x4902    LDR	R1, [PC, #8]
0x4004	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x4006	0xB001    ADD	SP, SP, #4
0x4008	0x4770    BX	LR
0x400A	0xBF00    NOP
0x400C	0x01E02000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x478C	0xB084    SUB	SP, SP, #16
0x478E	0xF8CDE000  STR	LR, [SP, #0]
0x4792	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x4796	0x2200    MOVS	R2, #0
0x4798	0xB252    SXTB	R2, R2
0x479A	0x491A    LDR	R1, [PC, #104]
0x479C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x479E	0xF7FFF94F  BL	__Lib_TFT_Is_SSD1963_Set+0
0x47A2	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x47A4	0x4918    LDR	R1, [PC, #96]
0x47A6	0x8809    LDRH	R1, [R1, #0]
0x47A8	0x1E4C    SUBS	R4, R1, #1
0x47AA	0x4918    LDR	R1, [PC, #96]
0x47AC	0x8809    LDRH	R1, [R1, #0]
0x47AE	0x1E49    SUBS	R1, R1, #1
0x47B0	0xB2A3    UXTH	R3, R4
0x47B2	0xB28A    UXTH	R2, R1
0x47B4	0x2100    MOVS	R1, #0
0x47B6	0x2000    MOVS	R0, #0
0x47B8	0x4C15    LDR	R4, [PC, #84]
0x47BA	0x6824    LDR	R4, [R4, #0]
0x47BC	0x47A0    BLX	R4
0x47BE	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x47C0	0x2100    MOVS	R1, #0
0x47C2	0x2000    MOVS	R0, #0
0x47C4	0x4C13    LDR	R4, [PC, #76]
0x47C6	0x6824    LDR	R4, [R4, #0]
0x47C8	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x47CA	0x4910    LDR	R1, [PC, #64]
0x47CC	0x880A    LDRH	R2, [R1, #0]
0x47CE	0x490E    LDR	R1, [PC, #56]
0x47D0	0x8809    LDRH	R1, [R1, #0]
0x47D2	0x4351    MULS	R1, R2, R1
0x47D4	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x47D6	0x2100    MOVS	R1, #0
0x47D8	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x47DA	0x9A02    LDR	R2, [SP, #8]
0x47DC	0x9901    LDR	R1, [SP, #4]
0x47DE	0x4291    CMP	R1, R2
0x47E0	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x47E2	0xF8BD000C  LDRH	R0, [SP, #12]
0x47E6	0x4C0C    LDR	R4, [PC, #48]
0x47E8	0x6824    LDR	R4, [R4, #0]
0x47EA	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x47EC	0x9901    LDR	R1, [SP, #4]
0x47EE	0x1C49    ADDS	R1, R1, #1
0x47F0	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x47F2	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x47F4	0x2201    MOVS	R2, #1
0x47F6	0xB252    SXTB	R2, R2
0x47F8	0x4902    LDR	R1, [PC, #8]
0x47FA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x47FC	0xF8DDE000  LDR	LR, [SP, #0]
0x4800	0xB004    ADD	SP, SP, #16
0x4802	0x4770    BX	LR
0x4804	0x01BC4223  	TFT_CS+0
0x4808	0x01B82000  	_TFT_DISP_HEIGHT+0
0x480C	0x01B62000  	_TFT_DISP_WIDTH+0
0x4810	0x01BC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x4814	0x01C02000  	_TFT_Set_Address_Ptr+0
0x4818	0x01C42000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x3C30	0xB083    SUB	SP, SP, #12
0x3C32	0xF8CDE000  STR	LR, [SP, #0]
0x3C36	0xB29E    UXTH	R6, R3
0x3C38	0xB293    UXTH	R3, R2
0x3C3A	0xB28A    UXTH	R2, R1
0x3C3C	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x3C3E	0x4C49    LDR	R4, [PC, #292]
0x3C40	0x8824    LDRH	R4, [R4, #0]
0x3C42	0xF5B47FF0  CMP	R4, #480
0x3C46	0xD805    BHI	L__TFT_Set_Address_SSD1963II278
0x3C48	0x4C47    LDR	R4, [PC, #284]
0x3C4A	0x8824    LDRH	R4, [R4, #0]
0x3C4C	0xF5B47FF0  CMP	R4, #480
0x3C50	0xD800    BHI	L__TFT_Set_Address_SSD1963II277
0x3C52	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II278:
L__TFT_Set_Address_SSD1963II277:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x3C54	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x3C58	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x3C5C	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x3C5E	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x3C62	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x3C66	0x4C41    LDR	R4, [PC, #260]
0x3C68	0x7824    LDRB	R4, [R4, #0]
0x3C6A	0x2C5A    CMP	R4, #90
0x3C6C	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x3C6E	0xF7FCFE29  BL	_Is_TFT_Rotated_180+0
0x3C72	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x3C74	0xF1A80501  SUB	R5, R8, #1
0x3C78	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x3C7A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x3C7C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x3C80	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x3C82	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x3C86	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x3C8A	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x3C8E	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3C90	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x3C94	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x3C98	0x1E7D    SUBS	R5, R7, #1
0x3C9A	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x3C9C	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x3C9E	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x3CA2	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x3CA4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x3CA8	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3CAA	0xF7FCFE0B  BL	_Is_TFT_Rotated_180+0
0x3CAE	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x3CB0	0xF1A80501  SUB	R5, R8, #1
0x3CB4	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x3CB6	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x3CB8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x3CBC	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x3CBE	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x3CC2	0x1E7D    SUBS	R5, R7, #1
0x3CC4	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x3CC6	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x3CC8	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x3CCC	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x3CCE	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x3CD2	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3CD4	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x3CD8	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x3CDC	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x3CE0	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x3CE4	0x202A    MOVS	R0, #42
0x3CE6	0x4C22    LDR	R4, [PC, #136]
0x3CE8	0x6824    LDR	R4, [R4, #0]
0x3CEA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x3CEC	0xF8BD4004  LDRH	R4, [SP, #4]
0x3CF0	0x0A24    LSRS	R4, R4, #8
0x3CF2	0xB2E0    UXTB	R0, R4
0x3CF4	0x4C1F    LDR	R4, [PC, #124]
0x3CF6	0x6824    LDR	R4, [R4, #0]
0x3CF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x3CFA	0xF8BD0004  LDRH	R0, [SP, #4]
0x3CFE	0x4C1D    LDR	R4, [PC, #116]
0x3D00	0x6824    LDR	R4, [R4, #0]
0x3D02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x3D04	0xF8BD4006  LDRH	R4, [SP, #6]
0x3D08	0x0A24    LSRS	R4, R4, #8
0x3D0A	0xB2E0    UXTB	R0, R4
0x3D0C	0x4C19    LDR	R4, [PC, #100]
0x3D0E	0x6824    LDR	R4, [R4, #0]
0x3D10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x3D12	0xF8BD0006  LDRH	R0, [SP, #6]
0x3D16	0x4C17    LDR	R4, [PC, #92]
0x3D18	0x6824    LDR	R4, [R4, #0]
0x3D1A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x3D1C	0x202B    MOVS	R0, #43
0x3D1E	0x4C14    LDR	R4, [PC, #80]
0x3D20	0x6824    LDR	R4, [R4, #0]
0x3D22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x3D24	0xF8BD4008  LDRH	R4, [SP, #8]
0x3D28	0x0A24    LSRS	R4, R4, #8
0x3D2A	0xB2E0    UXTB	R0, R4
0x3D2C	0x4C11    LDR	R4, [PC, #68]
0x3D2E	0x6824    LDR	R4, [R4, #0]
0x3D30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x3D32	0xF8BD0008  LDRH	R0, [SP, #8]
0x3D36	0x4C0F    LDR	R4, [PC, #60]
0x3D38	0x6824    LDR	R4, [R4, #0]
0x3D3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x3D3C	0xF8BD400A  LDRH	R4, [SP, #10]
0x3D40	0x0A24    LSRS	R4, R4, #8
0x3D42	0xB2E0    UXTB	R0, R4
0x3D44	0x4C0B    LDR	R4, [PC, #44]
0x3D46	0x6824    LDR	R4, [R4, #0]
0x3D48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x3D4A	0xF8BD000A  LDRH	R0, [SP, #10]
0x3D4E	0x4C09    LDR	R4, [PC, #36]
0x3D50	0x6824    LDR	R4, [R4, #0]
0x3D52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x3D54	0x202C    MOVS	R0, #44
0x3D56	0x4C06    LDR	R4, [PC, #24]
0x3D58	0x6824    LDR	R4, [R4, #0]
0x3D5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x3D5C	0xF8DDE000  LDR	LR, [SP, #0]
0x3D60	0xB003    ADD	SP, SP, #12
0x3D62	0x4770    BX	LR
0x3D64	0x01B62000  	_TFT_DISP_WIDTH+0
0x3D68	0x01B82000  	_TFT_DISP_HEIGHT+0
0x3D6C	0x003F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3D70	0x01D82000  	_TFT_Set_Index_Ptr+0
0x3D74	0x01DC2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2777 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x3AC8	0xB083    SUB	SP, SP, #12
0x3ACA	0xF8CDE000  STR	LR, [SP, #0]
0x3ACE	0xB29E    UXTH	R6, R3
0x3AD0	0xB293    UXTH	R3, R2
0x3AD2	0xB28A    UXTH	R2, R1
0x3AD4	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2782 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x3AD6	0x4C51    LDR	R4, [PC, #324]
0x3AD8	0x8824    LDRH	R4, [R4, #0]
0x3ADA	0xF5B47FF0  CMP	R4, #480
0x3ADE	0xD805    BHI	L__TFT_Set_Address_SSD1963I282
0x3AE0	0x4C4F    LDR	R4, [PC, #316]
0x3AE2	0x8824    LDRH	R4, [R4, #0]
0x3AE4	0xF5B47FF0  CMP	R4, #480
0x3AE8	0xD800    BHI	L__TFT_Set_Address_SSD1963I281
0x3AEA	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I282:
L__TFT_Set_Address_SSD1963I281:
;__Lib_TFT_Defs.c, 2783 :: 		_width = 800;
; _width start address is: 32 (R8)
0x3AEC	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2784 :: 		_height = 480;
; _height start address is: 28 (R7)
0x3AF0	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2785 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x3AF4	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2786 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x3AF6	0x4C49    LDR	R4, [PC, #292]
0x3AF8	0x8824    LDRH	R4, [R4, #0]
0x3AFA	0xF5B47FA0  CMP	R4, #320
0x3AFE	0xD805    BHI	L__TFT_Set_Address_SSD1963I284
0x3B00	0x4C47    LDR	R4, [PC, #284]
0x3B02	0x8824    LDRH	R4, [R4, #0]
0x3B04	0xF5B47FA0  CMP	R4, #320
0x3B08	0xD800    BHI	L__TFT_Set_Address_SSD1963I283
0x3B0A	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I284:
L__TFT_Set_Address_SSD1963I283:
;__Lib_TFT_Defs.c, 2787 :: 		_width = 480;
; _width start address is: 32 (R8)
0x3B0C	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2788 :: 		_height = 272;
; _height start address is: 28 (R7)
0x3B10	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2789 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x3B14	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2791 :: 		_width = 320;
; _width start address is: 32 (R8)
0x3B16	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2792 :: 		_height = 240;
; _height start address is: 28 (R7)
0x3B1A	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2793 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2795 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x3B1C	0x4C41    LDR	R4, [PC, #260]
0x3B1E	0x7824    LDRB	R4, [R4, #0]
0x3B20	0x2C5A    CMP	R4, #90
0x3B22	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2796 :: 		if (Is_TFT_Rotated_180()) {
0x3B24	0xF7FCFECE  BL	_Is_TFT_Rotated_180+0
0x3B28	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2797 :: 		s_col = y1;
0x3B2A	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2798 :: 		e_col = y2;
0x3B2E	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2799 :: 		s_page = (_height - 1) - x2;
0x3B32	0x1E7D    SUBS	R5, R7, #1
0x3B34	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x3B36	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x3B38	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2800 :: 		e_page = (_height - 1) - x1;
0x3B3C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x3B3E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2801 :: 		} else {
0x3B42	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2802 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3B44	0xF1A80501  SUB	R5, R8, #1
0x3B48	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x3B4A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x3B4C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2803 :: 		e_col = (_width - 1) - y1;
0x3B50	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x3B52	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2804 :: 		s_page = x1;
0x3B56	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2805 :: 		e_page = x2;
0x3B5A	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2806 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2807 :: 		} else {
0x3B5E	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2808 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3B60	0xF7FCFEB0  BL	_Is_TFT_Rotated_180+0
0x3B64	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2809 :: 		s_col = x1;
0x3B66	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2810 :: 		e_col = x2;
0x3B6A	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2811 :: 		s_page = y1;
0x3B6E	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2812 :: 		e_page = y2;
0x3B72	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2813 :: 		} else {
0x3B76	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2814 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3B78	0xF1A80501  SUB	R5, R8, #1
0x3B7C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x3B7E	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x3B80	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2815 :: 		e_col = (_width - 1) - x1;
0x3B84	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x3B86	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2816 :: 		s_page = (_height - 1) - y2;
0x3B8A	0x1E7D    SUBS	R5, R7, #1
0x3B8C	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x3B8E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x3B90	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2817 :: 		e_page = (_height - 1) - y1;
0x3B94	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x3B96	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2819 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x3B9A	0x202A    MOVS	R0, #42
0x3B9C	0x4C22    LDR	R4, [PC, #136]
0x3B9E	0x6824    LDR	R4, [R4, #0]
0x3BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x3BA2	0xF8BD4004  LDRH	R4, [SP, #4]
0x3BA6	0x0A24    LSRS	R4, R4, #8
0x3BA8	0xB2E0    UXTB	R0, R4
0x3BAA	0x4C20    LDR	R4, [PC, #128]
0x3BAC	0x6824    LDR	R4, [R4, #0]
0x3BAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr(s_col);
0x3BB0	0xF8BD0004  LDRH	R0, [SP, #4]
0x3BB4	0x4C1D    LDR	R4, [PC, #116]
0x3BB6	0x6824    LDR	R4, [R4, #0]
0x3BB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x3BBA	0xF8BD4006  LDRH	R4, [SP, #6]
0x3BBE	0x0A24    LSRS	R4, R4, #8
0x3BC0	0xB2E0    UXTB	R0, R4
0x3BC2	0x4C1A    LDR	R4, [PC, #104]
0x3BC4	0x6824    LDR	R4, [R4, #0]
0x3BC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2824 :: 		TFT_Write_Command_Ptr(e_col);
0x3BC8	0xF8BD0006  LDRH	R0, [SP, #6]
0x3BCC	0x4C17    LDR	R4, [PC, #92]
0x3BCE	0x6824    LDR	R4, [R4, #0]
0x3BD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x3BD2	0x202B    MOVS	R0, #43
0x3BD4	0x4C14    LDR	R4, [PC, #80]
0x3BD6	0x6824    LDR	R4, [R4, #0]
0x3BD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x3BDA	0xF8BD4008  LDRH	R4, [SP, #8]
0x3BDE	0x0A24    LSRS	R4, R4, #8
0x3BE0	0xB2E0    UXTB	R0, R4
0x3BE2	0x4C12    LDR	R4, [PC, #72]
0x3BE4	0x6824    LDR	R4, [R4, #0]
0x3BE6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr(s_page);
0x3BE8	0xF8BD0008  LDRH	R0, [SP, #8]
0x3BEC	0x4C0F    LDR	R4, [PC, #60]
0x3BEE	0x6824    LDR	R4, [R4, #0]
0x3BF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x3BF2	0xF8BD400A  LDRH	R4, [SP, #10]
0x3BF6	0x0A24    LSRS	R4, R4, #8
0x3BF8	0xB2E0    UXTB	R0, R4
0x3BFA	0x4C0C    LDR	R4, [PC, #48]
0x3BFC	0x6824    LDR	R4, [R4, #0]
0x3BFE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Write_Command_Ptr(e_page);
0x3C00	0xF8BD000A  LDRH	R0, [SP, #10]
0x3C04	0x4C09    LDR	R4, [PC, #36]
0x3C06	0x6824    LDR	R4, [R4, #0]
0x3C08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		TFT_Set_Index_Ptr(0x2C);
0x3C0A	0x202C    MOVS	R0, #44
0x3C0C	0x4C06    LDR	R4, [PC, #24]
0x3C0E	0x6824    LDR	R4, [R4, #0]
0x3C10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2832 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x3C12	0xF8DDE000  LDR	LR, [SP, #0]
0x3C16	0xB003    ADD	SP, SP, #12
0x3C18	0x4770    BX	LR
0x3C1A	0xBF00    NOP
0x3C1C	0x01B62000  	_TFT_DISP_WIDTH+0
0x3C20	0x01B82000  	_TFT_DISP_HEIGHT+0
0x3C24	0x003F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3C28	0x01D82000  	_TFT_Set_Index_Ptr+0
0x3C2C	0x01DC2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x3A50	0xB083    SUB	SP, SP, #12
0x3A52	0xF8CDE000  STR	LR, [SP, #0]
0x3A56	0xF8AD0004  STRH	R0, [SP, #4]
0x3A5A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x3A5E	0x2002    MOVS	R0, #2
0x3A60	0x4C17    LDR	R4, [PC, #92]
0x3A62	0x6824    LDR	R4, [R4, #0]
0x3A64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x3A66	0xF8BD2004  LDRH	R2, [SP, #4]
0x3A6A	0x0A14    LSRS	R4, R2, #8
0x3A6C	0xB2E0    UXTB	R0, R4
0x3A6E	0x4C15    LDR	R4, [PC, #84]
0x3A70	0x6824    LDR	R4, [R4, #0]
0x3A72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x3A74	0x2003    MOVS	R0, #3
0x3A76	0x4C12    LDR	R4, [PC, #72]
0x3A78	0x6824    LDR	R4, [R4, #0]
0x3A7A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x3A7C	0xF8BD0004  LDRH	R0, [SP, #4]
0x3A80	0x4C10    LDR	R4, [PC, #64]
0x3A82	0x6824    LDR	R4, [R4, #0]
0x3A84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x3A86	0x2006    MOVS	R0, #6
0x3A88	0x4C0D    LDR	R4, [PC, #52]
0x3A8A	0x6824    LDR	R4, [R4, #0]
0x3A8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x3A8E	0xF8BD2008  LDRH	R2, [SP, #8]
0x3A92	0x0A14    LSRS	R4, R2, #8
0x3A94	0xB2E0    UXTB	R0, R4
0x3A96	0x4C0B    LDR	R4, [PC, #44]
0x3A98	0x6824    LDR	R4, [R4, #0]
0x3A9A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x3A9C	0x2007    MOVS	R0, #7
0x3A9E	0x4C08    LDR	R4, [PC, #32]
0x3AA0	0x6824    LDR	R4, [R4, #0]
0x3AA2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x3AA4	0xF8BD0008  LDRH	R0, [SP, #8]
0x3AA8	0x4C06    LDR	R4, [PC, #24]
0x3AAA	0x6824    LDR	R4, [R4, #0]
0x3AAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x3AAE	0x2022    MOVS	R0, #34
0x3AB0	0x4C03    LDR	R4, [PC, #12]
0x3AB2	0x6824    LDR	R4, [R4, #0]
0x3AB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x3AB6	0xF8DDE000  LDR	LR, [SP, #0]
0x3ABA	0xB003    ADD	SP, SP, #12
0x3ABC	0x4770    BX	LR
0x3ABE	0xBF00    NOP
0x3AC0	0x01D82000  	_TFT_Set_Index_Ptr+0
0x3AC4	0x01DC2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x3D78	0xB083    SUB	SP, SP, #12
0x3D7A	0xF8CDE000  STR	LR, [SP, #0]
0x3D7E	0xF8AD0004  STRH	R0, [SP, #4]
0x3D82	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x3D86	0x202A    MOVS	R0, #42
0x3D88	0x4C13    LDR	R4, [PC, #76]
0x3D8A	0x6824    LDR	R4, [R4, #0]
0x3D8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x3D8E	0xF8BD2004  LDRH	R2, [SP, #4]
0x3D92	0x0A14    LSRS	R4, R2, #8
0x3D94	0xB2E0    UXTB	R0, R4
0x3D96	0x4C11    LDR	R4, [PC, #68]
0x3D98	0x6824    LDR	R4, [R4, #0]
0x3D9A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x3D9C	0xF8BD0004  LDRH	R0, [SP, #4]
0x3DA0	0x4C0E    LDR	R4, [PC, #56]
0x3DA2	0x6824    LDR	R4, [R4, #0]
0x3DA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x3DA6	0x202B    MOVS	R0, #43
0x3DA8	0x4C0B    LDR	R4, [PC, #44]
0x3DAA	0x6824    LDR	R4, [R4, #0]
0x3DAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x3DAE	0xF8BD2008  LDRH	R2, [SP, #8]
0x3DB2	0x0A14    LSRS	R4, R2, #8
0x3DB4	0xB2E0    UXTB	R0, R4
0x3DB6	0x4C09    LDR	R4, [PC, #36]
0x3DB8	0x6824    LDR	R4, [R4, #0]
0x3DBA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x3DBC	0xF8BD0008  LDRH	R0, [SP, #8]
0x3DC0	0x4C06    LDR	R4, [PC, #24]
0x3DC2	0x6824    LDR	R4, [R4, #0]
0x3DC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x3DC6	0x202C    MOVS	R0, #44
0x3DC8	0x4C03    LDR	R4, [PC, #12]
0x3DCA	0x6824    LDR	R4, [R4, #0]
0x3DCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x3DCE	0xF8DDE000  LDR	LR, [SP, #0]
0x3DD2	0xB003    ADD	SP, SP, #12
0x3DD4	0x4770    BX	LR
0x3DD6	0xBF00    NOP
0x3DD8	0x01D82000  	_TFT_Set_Index_Ptr+0
0x3DDC	0x01DC2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x3EB0	0xB083    SUB	SP, SP, #12
0x3EB2	0xF8CDE000  STR	LR, [SP, #0]
0x3EB6	0xF8AD0004  STRH	R0, [SP, #4]
0x3EBA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x3EBE	0x4A2E    LDR	R2, [PC, #184]
0x3EC0	0x7812    LDRB	R2, [R2, #0]
0x3EC2	0x2A5A    CMP	R2, #90
0x3EC4	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x3EC6	0x2002    MOVS	R0, #2
0x3EC8	0x4C2C    LDR	R4, [PC, #176]
0x3ECA	0x6824    LDR	R4, [R4, #0]
0x3ECC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x3ECE	0xF8BD2004  LDRH	R2, [SP, #4]
0x3ED2	0x0A14    LSRS	R4, R2, #8
0x3ED4	0xB2E0    UXTB	R0, R4
0x3ED6	0x4C2A    LDR	R4, [PC, #168]
0x3ED8	0x6824    LDR	R4, [R4, #0]
0x3EDA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x3EDC	0x2003    MOVS	R0, #3
0x3EDE	0x4C27    LDR	R4, [PC, #156]
0x3EE0	0x6824    LDR	R4, [R4, #0]
0x3EE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x3EE4	0xF8BD0004  LDRH	R0, [SP, #4]
0x3EE8	0x4C25    LDR	R4, [PC, #148]
0x3EEA	0x6824    LDR	R4, [R4, #0]
0x3EEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x3EEE	0x2006    MOVS	R0, #6
0x3EF0	0x4C22    LDR	R4, [PC, #136]
0x3EF2	0x6824    LDR	R4, [R4, #0]
0x3EF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x3EF6	0xF8BD2008  LDRH	R2, [SP, #8]
0x3EFA	0x0A14    LSRS	R4, R2, #8
0x3EFC	0xB2E0    UXTB	R0, R4
0x3EFE	0x4C20    LDR	R4, [PC, #128]
0x3F00	0x6824    LDR	R4, [R4, #0]
0x3F02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x3F04	0x2007    MOVS	R0, #7
0x3F06	0x4C1D    LDR	R4, [PC, #116]
0x3F08	0x6824    LDR	R4, [R4, #0]
0x3F0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x3F0C	0xF8BD0008  LDRH	R0, [SP, #8]
0x3F10	0x4C1B    LDR	R4, [PC, #108]
0x3F12	0x6824    LDR	R4, [R4, #0]
0x3F14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x3F16	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x3F18	0x2002    MOVS	R0, #2
0x3F1A	0x4C18    LDR	R4, [PC, #96]
0x3F1C	0x6824    LDR	R4, [R4, #0]
0x3F1E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x3F20	0xF8BD2008  LDRH	R2, [SP, #8]
0x3F24	0x0A14    LSRS	R4, R2, #8
0x3F26	0xB2E0    UXTB	R0, R4
0x3F28	0x4C15    LDR	R4, [PC, #84]
0x3F2A	0x6824    LDR	R4, [R4, #0]
0x3F2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x3F2E	0x2003    MOVS	R0, #3
0x3F30	0x4C12    LDR	R4, [PC, #72]
0x3F32	0x6824    LDR	R4, [R4, #0]
0x3F34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x3F36	0xF8BD0008  LDRH	R0, [SP, #8]
0x3F3A	0x4C11    LDR	R4, [PC, #68]
0x3F3C	0x6824    LDR	R4, [R4, #0]
0x3F3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x3F40	0x2006    MOVS	R0, #6
0x3F42	0x4C0E    LDR	R4, [PC, #56]
0x3F44	0x6824    LDR	R4, [R4, #0]
0x3F46	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x3F48	0xF8BD2004  LDRH	R2, [SP, #4]
0x3F4C	0x0A14    LSRS	R4, R2, #8
0x3F4E	0xB2E0    UXTB	R0, R4
0x3F50	0x4C0B    LDR	R4, [PC, #44]
0x3F52	0x6824    LDR	R4, [R4, #0]
0x3F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x3F56	0x2007    MOVS	R0, #7
0x3F58	0x4C08    LDR	R4, [PC, #32]
0x3F5A	0x6824    LDR	R4, [R4, #0]
0x3F5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x3F5E	0xF8BD0004  LDRH	R0, [SP, #4]
0x3F62	0x4C07    LDR	R4, [PC, #28]
0x3F64	0x6824    LDR	R4, [R4, #0]
0x3F66	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x3F68	0x2022    MOVS	R0, #34
0x3F6A	0x4C04    LDR	R4, [PC, #16]
0x3F6C	0x6824    LDR	R4, [R4, #0]
0x3F6E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x3F70	0xF8DDE000  LDR	LR, [SP, #0]
0x3F74	0xB003    ADD	SP, SP, #12
0x3F76	0x4770    BX	LR
0x3F78	0x003F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3F7C	0x01D82000  	_TFT_Set_Index_Ptr+0
0x3F80	0x01DC2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x3E48	0xB083    SUB	SP, SP, #12
0x3E4A	0xF8CDE000  STR	LR, [SP, #0]
0x3E4E	0xF8AD0004  STRH	R0, [SP, #4]
0x3E52	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x3E56	0x202A    MOVS	R0, #42
0x3E58	0x4C13    LDR	R4, [PC, #76]
0x3E5A	0x6824    LDR	R4, [R4, #0]
0x3E5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x3E5E	0xF8BD2004  LDRH	R2, [SP, #4]
0x3E62	0x0A14    LSRS	R4, R2, #8
0x3E64	0xB2E0    UXTB	R0, R4
0x3E66	0x4C11    LDR	R4, [PC, #68]
0x3E68	0x6824    LDR	R4, [R4, #0]
0x3E6A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x3E6C	0xF8BD0004  LDRH	R0, [SP, #4]
0x3E70	0x4C0E    LDR	R4, [PC, #56]
0x3E72	0x6824    LDR	R4, [R4, #0]
0x3E74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x3E76	0x202B    MOVS	R0, #43
0x3E78	0x4C0B    LDR	R4, [PC, #44]
0x3E7A	0x6824    LDR	R4, [R4, #0]
0x3E7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x3E7E	0xF8BD2008  LDRH	R2, [SP, #8]
0x3E82	0x0A14    LSRS	R4, R2, #8
0x3E84	0xB2E0    UXTB	R0, R4
0x3E86	0x4C09    LDR	R4, [PC, #36]
0x3E88	0x6824    LDR	R4, [R4, #0]
0x3E8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x3E8C	0xF8BD0008  LDRH	R0, [SP, #8]
0x3E90	0x4C06    LDR	R4, [PC, #24]
0x3E92	0x6824    LDR	R4, [R4, #0]
0x3E94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x3E96	0x202C    MOVS	R0, #44
0x3E98	0x4C03    LDR	R4, [PC, #12]
0x3E9A	0x6824    LDR	R4, [R4, #0]
0x3E9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x3E9E	0xF8DDE000  LDR	LR, [SP, #0]
0x3EA2	0xB003    ADD	SP, SP, #12
0x3EA4	0x4770    BX	LR
0x3EA6	0xBF00    NOP
0x3EA8	0x01D82000  	_TFT_Set_Index_Ptr+0
0x3EAC	0x01DC2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x3DE0	0xB083    SUB	SP, SP, #12
0x3DE2	0xF8CDE000  STR	LR, [SP, #0]
0x3DE6	0xF8AD0004  STRH	R0, [SP, #4]
0x3DEA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x3DEE	0x202A    MOVS	R0, #42
0x3DF0	0x4C13    LDR	R4, [PC, #76]
0x3DF2	0x6824    LDR	R4, [R4, #0]
0x3DF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x3DF6	0xF8BD2004  LDRH	R2, [SP, #4]
0x3DFA	0x0A14    LSRS	R4, R2, #8
0x3DFC	0xB2E0    UXTB	R0, R4
0x3DFE	0x4C11    LDR	R4, [PC, #68]
0x3E00	0x6824    LDR	R4, [R4, #0]
0x3E02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x3E04	0xF8BD0004  LDRH	R0, [SP, #4]
0x3E08	0x4C0E    LDR	R4, [PC, #56]
0x3E0A	0x6824    LDR	R4, [R4, #0]
0x3E0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x3E0E	0x202B    MOVS	R0, #43
0x3E10	0x4C0B    LDR	R4, [PC, #44]
0x3E12	0x6824    LDR	R4, [R4, #0]
0x3E14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x3E16	0xF8BD2008  LDRH	R2, [SP, #8]
0x3E1A	0x0A14    LSRS	R4, R2, #8
0x3E1C	0xB2E0    UXTB	R0, R4
0x3E1E	0x4C09    LDR	R4, [PC, #36]
0x3E20	0x6824    LDR	R4, [R4, #0]
0x3E22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x3E24	0xF8BD0008  LDRH	R0, [SP, #8]
0x3E28	0x4C06    LDR	R4, [PC, #24]
0x3E2A	0x6824    LDR	R4, [R4, #0]
0x3E2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x3E2E	0x202C    MOVS	R0, #44
0x3E30	0x4C03    LDR	R4, [PC, #12]
0x3E32	0x6824    LDR	R4, [R4, #0]
0x3E34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x3E36	0xF8DDE000  LDR	LR, [SP, #0]
0x3E3A	0xB003    ADD	SP, SP, #12
0x3E3C	0x4770    BX	LR
0x3E3E	0xBF00    NOP
0x3E40	0x01D82000  	_TFT_Set_Index_Ptr+0
0x3E44	0x01DC2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x41D8	0xB083    SUB	SP, SP, #12
0x41DA	0xF8CDE000  STR	LR, [SP, #0]
0x41DE	0xF8AD0004  STRH	R0, [SP, #4]
0x41E2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x41E6	0x202A    MOVS	R0, #42
0x41E8	0x4C13    LDR	R4, [PC, #76]
0x41EA	0x6824    LDR	R4, [R4, #0]
0x41EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x41EE	0xF8BD2004  LDRH	R2, [SP, #4]
0x41F2	0x0A14    LSRS	R4, R2, #8
0x41F4	0xB2E0    UXTB	R0, R4
0x41F6	0x4C11    LDR	R4, [PC, #68]
0x41F8	0x6824    LDR	R4, [R4, #0]
0x41FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x41FC	0xF8BD0004  LDRH	R0, [SP, #4]
0x4200	0x4C0E    LDR	R4, [PC, #56]
0x4202	0x6824    LDR	R4, [R4, #0]
0x4204	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x4206	0x202B    MOVS	R0, #43
0x4208	0x4C0B    LDR	R4, [PC, #44]
0x420A	0x6824    LDR	R4, [R4, #0]
0x420C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x420E	0xF8BD2008  LDRH	R2, [SP, #8]
0x4212	0x0A14    LSRS	R4, R2, #8
0x4214	0xB2E0    UXTB	R0, R4
0x4216	0x4C09    LDR	R4, [PC, #36]
0x4218	0x6824    LDR	R4, [R4, #0]
0x421A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x421C	0xF8BD0008  LDRH	R0, [SP, #8]
0x4220	0x4C06    LDR	R4, [PC, #24]
0x4222	0x6824    LDR	R4, [R4, #0]
0x4224	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x4226	0x202C    MOVS	R0, #44
0x4228	0x4C03    LDR	R4, [PC, #12]
0x422A	0x6824    LDR	R4, [R4, #0]
0x422C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x422E	0xF8DDE000  LDR	LR, [SP, #0]
0x4232	0xB003    ADD	SP, SP, #12
0x4234	0x4770    BX	LR
0x4236	0xBF00    NOP
0x4238	0x01D82000  	_TFT_Set_Index_Ptr+0
0x423C	0x01DC2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x432C	0xB083    SUB	SP, SP, #12
0x432E	0xF8CDE000  STR	LR, [SP, #0]
0x4332	0xF8AD0004  STRH	R0, [SP, #4]
0x4336	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x433A	0x202A    MOVS	R0, #42
0x433C	0x4C13    LDR	R4, [PC, #76]
0x433E	0x6824    LDR	R4, [R4, #0]
0x4340	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x4342	0xF8BD2004  LDRH	R2, [SP, #4]
0x4346	0x0A14    LSRS	R4, R2, #8
0x4348	0xB2E0    UXTB	R0, R4
0x434A	0x4C11    LDR	R4, [PC, #68]
0x434C	0x6824    LDR	R4, [R4, #0]
0x434E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x4350	0xF8BD0004  LDRH	R0, [SP, #4]
0x4354	0x4C0E    LDR	R4, [PC, #56]
0x4356	0x6824    LDR	R4, [R4, #0]
0x4358	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x435A	0x202B    MOVS	R0, #43
0x435C	0x4C0B    LDR	R4, [PC, #44]
0x435E	0x6824    LDR	R4, [R4, #0]
0x4360	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x4362	0xF8BD2008  LDRH	R2, [SP, #8]
0x4366	0x0A14    LSRS	R4, R2, #8
0x4368	0xB2E0    UXTB	R0, R4
0x436A	0x4C09    LDR	R4, [PC, #36]
0x436C	0x6824    LDR	R4, [R4, #0]
0x436E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x4370	0xF8BD0008  LDRH	R0, [SP, #8]
0x4374	0x4C06    LDR	R4, [PC, #24]
0x4376	0x6824    LDR	R4, [R4, #0]
0x4378	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x437A	0x202C    MOVS	R0, #44
0x437C	0x4C03    LDR	R4, [PC, #12]
0x437E	0x6824    LDR	R4, [R4, #0]
0x4380	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x4382	0xF8DDE000  LDR	LR, [SP, #0]
0x4386	0xB003    ADD	SP, SP, #12
0x4388	0x4770    BX	LR
0x438A	0xBF00    NOP
0x438C	0x01D82000  	_TFT_Set_Index_Ptr+0
0x4390	0x01DC2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x4240	0xB082    SUB	SP, SP, #8
0x4242	0xF8CDE000  STR	LR, [SP, #0]
0x4246	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x424A	0x2201    MOVS	R2, #1
0x424C	0xB252    SXTB	R2, R2
0x424E	0x4911    LDR	R1, [PC, #68]
0x4250	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x4252	0xA901    ADD	R1, SP, #4
0x4254	0x1C49    ADDS	R1, R1, #1
0x4256	0x7809    LDRB	R1, [R1, #0]
0x4258	0xB2C8    UXTB	R0, R1
0x425A	0xF7FBFF87  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x425E	0x2200    MOVS	R2, #0
0x4260	0xB252    SXTB	R2, R2
0x4262	0x490D    LDR	R1, [PC, #52]
0x4264	0x600A    STR	R2, [R1, #0]
0x4266	0xBF00    NOP
0x4268	0x2201    MOVS	R2, #1
0x426A	0xB252    SXTB	R2, R2
0x426C	0x490A    LDR	R1, [PC, #40]
0x426E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x4270	0xA901    ADD	R1, SP, #4
0x4272	0x7809    LDRB	R1, [R1, #0]
0x4274	0xB2C8    UXTB	R0, R1
0x4276	0xF7FBFF79  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x427A	0x2200    MOVS	R2, #0
0x427C	0xB252    SXTB	R2, R2
0x427E	0x4906    LDR	R1, [PC, #24]
0x4280	0x600A    STR	R2, [R1, #0]
0x4282	0xBF00    NOP
0x4284	0x2201    MOVS	R2, #1
0x4286	0xB252    SXTB	R2, R2
0x4288	0x4903    LDR	R1, [PC, #12]
0x428A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x428C	0xF8DDE000  LDR	LR, [SP, #0]
0x4290	0xB002    ADD	SP, SP, #8
0x4292	0x4770    BX	LR
0x4294	0x01B04223  	TFT_RS+0
0x4298	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
0x429C	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x429E	0x2201    MOVS	R2, #1
0x42A0	0xB252    SXTB	R2, R2
0x42A2	0x4907    LDR	R1, [PC, #28]
0x42A4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x42A6	0x4907    LDR	R1, [PC, #28]
0x42A8	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x42AA	0x2200    MOVS	R2, #0
0x42AC	0xB252    SXTB	R2, R2
0x42AE	0x4906    LDR	R1, [PC, #24]
0x42B0	0x600A    STR	R2, [R1, #0]
0x42B2	0xBF00    NOP
0x42B4	0x2201    MOVS	R2, #1
0x42B6	0xB252    SXTB	R2, R2
0x42B8	0x4903    LDR	R1, [PC, #12]
0x42BA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x42BC	0xB001    ADD	SP, SP, #4
0x42BE	0x4770    BX	LR
0x42C0	0x01B04223  	TFT_RS+0
0x42C4	0x180C4001  	TFT_DataPort+0
0x42C8	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3789 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x42CC	0xB081    SUB	SP, SP, #4
0x42CE	0xF8CDE000  STR	LR, [SP, #0]
0x42D2	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3791 :: 		temp = (color>>11);
0x42D4	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x42D6	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3792 :: 		temp = (temp<<3);
0x42D8	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x42DA	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x42DC	0x09E1    LSRS	R1, R4, #7
0x42DE	0xB2C9    UXTB	R1, R1
0x42E0	0x2901    CMP	R1, #1
0x42E2	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data285
;__Lib_TFT_Defs.c, 3794 :: 		temp += 7;
0x42E4	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x42E6	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3795 :: 		}
0x42E8	0xE000    B	L_TFT_SSD1963_8bit_Write_Data255
L__TFT_SSD1963_8bit_Write_Data285:
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x42EA	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3795 :: 		}
L_TFT_SSD1963_8bit_Write_Data255:
;__Lib_TFT_Defs.c, 3796 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x42EC	0xF7FBFF6C  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3797 :: 		temp = (color>>5);
0x42F0	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x42F2	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3798 :: 		temp = (temp<<2);
0x42F4	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x42F6	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x42F8	0x09E1    LSRS	R1, R4, #7
0x42FA	0xB2C9    UXTB	R1, R1
0x42FC	0x2901    CMP	R1, #1
0x42FE	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data286
;__Lib_TFT_Defs.c, 3800 :: 		temp += 3;
0x4300	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x4302	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3801 :: 		}
0x4304	0xE000    B	L_TFT_SSD1963_8bit_Write_Data256
L__TFT_SSD1963_8bit_Write_Data286:
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x4306	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3801 :: 		}
L_TFT_SSD1963_8bit_Write_Data256:
;__Lib_TFT_Defs.c, 3802 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x4308	0xF7FBFF5E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3803 :: 		temp = (color<<3);
0x430C	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x430E	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x4310	0x09D9    LSRS	R1, R3, #7
0x4312	0xB2C9    UXTB	R1, R1
0x4314	0x2901    CMP	R1, #1
0x4316	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data287
;__Lib_TFT_Defs.c, 3805 :: 		temp += 7;
0x4318	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x431A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3806 :: 		}
0x431C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data287:
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x431E	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3806 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3807 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x4320	0xF7FBFF52  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3808 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x4324	0xF8DDE000  LDR	LR, [SP, #0]
0x4328	0xB001    ADD	SP, SP, #4
0x432A	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x3A40	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x3A42	0x4802    LDR	R0, [PC, #8]
0x3A44	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x3A46	0xB001    ADD	SP, SP, #4
0x3A48	0x4770    BX	LR
0x3A4A	0xBF00    NOP
0x3A4C	0x003E2000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
P7_final_project_driver_InitializeObjects:
;P7_final_project_driver.c, 92 :: 		static void InitializeObjects() {
0x4484	0xB081    SUB	SP, SP, #4
;P7_final_project_driver.c, 93 :: 		Screen1.Color                     = 0x5AEB;
0x4486	0xF64521EB  MOVW	R1, #23275
0x448A	0x4807    LDR	R0, [PC, #28]
0x448C	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 94 :: 		Screen1.Width                     = 320;
0x448E	0xF2401140  MOVW	R1, #320
0x4492	0x4806    LDR	R0, [PC, #24]
0x4494	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 95 :: 		Screen1.Height                    = 240;
0x4496	0x21F0    MOVS	R1, #240
0x4498	0x4805    LDR	R0, [PC, #20]
0x449A	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 96 :: 		Screen1.ObjectsCount              = 0;
0x449C	0x2100    MOVS	R1, #0
0x449E	0x4805    LDR	R0, [PC, #20]
0x44A0	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 98 :: 		}
L_end_InitializeObjects:
0x44A2	0xB001    ADD	SP, SP, #4
0x44A4	0x4770    BX	LR
0x44A6	0xBF00    NOP
0x44A8	0x004E2000  	_Screen1+0
0x44AC	0x00502000  	_Screen1+2
0x44B0	0x00522000  	_Screen1+4
0x44B4	0x00542000  	_Screen1+6
; end of P7_final_project_driver_InitializeObjects
_DrawScreen:
;P7_final_project_driver.c, 111 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x4510	0xB082    SUB	SP, SP, #8
0x4512	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;P7_final_project_driver.c, 115 :: 		object_pressed = 0;
0x4516	0x2200    MOVS	R2, #0
0x4518	0x4933    LDR	R1, [PC, #204]
0x451A	0x700A    STRB	R2, [R1, #0]
;P7_final_project_driver.c, 116 :: 		order = 0;
0x451C	0x2100    MOVS	R1, #0
0x451E	0xF8AD1004  STRH	R1, [SP, #4]
;P7_final_project_driver.c, 117 :: 		CurrentScreen = aScreen;
0x4522	0x4932    LDR	R1, [PC, #200]
0x4524	0x6008    STR	R0, [R1, #0]
;P7_final_project_driver.c, 119 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x4526	0x1C81    ADDS	R1, R0, #2
; aScreen end address is: 0 (R0)
0x4528	0x880A    LDRH	R2, [R1, #0]
0x452A	0x4931    LDR	R1, [PC, #196]
0x452C	0x8809    LDRH	R1, [R1, #0]
0x452E	0x4291    CMP	R1, R2
0x4530	0xD108    BNE	L__DrawScreen33
0x4532	0x492E    LDR	R1, [PC, #184]
0x4534	0x6809    LDR	R1, [R1, #0]
0x4536	0x1D09    ADDS	R1, R1, #4
0x4538	0x880A    LDRH	R2, [R1, #0]
0x453A	0x492E    LDR	R1, [PC, #184]
0x453C	0x8809    LDRH	R1, [R1, #0]
0x453E	0x4291    CMP	R1, R2
0x4540	0xD100    BNE	L__DrawScreen32
0x4542	0xE03E    B	L_DrawScreen12
L__DrawScreen33:
L__DrawScreen32:
;P7_final_project_driver.c, 120 :: 		save_bled = TFT_BLED;
0x4544	0x4A2C    LDR	R2, [PC, #176]
0x4546	0x6811    LDR	R1, [R2, #0]
0x4548	0xF88D1006  STRB	R1, [SP, #6]
;P7_final_project_driver.c, 121 :: 		TFT_BLED           = 0;
0x454C	0x2100    MOVS	R1, #0
0x454E	0xB249    SXTB	R1, R1
0x4550	0x6011    STR	R1, [R2, #0]
;P7_final_project_driver.c, 122 :: 		TFT_Init_ILI9341_8bit(CurrentScreen->Width, CurrentScreen->Height);
0x4552	0x4B26    LDR	R3, [PC, #152]
0x4554	0x6819    LDR	R1, [R3, #0]
0x4556	0x1D09    ADDS	R1, R1, #4
0x4558	0x8809    LDRH	R1, [R1, #0]
0x455A	0xB28A    UXTH	R2, R1
0x455C	0x4619    MOV	R1, R3
0x455E	0x6809    LDR	R1, [R1, #0]
0x4560	0x1C89    ADDS	R1, R1, #2
0x4562	0x8809    LDRH	R1, [R1, #0]
0x4564	0xB288    UXTH	R0, R1
0x4566	0xB291    UXTH	R1, R2
0x4568	0xF7FFFDC8  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 123 :: 		TP_TFT_Init(CurrentScreen->Width, CurrentScreen->Height, 8, 9);                                  // Initialize touch panel
0x456C	0x4B1F    LDR	R3, [PC, #124]
0x456E	0x6819    LDR	R1, [R3, #0]
0x4570	0x1D09    ADDS	R1, R1, #4
0x4572	0x8809    LDRH	R1, [R1, #0]
0x4574	0xB28A    UXTH	R2, R1
0x4576	0x4619    MOV	R1, R3
0x4578	0x6809    LDR	R1, [R1, #0]
0x457A	0x1C89    ADDS	R1, R1, #2
0x457C	0x8809    LDRH	R1, [R1, #0]
0x457E	0x2309    MOVS	R3, #9
0x4580	0xB288    UXTH	R0, R1
0x4582	0xB291    UXTH	R1, R2
0x4584	0x2208    MOVS	R2, #8
0x4586	0xF7FFFD43  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 124 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x458A	0xF24050DC  MOVW	R0, #1500
0x458E	0xB200    SXTH	R0, R0
0x4590	0xF7FFFD36  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 125 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x4594	0x4915    LDR	R1, [PC, #84]
0x4596	0x6809    LDR	R1, [R1, #0]
0x4598	0x8809    LDRH	R1, [R1, #0]
0x459A	0xB288    UXTH	R0, R1
0x459C	0xF000F8F6  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 126 :: 		display_width = CurrentScreen->Width;
0x45A0	0x4B12    LDR	R3, [PC, #72]
0x45A2	0x6819    LDR	R1, [R3, #0]
0x45A4	0x1C89    ADDS	R1, R1, #2
0x45A6	0x880A    LDRH	R2, [R1, #0]
0x45A8	0x4911    LDR	R1, [PC, #68]
0x45AA	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 127 :: 		display_height = CurrentScreen->Height;
0x45AC	0x4619    MOV	R1, R3
0x45AE	0x6809    LDR	R1, [R1, #0]
0x45B0	0x1D09    ADDS	R1, R1, #4
0x45B2	0x880A    LDRH	R2, [R1, #0]
0x45B4	0x490F    LDR	R1, [PC, #60]
0x45B6	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 128 :: 		TFT_BLED           = save_bled;
0x45B8	0xF89D2006  LDRB	R2, [SP, #6]
0x45BC	0x490E    LDR	R1, [PC, #56]
0x45BE	0x600A    STR	R2, [R1, #0]
;P7_final_project_driver.c, 129 :: 		}
0x45C0	0xE005    B	L_DrawScreen13
L_DrawScreen12:
;P7_final_project_driver.c, 131 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x45C2	0x490A    LDR	R1, [PC, #40]
0x45C4	0x6809    LDR	R1, [R1, #0]
0x45C6	0x8809    LDRH	R1, [R1, #0]
0x45C8	0xB288    UXTH	R0, R1
0x45CA	0xF000F8DF  BL	_TFT_Fill_Screen+0
L_DrawScreen13:
;P7_final_project_driver.c, 134 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen14:
0x45CE	0x4907    LDR	R1, [PC, #28]
0x45D0	0x6809    LDR	R1, [R1, #0]
0x45D2	0x1D89    ADDS	R1, R1, #6
0x45D4	0x880A    LDRH	R2, [R1, #0]
0x45D6	0xF8BD1004  LDRH	R1, [SP, #4]
0x45DA	0x4291    CMP	R1, R2
0x45DC	0xD200    BCS	L_DrawScreen15
;P7_final_project_driver.c, 135 :: 		}
0x45DE	0xE7F6    B	L_DrawScreen14
L_DrawScreen15:
;P7_final_project_driver.c, 136 :: 		}
L_end_DrawScreen:
0x45E0	0xF8DDE000  LDR	LR, [SP, #0]
0x45E4	0xB002    ADD	SP, SP, #8
0x45E6	0x4770    BX	LR
0x45E8	0x00582000  	_object_pressed+0
0x45EC	0x005C2000  	_CurrentScreen+0
0x45F0	0x004C2000  	_display_width+0
0x45F4	0x00562000  	_display_height+0
0x45F8	0x01A44223  	GPIOE_ODR+0
; end of _DrawScreen
_rand_num_gen:
;P7_final_project_main.c, 296 :: 		uint32_t rand_num_gen() {
0x4D04	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 297 :: 		uint32_t ret = 0;
;P7_final_project_main.c, 298 :: 		ret = TIM2_CNT % 100;
0x4D06	0x4804    LDR	R0, [PC, #16]
0x4D08	0x6802    LDR	R2, [R0, #0]
0x4D0A	0x2164    MOVS	R1, #100
0x4D0C	0xFBB2F0F1  UDIV	R0, R2, R1
0x4D10	0xFB012010  MLS	R0, R1, R0, R2
;P7_final_project_main.c, 299 :: 		return ret ;
;P7_final_project_main.c, 300 :: 		}
L_end_rand_num_gen:
0x4D14	0xB001    ADD	SP, SP, #4
0x4D16	0x4770    BX	LR
0x4D18	0x00244000  	TIM2_CNT+0
; end of _rand_num_gen
_debug:
;cp_const_def.h, 53 :: 		void debug(uint32_t value) {
; value start address is: 0 (R0)
0x4CA8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;cp_const_def.h, 54 :: 		Delay_ms(1);
0x4CAA	0xF64267DF  MOVW	R7, #11999
0x4CAE	0xF2C00700  MOVT	R7, #0
L_debug0:
0x4CB2	0x1E7F    SUBS	R7, R7, #1
0x4CB4	0xD1FD    BNE	L_debug0
0x4CB6	0xBF00    NOP
0x4CB8	0xBF00    NOP
0x4CBA	0xBF00    NOP
0x4CBC	0xBF00    NOP
0x4CBE	0xBF00    NOP
;cp_const_def.h, 55 :: 		USART1_DR = 0xD;
0x4CC0	0x220D    MOVS	R2, #13
0x4CC2	0x490F    LDR	R1, [PC, #60]
0x4CC4	0x600A    STR	R2, [R1, #0]
;cp_const_def.h, 56 :: 		Delay_ms(1);
0x4CC6	0xF64267DF  MOVW	R7, #11999
0x4CCA	0xF2C00700  MOVT	R7, #0
0x4CCE	0xBF00    NOP
0x4CD0	0xBF00    NOP
L_debug2:
0x4CD2	0x1E7F    SUBS	R7, R7, #1
0x4CD4	0xD1FD    BNE	L_debug2
0x4CD6	0xBF00    NOP
0x4CD8	0xBF00    NOP
0x4CDA	0xBF00    NOP
;cp_const_def.h, 57 :: 		USART1_DR=0xA;
0x4CDC	0x220A    MOVS	R2, #10
0x4CDE	0x4908    LDR	R1, [PC, #32]
0x4CE0	0x600A    STR	R2, [R1, #0]
;cp_const_def.h, 58 :: 		Delay_ms(1);
0x4CE2	0xF64267DF  MOVW	R7, #11999
0x4CE6	0xF2C00700  MOVT	R7, #0
L_debug4:
0x4CEA	0x1E7F    SUBS	R7, R7, #1
0x4CEC	0xD1FD    BNE	L_debug4
0x4CEE	0xBF00    NOP
0x4CF0	0xBF00    NOP
0x4CF2	0xBF00    NOP
0x4CF4	0xBF00    NOP
0x4CF6	0xBF00    NOP
;cp_const_def.h, 59 :: 		USART1_DR = value;
0x4CF8	0x4901    LDR	R1, [PC, #4]
0x4CFA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
;cp_const_def.h, 60 :: 		}
L_end_debug:
0x4CFC	0xB001    ADD	SP, SP, #4
0x4CFE	0x4770    BX	LR
0x4D00	0x38044001  	USART1_DR+0
; end of _debug
_load_snake_game:
;cp_game_ctl.h, 159 :: 		void load_snake_game() {
0x4BF8	0xB081    SUB	SP, SP, #4
0x4BFA	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 162 :: 		GAME_PHASE = PHASE1_READY;
0x4BFE	0x2101    MOVS	R1, #1
0x4C00	0x481F    LDR	R0, [PC, #124]
0x4C02	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 164 :: 		init_arr(&g_DS_BUFFER, MAX_BLOCK_COUNT);
0x4C04	0xF44F7196  MOV	R1, #300
0x4C08	0x481E    LDR	R0, [PC, #120]
0x4C0A	0xF7FFFBF5  BL	_init_arr+0
;cp_game_ctl.h, 168 :: 		set_cur_screen_run_flag(TRUE);
0x4C0E	0x2001    MOVS	R0, #1
0x4C10	0xF000F842  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 170 :: 		TFT_Fill_Screen(CL_BLACK);
0x4C14	0xF2400000  MOVW	R0, #0
0x4C18	0xF7FFFDB8  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 172 :: 		TFT_SET_Brush(1, CL_AQUA, 0, 0 , 0 ,0);
0x4C1C	0x2100    MOVS	R1, #0
0x4C1E	0x2000    MOVS	R0, #0
0x4C20	0xB402    PUSH	(R1)
0x4C22	0xB401    PUSH	(R0)
0x4C24	0x2300    MOVS	R3, #0
0x4C26	0x2200    MOVS	R2, #0
0x4C28	0xF64071FF  MOVW	R1, #4095
0x4C2C	0x2001    MOVS	R0, #1
0x4C2E	0xF7FCFECB  BL	_TFT_Set_Brush+0
0x4C32	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 173 :: 		set_brush_color(m_BLACK);
0x4C34	0x2000    MOVS	R0, #0
0x4C36	0xF7FFFDF1  BL	_set_brush_color+0
;cp_game_ctl.h, 175 :: 		TFT_SET_PEN(CL_GRAY, 0);
0x4C3A	0x2100    MOVS	R1, #0
0x4C3C	0xF2484010  MOVW	R0, #33808
0x4C40	0xF7FCFF28  BL	_TFT_Set_Pen+0
;cp_game_ctl.h, 176 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL );
0x4C44	0x2200    MOVS	R2, #0
0x4C46	0xF64F71FF  MOVW	R1, #65535
0x4C4A	0x480F    LDR	R0, [PC, #60]
0x4C4C	0xF7FFFD48  BL	_TFT_Set_Font+0
;cp_game_ctl.h, 177 :: 		TFT_Write_Text("READY?", 7 * PX_BLOCK, 6 * PX_BLOCK);
0x4C50	0x480E    LDR	R0, [PC, #56]
0x4C52	0xF2400260  MOVW	R2, #96
0x4C56	0xF2400170  MOVW	R1, #112
0x4C5A	0xF7FFFCF1  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 178 :: 		TFT_Write_Text("Press Joytick/PC13 to start", 5*PX_BLOCK, 7*PX_BLOCK);
0x4C5E	0x480C    LDR	R0, [PC, #48]
0x4C60	0xF2400270  MOVW	R2, #112
0x4C64	0xF2400150  MOVW	R1, #80
0x4C68	0xF7FFFCEA  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 180 :: 		while (cur_screen_run_flag == TRUE) {};
L_load_snake_game84:
0x4C6C	0x4809    LDR	R0, [PC, #36]
0x4C6E	0x7800    LDRB	R0, [R0, #0]
0x4C70	0x2801    CMP	R0, #1
0x4C72	0xD100    BNE	L_load_snake_game85
0x4C74	0xE7FA    B	L_load_snake_game84
L_load_snake_game85:
;cp_game_ctl.h, 181 :: 		}
L_end_load_snake_game:
0x4C76	0xF8DDE000  LDR	LR, [SP, #0]
0x4C7A	0xB001    ADD	SP, SP, #4
0x4C7C	0x4770    BX	LR
0x4C7E	0xBF00    NOP
0x4C80	0x00012000  	P7_final_project_main_GAME_PHASE+0
0x4C84	0x00602000  	_g_DS_BUFFER+0
0x4C88	0x52700000  	_TFT_defaultFont+0
0x4C8C	0x00102000  	?lstr1_P7_final_project_main+0
0x4C90	0x00172000  	?lstr2_P7_final_project_main+0
0x4C94	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _load_snake_game
_init_arr:
;cp_game_ctl.h, 71 :: 		void init_arr(uint8_t *in_arr, uint32_t a_size) {
; a_size start address is: 4 (R1)
; in_arr start address is: 0 (R0)
0x43F8	0xB081    SUB	SP, SP, #4
0x43FA	0x460A    MOV	R2, R1
0x43FC	0x4601    MOV	R1, R0
; a_size end address is: 4 (R1)
; in_arr end address is: 0 (R0)
; in_arr start address is: 4 (R1)
; a_size start address is: 8 (R2)
;cp_game_ctl.h, 72 :: 		uint32_t i=0;
;cp_game_ctl.h, 74 :: 		for (i=0; i < a_size; i++) {
; i start address is: 0 (R0)
0x43FE	0x2000    MOVS	R0, #0
; a_size end address is: 8 (R2)
; i end address is: 0 (R0)
0x4400	0x4604    MOV	R4, R0
0x4402	0x4610    MOV	R0, R2
L_init_arr66:
; i start address is: 16 (R4)
; a_size start address is: 0 (R0)
; in_arr start address is: 4 (R1)
; in_arr end address is: 4 (R1)
0x4404	0x4284    CMP	R4, R0
0x4406	0xD204    BCS	L_init_arr67
; in_arr end address is: 4 (R1)
;cp_game_ctl.h, 75 :: 		in_arr[i]=0xFF;
; in_arr start address is: 4 (R1)
0x4408	0x190B    ADDS	R3, R1, R4
0x440A	0x22FF    MOVS	R2, #255
0x440C	0x701A    STRB	R2, [R3, #0]
;cp_game_ctl.h, 74 :: 		for (i=0; i < a_size; i++) {
0x440E	0x1C64    ADDS	R4, R4, #1
;cp_game_ctl.h, 76 :: 		}
; a_size end address is: 0 (R0)
; in_arr end address is: 4 (R1)
; i end address is: 16 (R4)
0x4410	0xE7F8    B	L_init_arr66
L_init_arr67:
;cp_game_ctl.h, 77 :: 		}
L_end_init_arr:
0x4412	0xB001    ADD	SP, SP, #4
0x4414	0x4770    BX	LR
; end of _init_arr
_set_cur_screen_run_flag:
;cp_intro_screen_ctl.h, 48 :: 		void set_cur_screen_run_flag(uint8_t run_flag) {
; run_flag start address is: 0 (R0)
0x4C98	0xB081    SUB	SP, SP, #4
; run_flag end address is: 0 (R0)
; run_flag start address is: 0 (R0)
;cp_intro_screen_ctl.h, 49 :: 		cur_screen_run_flag = run_flag;
0x4C9A	0x4902    LDR	R1, [PC, #8]
0x4C9C	0x7008    STRB	R0, [R1, #0]
; run_flag end address is: 0 (R0)
;cp_intro_screen_ctl.h, 50 :: 		}
L_end_set_cur_screen_run_flag:
0x4C9E	0xB001    ADD	SP, SP, #4
0x4CA0	0x4770    BX	LR
0x4CA2	0xBF00    NOP
0x4CA4	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _set_cur_screen_run_flag
_set_brush_color:
;cp_pix_render.h, 118 :: 		void set_brush_color(uint8_t color_8bit) {
; color_8bit start address is: 0 (R0)
0x481C	0xB081    SUB	SP, SP, #4
0x481E	0xF8CDE000  STR	LR, [SP, #0]
0x4822	0xB2C7    UXTB	R7, R0
; color_8bit end address is: 0 (R0)
; color_8bit start address is: 28 (R7)
;cp_pix_render.h, 120 :: 		px_clr = color_convert_32(color_8bit);
0x4824	0xB2F8    UXTB	R0, R7
0x4826	0xF7FEFF07  BL	_color_convert_32+0
;cp_pix_render.h, 122 :: 		TFT_SET_Brush(1, px_clr, 0, 0 , 0 ,0);
0x482A	0x2200    MOVS	R2, #0
0x482C	0x2100    MOVS	R1, #0
0x482E	0xB404    PUSH	(R2)
0x4830	0xB402    PUSH	(R1)
0x4832	0x2300    MOVS	R3, #0
0x4834	0x2200    MOVS	R2, #0
0x4836	0xB281    UXTH	R1, R0
0x4838	0x2001    MOVS	R0, #1
0x483A	0xF7FDF8C5  BL	_TFT_Set_Brush+0
0x483E	0xB002    ADD	SP, SP, #8
;cp_pix_render.h, 123 :: 		CUR_BRUSH_COLOUR = color_8bit; // assign the new colour code
0x4840	0x4902    LDR	R1, [PC, #8]
0x4842	0x700F    STRB	R7, [R1, #0]
; color_8bit end address is: 28 (R7)
;cp_pix_render.h, 124 :: 		}
L_end_set_brush_color:
0x4844	0xF8DDE000  LDR	LR, [SP, #0]
0x4848	0xB001    ADD	SP, SP, #4
0x484A	0x4770    BX	LR
0x484C	0x00022000  	P7_final_project_main_CUR_BRUSH_COLOUR+0
; end of _set_brush_color
_color_convert_32:
;cp_pix_render.h, 101 :: 		uint32_t color_convert_32(uint8_t color_8bit) {
; color_8bit start address is: 0 (R0)
0x3638	0xB081    SUB	SP, SP, #4
; color_8bit end address is: 0 (R0)
; color_8bit start address is: 0 (R0)
;cp_pix_render.h, 103 :: 		if (color_8bit == m_YELLOW){
0x363A	0x2801    CMP	R0, #1
0x363C	0xD102    BNE	L_color_convert_3251
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 104 :: 		return CL_YELLOW;
0x363E	0xF64F70E0  MOVW	R0, #65504
0x3642	0xE014    B	L_end_color_convert_32
;cp_pix_render.h, 105 :: 		} else if (color_8bit == m_BLACK) {
L_color_convert_3251:
; color_8bit start address is: 0 (R0)
0x3644	0xB910    CBNZ	R0, L_color_convert_3253
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 106 :: 		return CL_BLACK;
0x3646	0xF2400000  MOVW	R0, #0
0x364A	0xE010    B	L_end_color_convert_32
;cp_pix_render.h, 107 :: 		} else if (color_8bit == m_RED) {
L_color_convert_3253:
; color_8bit start address is: 0 (R0)
0x364C	0x2802    CMP	R0, #2
0x364E	0xD102    BNE	L_color_convert_3255
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 108 :: 		return CL_RED;
0x3650	0xF64F0000  MOVW	R0, #63488
0x3654	0xE00B    B	L_end_color_convert_32
;cp_pix_render.h, 109 :: 		} else if (color_8bit == m_NAVY) {
L_color_convert_3255:
; color_8bit start address is: 0 (R0)
0x3656	0x2803    CMP	R0, #3
0x3658	0xD102    BNE	L_color_convert_3257
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 110 :: 		return CL_NAVY;
0x365A	0xF2400010  MOVW	R0, #16
0x365E	0xE006    B	L_end_color_convert_32
;cp_pix_render.h, 111 :: 		} else if (color_8bit == m_GREEN) {
L_color_convert_3257:
; color_8bit start address is: 0 (R0)
0x3660	0x2804    CMP	R0, #4
0x3662	0xD102    BNE	L_color_convert_3259
; color_8bit end address is: 0 (R0)
;cp_pix_render.h, 112 :: 		return CL_GREEN;
0x3664	0xF2404000  MOVW	R0, #1024
0x3668	0xE001    B	L_end_color_convert_32
;cp_pix_render.h, 113 :: 		} else {
L_color_convert_3259:
;cp_pix_render.h, 114 :: 		return CL_WHITE;
0x366A	0xF64F70FF  MOVW	R0, #65535
;cp_pix_render.h, 116 :: 		}
L_end_color_convert_32:
0x366E	0xB001    ADD	SP, SP, #4
0x3670	0x4770    BX	LR
; end of _color_convert_32
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x46E0	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x46E2	0x4B12    LDR	R3, [PC, #72]
0x46E4	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x46E6	0x1C83    ADDS	R3, R0, #2
0x46E8	0x781C    LDRB	R4, [R3, #0]
0x46EA	0x1CC3    ADDS	R3, R0, #3
0x46EC	0x781B    LDRB	R3, [R3, #0]
0x46EE	0x021B    LSLS	R3, R3, #8
0x46F0	0xB29B    UXTH	R3, R3
0x46F2	0x18E4    ADDS	R4, R4, R3
0x46F4	0x4B0E    LDR	R3, [PC, #56]
0x46F6	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x46F8	0x1D03    ADDS	R3, R0, #4
0x46FA	0x781C    LDRB	R4, [R3, #0]
0x46FC	0x1D43    ADDS	R3, R0, #5
0x46FE	0x781B    LDRB	R3, [R3, #0]
0x4700	0x021B    LSLS	R3, R3, #8
0x4702	0xB29B    UXTH	R3, R3
0x4704	0x18E4    ADDS	R4, R4, R3
0x4706	0x4B0B    LDR	R3, [PC, #44]
0x4708	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x470A	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x470C	0x781C    LDRB	R4, [R3, #0]
0x470E	0x4B0A    LDR	R3, [PC, #40]
0x4710	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x4712	0x4B0A    LDR	R3, [PC, #40]
0x4714	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x4716	0x4B0A    LDR	R3, [PC, #40]
0x4718	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x471A	0x2401    MOVS	R4, #1
0x471C	0x4B09    LDR	R3, [PC, #36]
0x471E	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x4720	0x2400    MOVS	R4, #0
0x4722	0x4B09    LDR	R3, [PC, #36]
0x4724	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x4726	0xB001    ADD	SP, SP, #4
0x4728	0x4770    BX	LR
0x472A	0xBF00    NOP
0x472C	0x01C82000  	__Lib_TFT__font+0
0x4730	0x01982000  	__Lib_TFT__fontFirstChar+0
0x4734	0x019A2000  	__Lib_TFT__fontLastChar+0
0x4738	0x01AA2000  	__Lib_TFT__fontHeight+0
0x473C	0x01B42000  	__Lib_TFT_FontColor+0
0x4740	0x00592000  	__Lib_TFT_FontOrientation+0
0x4744	0x003A2000  	__Lib_TFT_FontInitialized+0
0x4748	0x01D62000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4640	0xB083    SUB	SP, SP, #12
0x4642	0xF8CDE000  STR	LR, [SP, #0]
0x4646	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x4648	0x4B1C    LDR	R3, [PC, #112]
0x464A	0x881B    LDRH	R3, [R3, #0]
0x464C	0x4299    CMP	R1, R3
0x464E	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x4650	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4652	0x4B1B    LDR	R3, [PC, #108]
0x4654	0x881B    LDRH	R3, [R3, #0]
0x4656	0x429A    CMP	R2, R3
0x4658	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x465A	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x465C	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x465E	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x4662	0xB288    UXTH	R0, R1
0x4664	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x4666	0xF7FDF9CF  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x466A	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x466E	0x9B02    LDR	R3, [SP, #8]
0x4670	0x181B    ADDS	R3, R3, R0
0x4672	0x781B    LDRB	R3, [R3, #0]
0x4674	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x4676	0x4B13    LDR	R3, [PC, #76]
0x4678	0x781B    LDRB	R3, [R3, #0]
0x467A	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x467C	0x9B02    LDR	R3, [SP, #8]
0x467E	0x181B    ADDS	R3, R3, R0
0x4680	0x781B    LDRB	R3, [R3, #0]
0x4682	0xF8AD0004  STRH	R0, [SP, #4]
0x4686	0xB298    UXTH	R0, R3
0x4688	0xF7FEFFF4  BL	__Lib_TFT__TFT_Write_Char_E+0
0x468C	0xF8BD0004  LDRH	R0, [SP, #4]
0x4690	0x1C41    ADDS	R1, R0, #1
0x4692	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x4694	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x4696	0x9B02    LDR	R3, [SP, #8]
0x4698	0x181B    ADDS	R3, R3, R0
0x469A	0x781B    LDRB	R3, [R3, #0]
0x469C	0xF8AD0004  STRH	R0, [SP, #4]
0x46A0	0xB298    UXTH	R0, R3
0x46A2	0xF7FEFEBB  BL	__Lib_TFT__TFT_Write_Char+0
0x46A6	0xF8BD0004  LDRH	R0, [SP, #4]
0x46AA	0x1C41    ADDS	R1, R0, #1
0x46AC	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x46AE	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x46B0	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x46B2	0xF8DDE000  LDR	LR, [SP, #0]
0x46B6	0xB003    ADD	SP, SP, #12
0x46B8	0x4770    BX	LR
0x46BA	0xBF00    NOP
0x46BC	0x01B62000  	_TFT_DISP_WIDTH+0
0x46C0	0x01B82000  	_TFT_DISP_HEIGHT+0
0x46C4	0x01D62000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x3674	0xB08A    SUB	SP, SP, #40
0x3676	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x367A	0xF2400100  MOVW	R1, #0
0x367E	0xF8AD1024  STRH	R1, [SP, #36]
0x3682	0x2100    MOVS	R1, #0
0x3684	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x3688	0x49B5    LDR	R1, [PC, #724]
0x368A	0x8809    LDRH	R1, [R1, #0]
0x368C	0x4288    CMP	R0, R1
0x368E	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x3690	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x3692	0x49B4    LDR	R1, [PC, #720]
0x3694	0x8809    LDRH	R1, [R1, #0]
0x3696	0x4288    CMP	R0, R1
0x3698	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x369A	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x369C	0x49B0    LDR	R1, [PC, #704]
0x369E	0x8809    LDRH	R1, [R1, #0]
0x36A0	0x1A41    SUB	R1, R0, R1
0x36A2	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x36A4	0x008A    LSLS	R2, R1, #2
0x36A6	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x36A8	0x49AF    LDR	R1, [PC, #700]
0x36AA	0x6809    LDR	R1, [R1, #0]
0x36AC	0x3108    ADDS	R1, #8
0x36AE	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x36B0	0x4608    MOV	R0, R1
0x36B2	0x2104    MOVS	R1, #4
0x36B4	0xF7FDFB38  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x36B8	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x36BA	0x7803    LDRB	R3, [R0, #0]
0x36BC	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3388 :: 		
0x36C0	0x1C41    ADDS	R1, R0, #1
0x36C2	0x7809    LDRB	R1, [R1, #0]
0x36C4	0xB2CA    UXTB	R2, R1
0x36C6	0x1C81    ADDS	R1, R0, #2
0x36C8	0x7809    LDRB	R1, [R1, #0]
0x36CA	0x0209    LSLS	R1, R1, #8
0x36CC	0x1852    ADDS	R2, R2, R1
0x36CE	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x36D0	0x7809    LDRB	R1, [R1, #0]
0x36D2	0x0409    LSLS	R1, R1, #16
0x36D4	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x36D6	0x49A4    LDR	R1, [PC, #656]
0x36D8	0x6809    LDR	R1, [R1, #0]
0x36DA	0x1889    ADDS	R1, R1, R2
0x36DC	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x36DE	0x08DA    LSRS	R2, R3, #3
0x36E0	0xB2D2    UXTB	R2, R2
0x36E2	0x49A3    LDR	R1, [PC, #652]
0x36E4	0x8809    LDRH	R1, [R1, #0]
0x36E6	0x4351    MULS	R1, R2, R1
0x36E8	0xB289    UXTH	R1, R1
0x36EA	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x36EC	0xF0030107  AND	R1, R3, #7
0x36F0	0xB2C9    UXTB	R1, R1
0x36F2	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x36F4	0x499E    LDR	R1, [PC, #632]
0x36F6	0x880A    LDRH	R2, [R1, #0]
0x36F8	0x9906    LDR	R1, [SP, #24]
0x36FA	0x1889    ADDS	R1, R1, R2
0x36FC	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x36FE	0x9906    LDR	R1, [SP, #24]
0x3700	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x3702	0xAC05    ADD	R4, SP, #20
0x3704	0x4622    MOV	R2, R4
0x3706	0x9906    LDR	R1, [SP, #24]
0x3708	0x9804    LDR	R0, [SP, #16]
0x370A	0x4C9A    LDR	R4, [PC, #616]
0x370C	0x6824    LDR	R4, [R4, #0]
0x370E	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x3710	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x3712	0x9A05    LDR	R2, [SP, #20]
0x3714	0x9904    LDR	R1, [SP, #16]
0x3716	0x1889    ADDS	R1, R1, R2
0x3718	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x371A	0x9A05    LDR	R2, [SP, #20]
0x371C	0x9906    LDR	R1, [SP, #24]
0x371E	0x1A89    SUB	R1, R1, R2
0x3720	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x3722	0x2100    MOVS	R1, #0
0x3724	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x3726	0x4994    LDR	R1, [PC, #592]
0x3728	0x7809    LDRB	R1, [R1, #0]
0x372A	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x372C	0x4992    LDR	R1, [PC, #584]
0x372E	0x7809    LDRB	R1, [R1, #0]
0x3730	0x2902    CMP	R1, #2
0x3732	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x3734	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x3736	0x4991    LDR	R1, [PC, #580]
0x3738	0x8809    LDRH	R1, [R1, #0]
0x373A	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x373E	0x2100    MOVS	R1, #0
0x3740	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x3744	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x3746	0x498A    LDR	R1, [PC, #552]
0x3748	0x880A    LDRH	R2, [R1, #0]
0x374A	0xF89D1009  LDRB	R1, [SP, #9]
0x374E	0x4291    CMP	R1, R2
0x3750	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x3754	0x498A    LDR	R1, [PC, #552]
0x3756	0x8809    LDRH	R1, [R1, #0]
0x3758	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3405 :: 		
0x375C	0x2100    MOVS	R1, #0
0x375E	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x3762	0x2100    MOVS	R1, #0
0x3764	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x3768	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x376A	0xF89D2027  LDRB	R2, [SP, #39]
0x376E	0xF89D1008  LDRB	R1, [SP, #8]
0x3772	0x4291    CMP	R1, R2
0x3774	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x3776	0xF89D100C  LDRB	R1, [SP, #12]
0x377A	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x377C	0x9907    LDR	R1, [SP, #28]
0x377E	0x1C49    ADDS	R1, R1, #1
0x3780	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x3782	0x9A08    LDR	R2, [SP, #32]
0x3784	0x9905    LDR	R1, [SP, #20]
0x3786	0x4291    CMP	R1, R2
0x3788	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x378A	0x9A05    LDR	R2, [SP, #20]
0x378C	0x9907    LDR	R1, [SP, #28]
0x378E	0x4291    CMP	R1, R2
0x3790	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x3792	0x2101    MOVS	R1, #1
0x3794	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x3796	0xAC05    ADD	R4, SP, #20
0x3798	0x4622    MOV	R2, R4
0x379A	0x9906    LDR	R1, [SP, #24]
0x379C	0x9804    LDR	R0, [SP, #16]
0x379E	0x4C75    LDR	R4, [PC, #468]
0x37A0	0x6824    LDR	R4, [R4, #0]
0x37A2	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x37A4	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x37A6	0x9906    LDR	R1, [SP, #24]
0x37A8	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x37AA	0x9A05    LDR	R2, [SP, #20]
0x37AC	0x9904    LDR	R1, [SP, #16]
0x37AE	0x1889    ADDS	R1, R1, R2
0x37B0	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x37B2	0x9A05    LDR	R2, [SP, #20]
0x37B4	0x9906    LDR	R1, [SP, #24]
0x37B6	0x1A89    SUB	R1, R1, R2
0x37B8	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x37BA	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x37BC	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x37BE	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x37C0	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x37C2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x37C4	0x7801    LDRB	R1, [R0, #0]
0x37C6	0xF88D1026  STRB	R1, [SP, #38]
0x37CA	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x37CC	0x2101    MOVS	R1, #1
0x37CE	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x37D2	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x37D4	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x37D6	0xF89D200C  LDRB	R2, [SP, #12]
0x37DA	0xF89D1026  LDRB	R1, [SP, #38]
0x37DE	0x4011    ANDS	R1, R2
0x37E0	0xB2C9    UXTB	R1, R1
0x37E2	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x37E4	0x4967    LDR	R1, [PC, #412]
0x37E6	0x8809    LDRH	R1, [R1, #0]
0x37E8	0x9001    STR	R0, [SP, #4]
0x37EA	0xB28A    UXTH	R2, R1
0x37EC	0xF8BD100A  LDRH	R1, [SP, #10]
0x37F0	0xF8BD0024  LDRH	R0, [SP, #36]
0x37F4	0xF7FDFACA  BL	_TFT_Dot+0
0x37F8	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x37FA	0xF8BD1024  LDRH	R1, [SP, #36]
0x37FE	0x1C49    ADDS	R1, R1, #1
0x3800	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3427 :: 		
0x3804	0xF89D100C  LDRB	R1, [SP, #12]
0x3808	0x0049    LSLS	R1, R1, #1
0x380A	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x380E	0xF89D1008  LDRB	R1, [SP, #8]
0x3812	0x1C49    ADDS	R1, R1, #1
0x3814	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x3818	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x381A	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x381C	0xF8BD100A  LDRH	R1, [SP, #10]
0x3820	0x1C49    ADDS	R1, R1, #1
0x3822	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x3826	0xF89D1009  LDRB	R1, [SP, #9]
0x382A	0x1C49    ADDS	R1, R1, #1
0x382C	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x3830	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x3832	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x3834	0x4950    LDR	R1, [PC, #320]
0x3836	0x7809    LDRB	R1, [R1, #0]
0x3838	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x383A	0xF8BD1024  LDRH	R1, [SP, #36]
0x383E	0x1C4A    ADDS	R2, R1, #1
0x3840	0x494F    LDR	R1, [PC, #316]
0x3842	0x800A    STRH	R2, [R1, #0]
0x3844	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x3846	0xF8BD200A  LDRH	R2, [SP, #10]
0x384A	0x494C    LDR	R1, [PC, #304]
0x384C	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x384E	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x3850	0x494B    LDR	R1, [PC, #300]
0x3852	0x8809    LDRH	R1, [R1, #0]
0x3854	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x3858	0x2100    MOVS	R1, #0
0x385A	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x385E	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x3860	0x4943    LDR	R1, [PC, #268]
0x3862	0x880A    LDRH	R2, [R1, #0]
0x3864	0xF89D1009  LDRB	R1, [SP, #9]
0x3868	0x4291    CMP	R1, R2
0x386A	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x386E	0x4943    LDR	R1, [PC, #268]
0x3870	0x8809    LDRH	R1, [R1, #0]
0x3872	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3440 :: 		
0x3876	0x2100    MOVS	R1, #0
0x3878	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x387C	0x2100    MOVS	R1, #0
0x387E	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x3882	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x3884	0xF89D2027  LDRB	R2, [SP, #39]
0x3888	0xF89D1008  LDRB	R1, [SP, #8]
0x388C	0x4291    CMP	R1, R2
0x388E	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x3890	0xF89D100C  LDRB	R1, [SP, #12]
0x3894	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x3896	0x9907    LDR	R1, [SP, #28]
0x3898	0x1C49    ADDS	R1, R1, #1
0x389A	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x389C	0x9A08    LDR	R2, [SP, #32]
0x389E	0x9905    LDR	R1, [SP, #20]
0x38A0	0x4291    CMP	R1, R2
0x38A2	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x38A4	0x9A05    LDR	R2, [SP, #20]
0x38A6	0x9907    LDR	R1, [SP, #28]
0x38A8	0x4291    CMP	R1, R2
0x38AA	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x38AC	0x2101    MOVS	R1, #1
0x38AE	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x38B0	0xAC05    ADD	R4, SP, #20
0x38B2	0x4622    MOV	R2, R4
0x38B4	0x9906    LDR	R1, [SP, #24]
0x38B6	0x9804    LDR	R0, [SP, #16]
0x38B8	0x4C2E    LDR	R4, [PC, #184]
0x38BA	0x6824    LDR	R4, [R4, #0]
0x38BC	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x38BE	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x38C0	0x9906    LDR	R1, [SP, #24]
0x38C2	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x38C4	0x9A05    LDR	R2, [SP, #20]
0x38C6	0x9904    LDR	R1, [SP, #16]
0x38C8	0x1889    ADDS	R1, R1, R2
0x38CA	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x38CC	0x9A05    LDR	R2, [SP, #20]
0x38CE	0x9906    LDR	R1, [SP, #24]
0x38D0	0x1A89    SUB	R1, R1, R2
0x38D2	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x38D4	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x38D6	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x38D8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x38DA	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x38DC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x38DE	0x7801    LDRB	R1, [R0, #0]
0x38E0	0xF88D1026  STRB	R1, [SP, #38]
0x38E4	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x38E6	0x2101    MOVS	R1, #1
0x38E8	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x38EC	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x38EE	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x38F0	0xF89D200C  LDRB	R2, [SP, #12]
0x38F4	0xF89D1026  LDRB	R1, [SP, #38]
0x38F8	0x4011    ANDS	R1, R2
0x38FA	0xB2C9    UXTB	R1, R1
0x38FC	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x38FE	0x4921    LDR	R1, [PC, #132]
0x3900	0x8809    LDRH	R1, [R1, #0]
0x3902	0x9001    STR	R0, [SP, #4]
0x3904	0xB28A    UXTH	R2, R1
0x3906	0xF8BD1024  LDRH	R1, [SP, #36]
0x390A	0xF8BD000A  LDRH	R0, [SP, #10]
0x390E	0xF7FDFA3D  BL	_TFT_Dot+0
0x3912	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x3914	0xF8BD1024  LDRH	R1, [SP, #36]
0x3918	0x1E49    SUBS	R1, R1, #1
0x391A	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3462 :: 		
0x391E	0xF89D100C  LDRB	R1, [SP, #12]
0x3922	0x0049    LSLS	R1, R1, #1
0x3924	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x3928	0xF89D1008  LDRB	R1, [SP, #8]
0x392C	0x1C49    ADDS	R1, R1, #1
0x392E	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x3932	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x3934	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x3936	0xF8BD100A  LDRH	R1, [SP, #10]
0x393A	0x1C49    ADDS	R1, R1, #1
0x393C	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x3940	0xF89D1009  LDRB	R1, [SP, #9]
0x3944	0x1C49    ADDS	R1, R1, #1
0x3946	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x394A	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x394C	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x394E	0xF8BD1024  LDRH	R1, [SP, #36]
0x3952	0x1E4A    SUBS	R2, R1, #1
0x3954	0x4909    LDR	R1, [PC, #36]
0x3956	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x3958	0xF8DDE000  LDR	LR, [SP, #0]
0x395C	0xB00A    ADD	SP, SP, #40
0x395E	0x4770    BX	LR
0x3960	0x01982000  	__Lib_TFT__fontFirstChar+0
0x3964	0x019A2000  	__Lib_TFT__fontLastChar+0
0x3968	0x019C2000  	__Lib_TFT_activeExtFont+0
0x396C	0x01A02000  	__Lib_TFT_headerBuffer+0
0x3970	0x01AA2000  	__Lib_TFT__fontHeight+0
0x3974	0x01AC2000  	_TFT_Get_Ext_Data_Ptr+0
0x3978	0x00592000  	__Lib_TFT_FontOrientation+0
0x397C	0x01B02000  	__Lib_TFT_y_cord+0
0x3980	0x01B22000  	__Lib_TFT_x_cord+0
0x3984	0x01B42000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x0D28	0xB085    SUB	SP, SP, #20
0x0D2A	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x0D2E	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x0D30	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x0D32	0x2900    CMP	R1, #0
0x0D34	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x0D36	0xAC04    ADD	R4, SP, #16
0x0D38	0x9301    STR	R3, [SP, #4]
0x0D3A	0xF8AD1008  STRH	R1, [SP, #8]
0x0D3E	0x9503    STR	R5, [SP, #12]
0x0D40	0x4622    MOV	R2, R4
0x0D42	0x4618    MOV	R0, R3
0x0D44	0x4C10    LDR	R4, [PC, #64]
0x0D46	0x6824    LDR	R4, [R4, #0]
0x0D48	0x47A0    BLX	R4
0x0D4A	0x9D03    LDR	R5, [SP, #12]
0x0D4C	0xF8BD1008  LDRH	R1, [SP, #8]
0x0D50	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x0D52	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x0D54	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x0D56	0xF8BD2010  LDRH	R2, [SP, #16]
0x0D5A	0x4290    CMP	R0, R2
0x0D5C	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x0D5E	0x7822    LDRB	R2, [R4, #0]
0x0D60	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x0D62	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x0D64	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x0D66	0x1C40    ADDS	R0, R0, #1
0x0D68	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x0D6A	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x0D6C	0xF8BD2010  LDRH	R2, [SP, #16]
0x0D70	0x1A89    SUB	R1, R1, R2
0x0D72	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x0D74	0xF8BD2010  LDRH	R2, [SP, #16]
0x0D78	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x0D7A	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x0D7C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D80	0xB005    ADD	SP, SP, #20
0x0D82	0x4770    BX	LR
0x0D84	0x01A02000  	__Lib_TFT_headerBuffer+0
0x0D88	0x01AC2000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0D8C	0xB082    SUB	SP, SP, #8
0x0D8E	0xF8CDE000  STR	LR, [SP, #0]
0x0D92	0xF8AD2004  STRH	R2, [SP, #4]
0x0D96	0xB20A    SXTH	R2, R1
0x0D98	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x0D9A	0x2900    CMP	R1, #0
0x0D9C	0xDB04    BLT	L__TFT_Dot949
0x0D9E	0x4B17    LDR	R3, [PC, #92]
0x0DA0	0x881B    LDRH	R3, [R3, #0]
0x0DA2	0x4299    CMP	R1, R3
0x0DA4	0xD200    BCS	L__TFT_Dot948
0x0DA6	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x0DA8	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0DAA	0x2A00    CMP	R2, #0
0x0DAC	0xDB04    BLT	L__TFT_Dot951
0x0DAE	0x4B14    LDR	R3, [PC, #80]
0x0DB0	0x881B    LDRH	R3, [R3, #0]
0x0DB2	0x429A    CMP	R2, R3
0x0DB4	0xD200    BCS	L__TFT_Dot950
0x0DB6	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x0DB8	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0DBA	0x2400    MOVS	R4, #0
0x0DBC	0xB264    SXTB	R4, R4
0x0DBE	0x4B11    LDR	R3, [PC, #68]
0x0DC0	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x0DC2	0xF002FE3D  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0DC6	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x0DC8	0xB293    UXTH	R3, R2
0x0DCA	0xB28A    UXTH	R2, R1
0x0DCC	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0DCE	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0DD0	0x4C0D    LDR	R4, [PC, #52]
0x0DD2	0x6824    LDR	R4, [R4, #0]
0x0DD4	0x47A0    BLX	R4
0x0DD6	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0DD8	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0DDA	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0DDC	0x4C0B    LDR	R4, [PC, #44]
0x0DDE	0x6824    LDR	R4, [R4, #0]
0x0DE0	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x0DE2	0xF8BD0004  LDRH	R0, [SP, #4]
0x0DE6	0x4C0A    LDR	R4, [PC, #40]
0x0DE8	0x6824    LDR	R4, [R4, #0]
0x0DEA	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x0DEC	0x2401    MOVS	R4, #1
0x0DEE	0xB264    SXTB	R4, R4
0x0DF0	0x4B04    LDR	R3, [PC, #16]
0x0DF2	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x0DF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DF8	0xB002    ADD	SP, SP, #8
0x0DFA	0x4770    BX	LR
0x0DFC	0x01B62000  	_TFT_DISP_WIDTH+0
0x0E00	0x01B82000  	_TFT_DISP_HEIGHT+0
0x0E04	0x01BC4223  	TFT_CS+0
0x0E08	0x01BC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0E0C	0x01C02000  	_TFT_Set_Address_Ptr+0
0x0E10	0x01C42000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x341C	0xB086    SUB	SP, SP, #24
0x341E	0xF8CDE000  STR	LR, [SP, #0]
0x3422	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x3424	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x3428	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x342A	0x4972    LDR	R1, [PC, #456]
0x342C	0x7809    LDRB	R1, [R1, #0]
0x342E	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x3430	0x4971    LDR	R1, [PC, #452]
0x3432	0x2200    MOVS	R2, #0
0x3434	0x4608    MOV	R0, R1
0x3436	0xF2400100  MOVW	R1, #0
0x343A	0xF001F951  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x343E	0x2201    MOVS	R2, #1
0x3440	0x496C    LDR	R1, [PC, #432]
0x3442	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x3444	0x496D    LDR	R1, [PC, #436]
0x3446	0x8809    LDRH	R1, [R1, #0]
0x3448	0x428F    CMP	R7, R1
0x344A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x344C	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x344E	0x496C    LDR	R1, [PC, #432]
0x3450	0x8809    LDRH	R1, [R1, #0]
0x3452	0x428F    CMP	R7, R1
0x3454	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x3456	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x3458	0x4968    LDR	R1, [PC, #416]
0x345A	0x8809    LDRH	R1, [R1, #0]
0x345C	0x1A79    SUB	R1, R7, R1
0x345E	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x3460	0x008A    LSLS	R2, R1, #2
0x3462	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x3464	0x4C67    LDR	R4, [PC, #412]
0x3466	0x6821    LDR	R1, [R4, #0]
0x3468	0x3108    ADDS	R1, #8
0x346A	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x346C	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x346E	0x1C59    ADDS	R1, R3, #1
0x3470	0x7809    LDRB	R1, [R1, #0]
0x3472	0xB2CA    UXTB	R2, R1
0x3474	0x1C99    ADDS	R1, R3, #2
0x3476	0x7809    LDRB	R1, [R1, #0]
0x3478	0x0209    LSLS	R1, R1, #8
0x347A	0x1852    ADDS	R2, R2, R1
0x347C	0x1CD9    ADDS	R1, R3, #3
0x347E	0x7809    LDRB	R1, [R1, #0]
0x3480	0x0409    LSLS	R1, R1, #16
0x3482	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x3484	0x4621    MOV	R1, R4
0x3486	0x6809    LDR	R1, [R1, #0]
0x3488	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x348A	0x495F    LDR	R1, [PC, #380]
0x348C	0x7809    LDRB	R1, [R1, #0]
0x348E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x3490	0x495D    LDR	R1, [PC, #372]
0x3492	0x7809    LDRB	R1, [R1, #0]
0x3494	0x2902    CMP	R1, #2
0x3496	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x3498	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x349A	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x349C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x349E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x34A0	0x46A0    MOV	R8, R4
0x34A2	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x34A4	0x495A    LDR	R1, [PC, #360]
0x34A6	0x8809    LDRH	R1, [R1, #0]
0x34A8	0x428A    CMP	R2, R1
0x34AA	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x34AC	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x34AE	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x34B0	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x34B2	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x34B4	0x4284    CMP	R4, R0
0x34B6	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x34B8	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x34BA	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x34BE	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x34C2	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x34C4	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x34C6	0xEA060107  AND	R1, R6, R7, LSL #0
0x34CA	0xB2C9    UXTB	R1, R1
0x34CC	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x34CE	0x4952    LDR	R1, [PC, #328]
0x34D0	0x8809    LDRH	R1, [R1, #0]
0x34D2	0xF88D6004  STRB	R6, [SP, #4]
0x34D6	0xF8CD8008  STR	R8, [SP, #8]
0x34DA	0xF88D700C  STRB	R7, [SP, #12]
0x34DE	0xF88D200D  STRB	R2, [SP, #13]
0x34E2	0xF8AD300E  STRH	R3, [SP, #14]
0x34E6	0xF88D0010  STRB	R0, [SP, #16]
0x34EA	0xF8AD5012  STRH	R5, [SP, #18]
0x34EE	0xF88D4014  STRB	R4, [SP, #20]
0x34F2	0xB28A    UXTH	R2, R1
0x34F4	0xB219    SXTH	R1, R3
0x34F6	0xB228    SXTH	R0, R5
0x34F8	0xF7FDFC48  BL	_TFT_Dot+0
0x34FC	0xF89D4014  LDRB	R4, [SP, #20]
0x3500	0xF8BD5012  LDRH	R5, [SP, #18]
0x3504	0xF89D0010  LDRB	R0, [SP, #16]
0x3508	0xF8BD300E  LDRH	R3, [SP, #14]
0x350C	0xF89D200D  LDRB	R2, [SP, #13]
0x3510	0xF89D700C  LDRB	R7, [SP, #12]
0x3514	0xF8DD8008  LDR	R8, [SP, #8]
0x3518	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x351C	0x1C6D    ADDS	R5, R5, #1
0x351E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x3520	0x0079    LSLS	R1, R7, #1
0x3522	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x3524	0x1C64    ADDS	R4, R4, #1
0x3526	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x3528	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x352A	0x1C5B    ADDS	R3, R3, #1
0x352C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x352E	0x1C52    ADDS	R2, R2, #1
0x3530	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x3532	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x3534	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x3536	0x4934    LDR	R1, [PC, #208]
0x3538	0x7809    LDRB	R1, [R1, #0]
0x353A	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x353C	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x353E	0x4935    LDR	R1, [PC, #212]
0x3540	0x800A    STRH	R2, [R1, #0]
0x3542	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x3544	0x4931    LDR	R1, [PC, #196]
0x3546	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x3548	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x354A	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x354C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x354E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x3550	0x492F    LDR	R1, [PC, #188]
0x3552	0x8809    LDRH	R1, [R1, #0]
0x3554	0x428A    CMP	R2, R1
0x3556	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x3558	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x355A	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x355C	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x355E	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x3560	0x46A0    MOV	R8, R4
0x3562	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x3564	0x4284    CMP	R4, R0
0x3566	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x3568	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x356A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x356E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x3572	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x3574	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x3576	0xEA060107  AND	R1, R6, R7, LSL #0
0x357A	0xB2C9    UXTB	R1, R1
0x357C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x357E	0x4926    LDR	R1, [PC, #152]
0x3580	0x8809    LDRH	R1, [R1, #0]
0x3582	0xF88D6004  STRB	R6, [SP, #4]
0x3586	0xF8CD8008  STR	R8, [SP, #8]
0x358A	0xF88D700C  STRB	R7, [SP, #12]
0x358E	0xF88D200D  STRB	R2, [SP, #13]
0x3592	0xF8AD300E  STRH	R3, [SP, #14]
0x3596	0xF88D0010  STRB	R0, [SP, #16]
0x359A	0xF8AD5012  STRH	R5, [SP, #18]
0x359E	0xF88D4014  STRB	R4, [SP, #20]
0x35A2	0xB28A    UXTH	R2, R1
0x35A4	0xB229    SXTH	R1, R5
0x35A6	0xB218    SXTH	R0, R3
0x35A8	0xF7FDFBF0  BL	_TFT_Dot+0
0x35AC	0xF89D4014  LDRB	R4, [SP, #20]
0x35B0	0xF8BD5012  LDRH	R5, [SP, #18]
0x35B4	0xF89D0010  LDRB	R0, [SP, #16]
0x35B8	0xF8BD300E  LDRH	R3, [SP, #14]
0x35BC	0xF89D200D  LDRB	R2, [SP, #13]
0x35C0	0xF89D700C  LDRB	R7, [SP, #12]
0x35C4	0xF8DD8008  LDR	R8, [SP, #8]
0x35C8	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x35CC	0x1E6D    SUBS	R5, R5, #1
0x35CE	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x35D0	0x0079    LSLS	R1, R7, #1
0x35D2	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x35D4	0x1C64    ADDS	R4, R4, #1
0x35D6	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x35D8	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x35DA	0x1C5B    ADDS	R3, R3, #1
0x35DC	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x35DE	0x1C52    ADDS	R2, R2, #1
0x35E0	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x35E2	0x4644    MOV	R4, R8
0x35E4	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x35E6	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x35E8	0x4908    LDR	R1, [PC, #32]
0x35EA	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x35EC	0xF8DDE000  LDR	LR, [SP, #0]
0x35F0	0xB006    ADD	SP, SP, #24
0x35F2	0x4770    BX	LR
0x35F4	0x003A2000  	__Lib_TFT_FontInitialized+0
0x35F8	0x52700000  	_TFT_defaultFont+0
0x35FC	0x01982000  	__Lib_TFT__fontFirstChar+0
0x3600	0x019A2000  	__Lib_TFT__fontLastChar+0
0x3604	0x01C82000  	__Lib_TFT__font+0
0x3608	0x00592000  	__Lib_TFT_FontOrientation+0
0x360C	0x01B02000  	__Lib_TFT_y_cord+0
0x3610	0x01AA2000  	__Lib_TFT__fontHeight+0
0x3614	0x01B22000  	__Lib_TFT_x_cord+0
0x3618	0x01B42000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_start_snake_game:
;cp_game_ctl.h, 184 :: 		void start_snake_game() {
0x4930	0xB0A2    SUB	SP, SP, #136
0x4932	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 188 :: 		uint32_t num = 2550;
;cp_game_ctl.h, 192 :: 		GAME_PHASE = PHASE2_PLAYING;
0x4936	0x2102    MOVS	R1, #2
0x4938	0x483E    LDR	R0, [PC, #248]
0x493A	0x7001    STRB	R1, [R0, #0]
;cp_game_ctl.h, 194 :: 		init_arr(&g_DS_BUFFER, MAX_BLOCK_COUNT);
0x493C	0xF44F7196  MOV	R1, #300
0x4940	0x483D    LDR	R0, [PC, #244]
0x4942	0xF7FFFD59  BL	_init_arr+0
;cp_game_ctl.h, 198 :: 		set_cur_screen_run_flag(TRUE);
0x4946	0x2001    MOVS	R0, #1
0x4948	0xF000F9A6  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 200 :: 		TFT_Fill_Screen(CL_BLACK);
0x494C	0xF2400000  MOVW	R0, #0
0x4950	0xF7FFFF1C  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 202 :: 		TFT_SET_Brush(1, CL_AQUA, 0, 0 , 0 ,0);
0x4954	0x2100    MOVS	R1, #0
0x4956	0x2000    MOVS	R0, #0
0x4958	0xB402    PUSH	(R1)
0x495A	0xB401    PUSH	(R0)
0x495C	0x2300    MOVS	R3, #0
0x495E	0x2200    MOVS	R2, #0
0x4960	0xF64071FF  MOVW	R1, #4095
0x4964	0x2001    MOVS	R0, #1
0x4966	0xF7FDF82F  BL	_TFT_Set_Brush+0
0x496A	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 203 :: 		set_brush_color(m_GREEN);
0x496C	0x2004    MOVS	R0, #4
0x496E	0xF7FFFF55  BL	_set_brush_color+0
;cp_game_ctl.h, 208 :: 		TFT_SET_PEN(CL_GRAY, 0);
0x4972	0x2100    MOVS	R1, #0
0x4974	0xF2484010  MOVW	R0, #33808
0x4978	0xF7FDF88C  BL	_TFT_Set_Pen+0
;cp_game_ctl.h, 209 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL );
0x497C	0x2200    MOVS	R2, #0
0x497E	0xF64F71FF  MOVW	R1, #65535
0x4982	0x482E    LDR	R0, [PC, #184]
0x4984	0xF7FFFEAC  BL	_TFT_Set_Font+0
;cp_game_ctl.h, 218 :: 		snake_sprite();
0x4988	0xF7FFFE9E  BL	_snake_sprite+0
;cp_game_ctl.h, 220 :: 		dump_ds_buffer();
0x498C	0xF7FFFEDE  BL	_dump_ds_buffer+0
;cp_game_ctl.h, 223 :: 		while (cur_screen_run_flag == TRUE) {
L_start_snake_game86:
0x4990	0x482B    LDR	R0, [PC, #172]
0x4992	0x7800    LDRB	R0, [R0, #0]
0x4994	0x2801    CMP	R0, #1
0x4996	0xD145    BNE	L_start_snake_game87
;cp_game_ctl.h, 225 :: 		rand_num = (rand() % 100);
0x4998	0xF7FFFE30  BL	_rand+0
0x499C	0x2264    MOVS	R2, #100
0x499E	0xB212    SXTH	R2, R2
0x49A0	0xFB90F1F2  SDIV	R1, R0, R2
0x49A4	0xFB020111  MLS	R1, R2, R1, R0
; rand_num start address is: 4 (R1)
;cp_game_ctl.h, 227 :: 		render_rect_mask(0,0,20,1, m_NAVY);
0x49A8	0x2003    MOVS	R0, #3
0x49AA	0xF8AD1004  STRH	R1, [SP, #4]
0x49AE	0xB401    PUSH	(R0)
0x49B0	0x2301    MOVS	R3, #1
0x49B2	0x2214    MOVS	R2, #20
0x49B4	0x2100    MOVS	R1, #0
0x49B6	0x2000    MOVS	R0, #0
0x49B8	0xF7FFFD2E  BL	_render_rect_mask+0
0x49BC	0xB001    ADD	SP, SP, #4
0x49BE	0xF9BD1004  LDRSH	R1, [SP, #4]
;cp_game_ctl.h, 231 :: 		sprintf(str_buffer, "Score: %d", rand_num);
0x49C2	0xB20A    SXTH	R2, R1
; rand_num end address is: 4 (R1)
0x49C4	0x491F    LDR	R1, [PC, #124]
0x49C6	0xA802    ADD	R0, SP, #8
0x49C8	0xB404    PUSH	(R2)
0x49CA	0xB402    PUSH	(R1)
0x49CC	0xB401    PUSH	(R0)
0x49CE	0xF7FFFCE1  BL	_sprintf+0
0x49D2	0xB003    ADD	SP, SP, #12
;cp_game_ctl.h, 232 :: 		TFT_Write_Text(&str_buffer, 0*PX_BLOCK, 0*PX_BLOCK);
0x49D4	0xA802    ADD	R0, SP, #8
0x49D6	0xF2400200  MOVW	R2, #0
0x49DA	0xF2400100  MOVW	R1, #0
0x49DE	0xF7FFFE2F  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 233 :: 		sprintf(str_buffer, "Time: %d", time_count);
0x49E2	0x4819    LDR	R0, [PC, #100]
0x49E4	0x6802    LDR	R2, [R0, #0]
0x49E6	0x4919    LDR	R1, [PC, #100]
0x49E8	0xA802    ADD	R0, SP, #8
0x49EA	0xB404    PUSH	(R2)
0x49EC	0xB402    PUSH	(R1)
0x49EE	0xB401    PUSH	(R0)
0x49F0	0xF7FFFCD0  BL	_sprintf+0
0x49F4	0xB003    ADD	SP, SP, #12
;cp_game_ctl.h, 234 :: 		TFT_Write_Text(&str_buffer, 13*PX_BLOCK, 0*PX_BLOCK);
0x49F6	0xA802    ADD	R0, SP, #8
0x49F8	0xF2400200  MOVW	R2, #0
0x49FC	0xF24001D0  MOVW	R1, #208
0x4A00	0xF7FFFE1E  BL	_TFT_Write_Text+0
;cp_game_ctl.h, 236 :: 		move_snake();
0x4A04	0xF7FFFCE0  BL	_move_snake+0
;cp_game_ctl.h, 237 :: 		dump_ds_buffer();
0x4A08	0xF7FFFEA0  BL	_dump_ds_buffer+0
;cp_game_ctl.h, 238 :: 		Delay_ms(200);
0x4A0C	0xF64967FF  MOVW	R7, #40703
0x4A10	0xF2C00724  MOVT	R7, #36
0x4A14	0xBF00    NOP
0x4A16	0xBF00    NOP
L_start_snake_game88:
0x4A18	0x1E7F    SUBS	R7, R7, #1
0x4A1A	0xD1FD    BNE	L_start_snake_game88
0x4A1C	0xBF00    NOP
0x4A1E	0xBF00    NOP
0x4A20	0xBF00    NOP
;cp_game_ctl.h, 239 :: 		};
0x4A22	0xE7B5    B	L_start_snake_game86
L_start_snake_game87:
;cp_game_ctl.h, 242 :: 		set_sprite_offset(0,0);
0x4A24	0x2100    MOVS	R1, #0
0x4A26	0x2000    MOVS	R0, #0
0x4A28	0xF7FEFFB6  BL	_set_sprite_offset+0
;cp_game_ctl.h, 243 :: 		}
L_end_start_snake_game:
0x4A2C	0xF8DDE000  LDR	LR, [SP, #0]
0x4A30	0xB022    ADD	SP, SP, #136
0x4A32	0x4770    BX	LR
0x4A34	0x00012000  	P7_final_project_main_GAME_PHASE+0
0x4A38	0x00602000  	_g_DS_BUFFER+0
0x4A3C	0x52700000  	_TFT_defaultFont+0
0x4A40	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
0x4A44	0x5C420000  	?lstr_3_P7_final_project_main+0
0x4A48	0x00042000  	P7_final_project_main_time_count+0
0x4A4C	0x5C4C0000  	?lstr_4_P7_final_project_main+0
; end of _start_snake_game
_snake_sprite:
;cp_game_ctl.h, 318 :: 		void snake_sprite() {
0x46C8	0xB081    SUB	SP, SP, #4
0x46CA	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 319 :: 		load_cell_xy(0,1, m_GREEN);
0x46CE	0x2204    MOVS	R2, #4
0x46D0	0x2101    MOVS	R1, #1
0x46D2	0x2000    MOVS	R0, #0
0x46D4	0xF7FFF974  BL	_load_cell_xy+0
;cp_game_ctl.h, 320 :: 		}
L_end_snake_sprite:
0x46D8	0xF8DDE000  LDR	LR, [SP, #0]
0x46DC	0xB001    ADD	SP, SP, #4
0x46DE	0x4770    BX	LR
; end of _snake_sprite
_load_cell_xy:
;cp_pix_render.h, 212 :: 		void load_cell_xy(uint32_t x_var, uint32_t y_var, uint8_t clr_code) {
; clr_code start address is: 8 (R2)
; y_var start address is: 4 (R1)
; x_var start address is: 0 (R0)
0x39C0	0xB081    SUB	SP, SP, #4
; clr_code end address is: 8 (R2)
; y_var end address is: 4 (R1)
; x_var end address is: 0 (R0)
; x_var start address is: 0 (R0)
; y_var start address is: 4 (R1)
; clr_code start address is: 8 (R2)
;cp_pix_render.h, 213 :: 		uint32_t linear_val = 0;
;cp_pix_render.h, 225 :: 		linear_val = ( (y_var * MAX_COL_WIDTH) + x_var );
0x39C2	0xF04F0314  MOV	R3, #20
0x39C6	0x434B    MULS	R3, R1, R3
; y_var end address is: 4 (R1)
0x39C8	0x181C    ADDS	R4, R3, R0
; x_var end address is: 0 (R0)
;cp_pix_render.h, 227 :: 		g_DS_BUFFER[linear_val] = color_8bit;
0x39CA	0x4B02    LDR	R3, [PC, #8]
0x39CC	0x191B    ADDS	R3, R3, R4
0x39CE	0x701A    STRB	R2, [R3, #0]
; clr_code end address is: 8 (R2)
;cp_pix_render.h, 229 :: 		}
L_end_load_cell_xy:
0x39D0	0xB001    ADD	SP, SP, #4
0x39D2	0x4770    BX	LR
0x39D4	0x00602000  	_g_DS_BUFFER+0
; end of _load_cell_xy
_dump_ds_buffer:
;cp_pix_render.h, 232 :: 		void dump_ds_buffer() {
0x474C	0xB083    SUB	SP, SP, #12
0x474E	0xF8CDE000  STR	LR, [SP, #0]
;cp_pix_render.h, 233 :: 		uint32_t i=0;
;cp_pix_render.h, 235 :: 		for (i=0; i < MAX_BLOCK_COUNT  ; i++) {
; i start address is: 4 (R1)
0x4752	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
L_dump_ds_buffer62:
; i start address is: 4 (R1)
0x4754	0xF5B17F96  CMP	R1, #300
0x4758	0xD211    BCS	L_dump_ds_buffer63
;cp_pix_render.h, 237 :: 		if (g_DS_BUFFER[i] != 0xFF) {
0x475A	0x480B    LDR	R0, [PC, #44]
0x475C	0x1840    ADDS	R0, R0, R1
0x475E	0x7800    LDRB	R0, [R0, #0]
0x4760	0xF1B00FFF  CMP	R0, #255
0x4764	0xD009    BEQ	L_dump_ds_buffer65
;cp_pix_render.h, 238 :: 		draw_cell_pos(i, g_DS_BUFFER[i]); // pass the colour code
0x4766	0x4808    LDR	R0, [PC, #32]
0x4768	0x1840    ADDS	R0, R0, R1
0x476A	0x7800    LDRB	R0, [R0, #0]
0x476C	0x9101    STR	R1, [SP, #4]
0x476E	0x9102    STR	R1, [SP, #8]
0x4770	0xB2C1    UXTB	R1, R0
0x4772	0x9802    LDR	R0, [SP, #8]
0x4774	0xF7FFF930  BL	_draw_cell_pos+0
0x4778	0x9901    LDR	R1, [SP, #4]
;cp_pix_render.h, 239 :: 		}
L_dump_ds_buffer65:
;cp_pix_render.h, 235 :: 		for (i=0; i < MAX_BLOCK_COUNT  ; i++) {
0x477A	0x1C49    ADDS	R1, R1, #1
;cp_pix_render.h, 241 :: 		}
; i end address is: 4 (R1)
0x477C	0xE7EA    B	L_dump_ds_buffer62
L_dump_ds_buffer63:
;cp_pix_render.h, 242 :: 		}
L_end_dump_ds_buffer:
0x477E	0xF8DDE000  LDR	LR, [SP, #0]
0x4782	0xB003    ADD	SP, SP, #12
0x4784	0x4770    BX	LR
0x4786	0xBF00    NOP
0x4788	0x00602000  	_g_DS_BUFFER+0
; end of _dump_ds_buffer
_draw_cell_pos:
;cp_pix_render.h, 127 :: 		void draw_cell_pos( uint32_t linear_pos, uint8_t color_8bit) {
; color_8bit start address is: 4 (R1)
; linear_pos start address is: 0 (R0)
0x39D8	0xB084    SUB	SP, SP, #16
0x39DA	0xF8CDE000  STR	LR, [SP, #0]
; color_8bit end address is: 4 (R1)
; linear_pos end address is: 0 (R0)
; linear_pos start address is: 0 (R0)
; color_8bit start address is: 4 (R1)
;cp_pix_render.h, 130 :: 		uint32_t cell_pos = linear_pos;
0x39DE	0x9003    STR	R0, [SP, #12]
; linear_pos end address is: 0 (R0)
;cp_pix_render.h, 133 :: 		if (color_8bit != CUR_BRUSH_COLOUR) {
0x39E0	0x4A14    LDR	R2, [PC, #80]
0x39E2	0x7812    LDRB	R2, [R2, #0]
0x39E4	0x4291    CMP	R1, R2
0x39E6	0xD002    BEQ	L_draw_cell_pos61
;cp_pix_render.h, 147 :: 		set_brush_color(color_8bit);
0x39E8	0xB2C8    UXTB	R0, R1
; color_8bit end address is: 4 (R1)
0x39EA	0xF000FF17  BL	_set_brush_color+0
;cp_pix_render.h, 148 :: 		}
L_draw_cell_pos61:
;cp_pix_render.h, 151 :: 		get_xy(&cell_pos, &x_var, &y_var );
0x39EE	0xAC02    ADD	R4, SP, #8
0x39F0	0xAB01    ADD	R3, SP, #4
0x39F2	0xAA03    ADD	R2, SP, #12
0x39F4	0x4619    MOV	R1, R3
0x39F6	0x4610    MOV	R0, R2
0x39F8	0x4622    MOV	R2, R4
0x39FA	0xF7FDFE95  BL	_get_xy+0
;cp_pix_render.h, 156 :: 		x_var +=offset_x; // right 2 blocks
0x39FE	0x4A0E    LDR	R2, [PC, #56]
0x3A00	0x6813    LDR	R3, [R2, #0]
0x3A02	0x9A01    LDR	R2, [SP, #4]
0x3A04	0x18D6    ADDS	R6, R2, R3
0x3A06	0x9601    STR	R6, [SP, #4]
;cp_pix_render.h, 157 :: 		y_var +=offset_y; // down 1 block
0x3A08	0x4A0C    LDR	R2, [PC, #48]
0x3A0A	0x6813    LDR	R3, [R2, #0]
0x3A0C	0x9A02    LDR	R2, [SP, #8]
0x3A0E	0x18D2    ADDS	R2, R2, R3
0x3A10	0x9202    STR	R2, [SP, #8]
;cp_pix_render.h, 164 :: 		PX_BLOCK + (PX_BLOCK * y_var)               // Lower-right Y
0x3A12	0x0115    LSLS	R5, R2, #4
0x3A14	0xF2050410  ADDW	R4, R5, #16
;cp_pix_render.h, 163 :: 		PX_BLOCK + (PX_BLOCK * x_var),              // Lower-right X
0x3A18	0x0133    LSLS	R3, R6, #4
0x3A1A	0xF2030210  ADDW	R2, R3, #16
0x3A1E	0xB212    SXTH	R2, R2
;cp_pix_render.h, 162 :: 		(y_var * PX_BLOCK),                         // Upper-left Y
0x3A20	0xB229    SXTH	R1, R5
;cp_pix_render.h, 161 :: 		PX_BLOCK * x_var,                           // Upper-left X
0x3A22	0xB218    SXTH	R0, R3
;cp_pix_render.h, 164 :: 		PX_BLOCK + (PX_BLOCK * y_var)               // Lower-right Y
0x3A24	0xB223    SXTH	R3, R4
0x3A26	0xF7FDFE99  BL	_TFT_Rectangle+0
;cp_pix_render.h, 169 :: 		}
L_end_draw_cell_pos:
0x3A2A	0xF8DDE000  LDR	LR, [SP, #0]
0x3A2E	0xB004    ADD	SP, SP, #16
0x3A30	0x4770    BX	LR
0x3A32	0xBF00    NOP
0x3A34	0x00022000  	P7_final_project_main_CUR_BRUSH_COLOUR+0
0x3A38	0x00082000  	P7_final_project_main_offset_x+0
0x3A3C	0x000C2000  	P7_final_project_main_offset_y+0
; end of _draw_cell_pos
_get_xy:
;cp_pix_render.h, 66 :: 		void get_xy(uint32_t *cell_pos, uint32_t *x_var, uint32_t *y_var ) {
; y_var start address is: 8 (R2)
; x_var start address is: 4 (R1)
; cell_pos start address is: 0 (R0)
0x1728	0xB081    SUB	SP, SP, #4
0x172A	0x4604    MOV	R4, R0
; y_var end address is: 8 (R2)
; x_var end address is: 4 (R1)
; cell_pos end address is: 0 (R0)
; cell_pos start address is: 16 (R4)
; x_var start address is: 4 (R1)
; y_var start address is: 8 (R2)
;cp_pix_render.h, 68 :: 		uint32_t row = 0;
; row start address is: 0 (R0)
0x172C	0xF04F0000  MOV	R0, #0
;cp_pix_render.h, 69 :: 		uint32_t col = 0;
;cp_pix_render.h, 70 :: 		uint32_t temp_val = *cell_pos;
0x1730	0x6825    LDR	R5, [R4, #0]
; cell_pos end address is: 16 (R4)
; temp_val start address is: 20 (R5)
; y_var end address is: 8 (R2)
; row end address is: 0 (R0)
; x_var end address is: 4 (R1)
; temp_val end address is: 20 (R5)
0x1732	0x9000    STR	R0, [SP, #0]
0x1734	0x4610    MOV	R0, R2
0x1736	0x9A00    LDR	R2, [SP, #0]
;cp_pix_render.h, 74 :: 		while (temp_val >= (MAX_COL_WIDTH) ) {
L_get_xy48:
; temp_val start address is: 20 (R5)
; row start address is: 8 (R2)
; y_var start address is: 0 (R0)
; x_var start address is: 4 (R1)
0x1738	0x2D14    CMP	R5, #20
0x173A	0xD30A    BCC	L_get_xy49
;cp_pix_render.h, 75 :: 		temp_val -= MAX_COL_WIDTH-1;
0x173C	0xF2A50413  SUBW	R4, R5, #19
0x1740	0x4625    MOV	R5, R4
;cp_pix_render.h, 76 :: 		++row;
0x1742	0x1C52    ADDS	R2, R2, #1
;cp_pix_render.h, 78 :: 		if (temp_val > 0 ) {
0x1744	0x2C00    CMP	R4, #0
0x1746	0xD903    BLS	L__get_xy136
;cp_pix_render.h, 79 :: 		--temp_val; // compensate for zero-index of array by adding 1
0x1748	0x1E6B    SUBS	R3, R5, #1
; temp_val end address is: 20 (R5)
; temp_val start address is: 16 (R4)
0x174A	0x461C    MOV	R4, R3
; temp_val end address is: 16 (R4)
0x174C	0x4625    MOV	R5, R4
;cp_pix_render.h, 80 :: 		}
0x174E	0xE7FF    B	L_get_xy50
L__get_xy136:
;cp_pix_render.h, 78 :: 		if (temp_val > 0 ) {
;cp_pix_render.h, 80 :: 		}
L_get_xy50:
;cp_pix_render.h, 82 :: 		}
; temp_val start address is: 20 (R5)
0x1750	0xE7F2    B	L_get_xy48
L_get_xy49:
;cp_pix_render.h, 94 :: 		*x_var = col;
0x1752	0x600D    STR	R5, [R1, #0]
; x_var end address is: 4 (R1)
; temp_val end address is: 20 (R5)
;cp_pix_render.h, 95 :: 		*y_var = row;
0x1754	0x6002    STR	R2, [R0, #0]
; y_var end address is: 0 (R0)
; row end address is: 8 (R2)
;cp_pix_render.h, 97 :: 		}
L_end_get_xy:
0x1756	0xB001    ADD	SP, SP, #4
0x1758	0x4770    BX	LR
; end of _get_xy
_TFT_Rectangle:
;__Lib_TFT.c, 916 :: 		
0x175C	0xB088    SUB	SP, SP, #32
0x175E	0xF8CDE000  STR	LR, [SP, #0]
0x1762	0xF8AD0010  STRH	R0, [SP, #16]
0x1766	0xF8AD1014  STRH	R1, [SP, #20]
0x176A	0xF8AD2018  STRH	R2, [SP, #24]
0x176E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 922 :: 		
0x1772	0x4C8C    LDR	R4, [PC, #560]
0x1774	0x7824    LDRB	R4, [R4, #0]
0x1776	0x0865    LSRS	R5, R4, #1
0x1778	0xB2ED    UXTB	R5, R5
0x177A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x177E	0x1B64    SUB	R4, R4, R5
0x1780	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x1782	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 923 :: 		
0x1784	0x2C00    CMP	R4, #0
0x1786	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 924 :: 		
0x1788	0x2300    MOVS	R3, #0
0x178A	0xB21B    SXTH	R3, R3
0x178C	0xB218    SXTH	R0, R3
0x178E	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 925 :: 		
0x1790	0x4C85    LDR	R4, [PC, #532]
0x1792	0x8824    LDRH	R4, [R4, #0]
0x1794	0x42A3    CMP	R3, R4
0x1796	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 926 :: 		
0x1798	0x4C83    LDR	R4, [PC, #524]
0x179A	0x8824    LDRH	R4, [R4, #0]
0x179C	0x1E63    SUBS	R3, R4, #1
0x179E	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x17A0	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 925 :: 		
;__Lib_TFT.c, 926 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x17A2	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 928 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x17A4	0x4C7F    LDR	R4, [PC, #508]
0x17A6	0x7824    LDRB	R4, [R4, #0]
0x17A8	0x1E64    SUBS	R4, R4, #1
0x17AA	0xB224    SXTH	R4, R4
0x17AC	0x1065    ASRS	R5, R4, #1
0x17AE	0xB22D    SXTH	R5, R5
0x17B0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x17B4	0x1964    ADDS	R4, R4, R5
0x17B6	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x17B8	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 929 :: 		
0x17BA	0x2C00    CMP	R4, #0
0x17BC	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 930 :: 		
0x17BE	0x2500    MOVS	R5, #0
0x17C0	0xB22D    SXTH	R5, R5
0x17C2	0xB229    SXTH	R1, R5
0x17C4	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 931 :: 		
0x17C6	0x4C78    LDR	R4, [PC, #480]
0x17C8	0x8824    LDRH	R4, [R4, #0]
0x17CA	0x42A5    CMP	R5, R4
0x17CC	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 932 :: 		
0x17CE	0x4C76    LDR	R4, [PC, #472]
0x17D0	0x8824    LDRH	R4, [R4, #0]
0x17D2	0x1E65    SUBS	R5, R4, #1
0x17D4	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x17D6	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 931 :: 		
;__Lib_TFT.c, 932 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x17D8	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 934 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x17DA	0x4C72    LDR	R4, [PC, #456]
0x17DC	0x7824    LDRB	R4, [R4, #0]
0x17DE	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 935 :: 		
0x17E0	0xF8AD1004  STRH	R1, [SP, #4]
0x17E4	0xF8AD0006  STRH	R0, [SP, #6]
0x17E8	0xF9BD2014  LDRSH	R2, [SP, #20]
0x17EC	0xF7FEFF72  BL	_TFT_H_Line+0
0x17F0	0xF9BD0006  LDRSH	R0, [SP, #6]
0x17F4	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 936 :: 		
0x17F8	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x17FC	0xF7FEFF6A  BL	_TFT_H_Line+0
;__Lib_TFT.c, 937 :: 		
0x1800	0xF9BD2010  LDRSH	R2, [SP, #16]
0x1804	0xF9BD101C  LDRSH	R1, [SP, #28]
0x1808	0xF9BD0014  LDRSH	R0, [SP, #20]
0x180C	0xF7FEFEE8  BL	_TFT_V_Line+0
;__Lib_TFT.c, 938 :: 		
0x1810	0xF9BD2018  LDRSH	R2, [SP, #24]
0x1814	0xF9BD101C  LDRSH	R1, [SP, #28]
0x1818	0xF9BD0014  LDRSH	R0, [SP, #20]
0x181C	0xF7FEFEE0  BL	_TFT_V_Line+0
;__Lib_TFT.c, 939 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 941 :: 		
0x1820	0x4C62    LDR	R4, [PC, #392]
0x1822	0x7824    LDRB	R4, [R4, #0]
0x1824	0x2C00    CMP	R4, #0
0x1826	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 942 :: 		
0x182A	0x4C61    LDR	R4, [PC, #388]
0x182C	0x8824    LDRH	R4, [R4, #0]
0x182E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 943 :: 		
0x1832	0x4F5C    LDR	R7, [PC, #368]
0x1834	0x783C    LDRB	R4, [R7, #0]
0x1836	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 945 :: 		
0x183A	0x463C    MOV	R4, R7
0x183C	0x7824    LDRB	R4, [R4, #0]
0x183E	0x1C64    ADDS	R4, R4, #1
0x1840	0xB224    SXTH	R4, R4
0x1842	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 946 :: 		
0x1844	0xB2B5    UXTH	R5, R6
0x1846	0xF9BD4010  LDRSH	R4, [SP, #16]
0x184A	0x1964    ADDS	R4, R4, R5
0x184C	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 947 :: 		
0x1850	0xB2B5    UXTH	R5, R6
0x1852	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1856	0x1964    ADDS	R4, R4, R5
0x1858	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 949 :: 		
0x185C	0x463C    MOV	R4, R7
0x185E	0x7824    LDRB	R4, [R4, #0]
0x1860	0x1CA4    ADDS	R4, R4, #2
0x1862	0xB224    SXTH	R4, R4
0x1864	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 950 :: 		
0x1866	0xB2B5    UXTH	R5, R6
0x1868	0xF9BD4018  LDRSH	R4, [SP, #24]
0x186C	0x1B64    SUB	R4, R4, R5
0x186E	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 951 :: 		
0x1872	0xB2B5    UXTH	R5, R6
0x1874	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1878	0x1B64    SUB	R4, R4, R5
0x187A	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 953 :: 		
0x187E	0x4C4D    LDR	R4, [PC, #308]
0x1880	0x7824    LDRB	R4, [R4, #0]
0x1882	0x2C00    CMP	R4, #0
0x1884	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 954 :: 		
0x1888	0x4C4B    LDR	R4, [PC, #300]
0x188A	0x7824    LDRB	R4, [R4, #0]
0x188C	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 955 :: 		
0x188E	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1892	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x1896	0xF9BD501C  LDRSH	R5, [SP, #28]
0x189A	0xF8BD400A  LDRH	R4, [SP, #10]
0x189E	0x42AC    CMP	R4, R5
0x18A0	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 956 :: 		
0x18A2	0xF9BD5014  LDRSH	R5, [SP, #20]
0x18A6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x18AA	0x1B67    SUB	R7, R4, R5
0x18AC	0xF9BD5014  LDRSH	R5, [SP, #20]
0x18B0	0xF8BD400A  LDRH	R4, [SP, #10]
0x18B4	0x1B66    SUB	R6, R4, R5
0x18B6	0x4C41    LDR	R4, [PC, #260]
0x18B8	0x8825    LDRH	R5, [R4, #0]
0x18BA	0x4C41    LDR	R4, [PC, #260]
0x18BC	0x8824    LDRH	R4, [R4, #0]
0x18BE	0xB2BB    UXTH	R3, R7
0x18C0	0xB2B2    UXTH	R2, R6
0x18C2	0xB2A9    UXTH	R1, R5
0x18C4	0xB2A0    UXTH	R0, R4
0x18C6	0xF7FEFE2B  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 957 :: 		
0x18CA	0x2101    MOVS	R1, #1
0x18CC	0xF000F8E2  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 958 :: 		
0x18D0	0xF8BD200A  LDRH	R2, [SP, #10]
0x18D4	0xF9BD1018  LDRSH	R1, [SP, #24]
0x18D8	0xF9BD0010  LDRSH	R0, [SP, #16]
0x18DC	0xF7FEFEFA  BL	_TFT_H_Line+0
;__Lib_TFT.c, 955 :: 		
0x18E0	0xF8BD400A  LDRH	R4, [SP, #10]
0x18E4	0x1C64    ADDS	R4, R4, #1
0x18E6	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 959 :: 		
0x18EA	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 960 :: 		
0x18EC	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 961 :: 		
0x18EE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x18F2	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x18F6	0xF9BD5018  LDRSH	R5, [SP, #24]
0x18FA	0xF8BD4008  LDRH	R4, [SP, #8]
0x18FE	0x42AC    CMP	R4, R5
0x1900	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 962 :: 		
0x1902	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1906	0xF9BD4018  LDRSH	R4, [SP, #24]
0x190A	0x1B67    SUB	R7, R4, R5
0x190C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1910	0xF8BD4008  LDRH	R4, [SP, #8]
0x1914	0x1B66    SUB	R6, R4, R5
0x1916	0x4C29    LDR	R4, [PC, #164]
0x1918	0x8825    LDRH	R5, [R4, #0]
0x191A	0x4C29    LDR	R4, [PC, #164]
0x191C	0x8824    LDRH	R4, [R4, #0]
0x191E	0xB2BB    UXTH	R3, R7
0x1920	0xB2B2    UXTH	R2, R6
0x1922	0xB2A9    UXTH	R1, R5
0x1924	0xB2A0    UXTH	R0, R4
0x1926	0xF7FEFDFB  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 963 :: 		
0x192A	0x2101    MOVS	R1, #1
0x192C	0xF000F8B2  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 964 :: 		
0x1930	0xF8BD2008  LDRH	R2, [SP, #8]
0x1934	0xF9BD101C  LDRSH	R1, [SP, #28]
0x1938	0xF9BD0014  LDRSH	R0, [SP, #20]
0x193C	0xF7FEFE50  BL	_TFT_V_Line+0
;__Lib_TFT.c, 961 :: 		
0x1940	0xF8BD4008  LDRH	R4, [SP, #8]
0x1944	0x1C64    ADDS	R4, R4, #1
0x1946	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 965 :: 		
0x194A	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 966 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 967 :: 		
0x194C	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 968 :: 		
0x194E	0x4C1D    LDR	R4, [PC, #116]
0x1950	0x8824    LDRH	R4, [R4, #0]
0x1952	0x2101    MOVS	R1, #1
0x1954	0xB2A0    UXTH	R0, R4
0x1956	0xF000F89D  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 969 :: 		
0x195A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x195E	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x1962	0xF9BD501C  LDRSH	R5, [SP, #28]
0x1966	0xF8BD400A  LDRH	R4, [SP, #10]
0x196A	0x42AC    CMP	R4, R5
0x196C	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 970 :: 		
0x196E	0xF8BD200A  LDRH	R2, [SP, #10]
0x1972	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1976	0xF9BD0010  LDRSH	R0, [SP, #16]
0x197A	0xF7FEFEAB  BL	_TFT_H_Line+0
;__Lib_TFT.c, 969 :: 		
0x197E	0xF8BD400A  LDRH	R4, [SP, #10]
0x1982	0x1C64    ADDS	R4, R4, #1
0x1984	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 970 :: 		
0x1988	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 971 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 973 :: 		
0x198A	0xF8BD500C  LDRH	R5, [SP, #12]
0x198E	0x4C08    LDR	R4, [PC, #32]
0x1990	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 974 :: 		
0x1992	0xF89D500E  LDRB	R5, [SP, #14]
0x1996	0x4C03    LDR	R4, [PC, #12]
0x1998	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 976 :: 		
L_end_TFT_Rectangle:
0x199A	0xF8DDE000  LDR	LR, [SP, #0]
0x199E	0xB008    ADD	SP, SP, #32
0x19A0	0x4770    BX	LR
0x19A2	0xBF00    NOP
0x19A4	0x01BA2000  	__Lib_TFT_PenWidth+0
0x19A8	0x01B62000  	_TFT_DISP_WIDTH+0
0x19AC	0x01BB2000  	__Lib_TFT_BrushEnabled+0
0x19B0	0x01CC2000  	__Lib_TFT_PenColor+0
0x19B4	0x01CE2000  	__Lib_TFT_GradientEnabled+0
0x19B8	0x01CF2000  	__Lib_TFT_GradientOrientation+0
0x19BC	0x01D22000  	__Lib_TFT_GradColorTo+0
0x19C0	0x01D02000  	__Lib_TFT_GradColorFrom+0
0x19C4	0x01D42000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x06D4	0xB086    SUB	SP, SP, #24
0x06D6	0xF8CDE000  STR	LR, [SP, #0]
0x06DA	0xF8AD000C  STRH	R0, [SP, #12]
0x06DE	0xF8AD1010  STRH	R1, [SP, #16]
0x06E2	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x06E6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x06EA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x06EE	0x42A3    CMP	R3, R4
0x06F0	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x06F2	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x06F6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x06FA	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x06FE	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x0702	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0706	0x2B00    CMP	R3, #0
0x0708	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x070A	0x2300    MOVS	R3, #0
0x070C	0xB21B    SXTH	R3, R3
0x070E	0xF8AD300C  STRH	R3, [SP, #12]
0x0712	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x0714	0x4B4B    LDR	R3, [PC, #300]
0x0716	0x881C    LDRH	R4, [R3, #0]
0x0718	0xF9BD300C  LDRSH	R3, [SP, #12]
0x071C	0x42A3    CMP	R3, R4
0x071E	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x0720	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x0722	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0726	0x2B00    CMP	R3, #0
0x0728	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x072A	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x072C	0x4B45    LDR	R3, [PC, #276]
0x072E	0x881C    LDRH	R4, [R3, #0]
0x0730	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0734	0x42A3    CMP	R3, R4
0x0736	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x0738	0x4B42    LDR	R3, [PC, #264]
0x073A	0x881B    LDRH	R3, [R3, #0]
0x073C	0x1E5B    SUBS	R3, R3, #1
0x073E	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x0742	0x2301    MOVS	R3, #1
0x0744	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x0748	0x4B3F    LDR	R3, [PC, #252]
0x074A	0x781C    LDRB	R4, [R3, #0]
0x074C	0xF89D3008  LDRB	R3, [SP, #8]
0x0750	0x42A3    CMP	R3, R4
0x0752	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x0756	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x075A	0xF0000301  AND	R3, R0, #1
0x075E	0xB21B    SXTH	R3, R3
0x0760	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x0762	0x4241    RSBS	R1, R0, #0
0x0764	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x0766	0xB208    SXTH	R0, R1
0x0768	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x076A	0x1044    ASRS	R4, R0, #1
0x076C	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x076E	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x0770	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0774	0x191B    ADDS	R3, R3, R4
0x0776	0xB21B    SXTH	R3, R3
0x0778	0x2B00    CMP	R3, #0
0x077A	0xDB08    BLT	L__TFT_H_Line954
0x077C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0780	0x185C    ADDS	R4, R3, R1
0x0782	0xB224    SXTH	R4, R4
0x0784	0x4B31    LDR	R3, [PC, #196]
0x0786	0x881B    LDRH	R3, [R3, #0]
0x0788	0x429C    CMP	R4, R3
0x078A	0xD200    BCS	L__TFT_H_Line953
0x078C	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x078E	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x0790	0x4B2F    LDR	R3, [PC, #188]
0x0792	0x781B    LDRB	R3, [R3, #0]
0x0794	0x2B00    CMP	R3, #0
0x0796	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x0798	0x2400    MOVS	R4, #0
0x079A	0xB264    SXTB	R4, R4
0x079C	0x4B2D    LDR	R3, [PC, #180]
0x079E	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x07A0	0xF003F94E  BL	__Lib_TFT_Is_SSD1963_Set+0
0x07A4	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x07A6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x07AA	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x07AC	0xB2A3    UXTH	R3, R4
0x07AE	0xF9BD2010  LDRSH	R2, [SP, #16]
0x07B2	0xB2A1    UXTH	R1, R4
0x07B4	0xF9BD000C  LDRSH	R0, [SP, #12]
0x07B8	0x4C27    LDR	R4, [PC, #156]
0x07BA	0x6824    LDR	R4, [R4, #0]
0x07BC	0x47A0    BLX	R4
0x07BE	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x07C0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x07C4	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x07C6	0xB2A1    UXTH	R1, R4
0x07C8	0xF9BD000C  LDRSH	R0, [SP, #12]
0x07CC	0x4C23    LDR	R4, [PC, #140]
0x07CE	0x6824    LDR	R4, [R4, #0]
0x07D0	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x07D2	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x07D6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x07DA	0x4298    CMP	R0, R3
0x07DC	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x07DE	0x4B20    LDR	R3, [PC, #128]
0x07E0	0x881C    LDRH	R4, [R3, #0]
0x07E2	0xF8AD0004  STRH	R0, [SP, #4]
0x07E6	0xB2A0    UXTH	R0, R4
0x07E8	0x4C1E    LDR	R4, [PC, #120]
0x07EA	0x6824    LDR	R4, [R4, #0]
0x07EC	0x47A0    BLX	R4
0x07EE	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x07F2	0x1C41    ADDS	R1, R0, #1
0x07F4	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x07F6	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x07F8	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x07FA	0x2401    MOVS	R4, #1
0x07FC	0xB264    SXTB	R4, R4
0x07FE	0x4B15    LDR	R3, [PC, #84]
0x0800	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x0802	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x0804	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x0808	0xF9BD3010  LDRSH	R3, [SP, #16]
0x080C	0x4298    CMP	R0, R3
0x080E	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x0810	0x4B13    LDR	R3, [PC, #76]
0x0812	0x881B    LDRH	R3, [R3, #0]
0x0814	0xF8AD0004  STRH	R0, [SP, #4]
0x0818	0xB29A    UXTH	R2, R3
0x081A	0xF9BD1014  LDRSH	R1, [SP, #20]
0x081E	0xB200    SXTH	R0, R0
0x0820	0xF000FAB4  BL	_TFT_Dot+0
0x0824	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x0828	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x082A	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x082C	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x082E	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x0830	0xF89D3008  LDRB	R3, [SP, #8]
0x0834	0x1C5B    ADDS	R3, R3, #1
0x0836	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x083A	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x083C	0xF8DDE000  LDR	LR, [SP, #0]
0x0840	0xB006    ADD	SP, SP, #24
0x0842	0x4770    BX	LR
0x0844	0x01B62000  	_TFT_DISP_WIDTH+0
0x0848	0x01BA2000  	__Lib_TFT_PenWidth+0
0x084C	0x01B82000  	_TFT_DISP_HEIGHT+0
0x0850	0x003B2000  	__Lib_TFT___no_acceleration+0
0x0854	0x01BC4223  	TFT_CS+0
0x0858	0x01BC2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x085C	0x01C02000  	_TFT_Set_Address_Ptr+0
0x0860	0x01CC2000  	__Lib_TFT_PenColor+0
0x0864	0x01C42000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x05E0	0xB086    SUB	SP, SP, #24
0x05E2	0xF8CDE000  STR	LR, [SP, #0]
0x05E6	0xF8AD1004  STRH	R1, [SP, #4]
0x05EA	0xB201    SXTH	R1, R0
0x05EC	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x05F0	0x4281    CMP	R1, R0
0x05F2	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x05F4	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x05F6	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x05F8	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x05FA	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x05FC	0x2900    CMP	R1, #0
0x05FE	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x0600	0x2100    MOVS	R1, #0
0x0602	0xB209    SXTH	R1, R1
0x0604	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x0606	0x4B2F    LDR	R3, [PC, #188]
0x0608	0x881B    LDRH	R3, [R3, #0]
0x060A	0x4299    CMP	R1, R3
0x060C	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x060E	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x0610	0x2800    CMP	R0, #0
0x0612	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x0614	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x0616	0x4B2B    LDR	R3, [PC, #172]
0x0618	0x881B    LDRH	R3, [R3, #0]
0x061A	0x4298    CMP	R0, R3
0x061C	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x061E	0x4B29    LDR	R3, [PC, #164]
0x0620	0x881B    LDRH	R3, [R3, #0]
0x0622	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0624	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x0626	0xB203    SXTH	R3, R0
0x0628	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x062A	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x062C	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x062E	0xB215    SXTH	R5, R2
0x0630	0xB20A    SXTH	R2, R1
0x0632	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0634	0x4B24    LDR	R3, [PC, #144]
0x0636	0x781B    LDRB	R3, [R3, #0]
0x0638	0x4298    CMP	R0, R3
0x063A	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x063C	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x063E	0xF0040301  AND	R3, R4, #1
0x0642	0xB21B    SXTH	R3, R3
0x0644	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x0646	0x4264    RSBS	R4, R4, #0
0x0648	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x064A	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x064C	0x1063    ASRS	R3, R4, #1
0x064E	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x0650	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x0652	0x18EB    ADDS	R3, R5, R3
0x0654	0xB21B    SXTH	R3, R3
0x0656	0x2B00    CMP	R3, #0
0x0658	0xDB06    BLT	L__TFT_V_Line958
0x065A	0x19AC    ADDS	R4, R5, R6
0x065C	0xB224    SXTH	R4, R4
0x065E	0x4B1B    LDR	R3, [PC, #108]
0x0660	0x881B    LDRH	R3, [R3, #0]
0x0662	0x429C    CMP	R4, R3
0x0664	0xD200    BCS	L__TFT_V_Line957
0x0666	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x0668	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x066A	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x066C	0x428F    CMP	R7, R1
0x066E	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x0670	0x4B17    LDR	R3, [PC, #92]
0x0672	0x881C    LDRH	R4, [R3, #0]
0x0674	0x19AB    ADDS	R3, R5, R6
0x0676	0xF88D0004  STRB	R0, [SP, #4]
0x067A	0xF8AD1008  STRH	R1, [SP, #8]
0x067E	0xF8AD200C  STRH	R2, [SP, #12]
0x0682	0xF8AD5010  STRH	R5, [SP, #16]
0x0686	0xF8AD6012  STRH	R6, [SP, #18]
0x068A	0xF8AD7014  STRH	R7, [SP, #20]
0x068E	0xB2A2    UXTH	R2, R4
0x0690	0xB239    SXTH	R1, R7
0x0692	0xB218    SXTH	R0, R3
0x0694	0xF000FB7A  BL	_TFT_Dot+0
0x0698	0xF8BD7014  LDRH	R7, [SP, #20]
0x069C	0xF9BD6012  LDRSH	R6, [SP, #18]
0x06A0	0xF9BD5010  LDRSH	R5, [SP, #16]
0x06A4	0xF9BD200C  LDRSH	R2, [SP, #12]
0x06A8	0xF9BD1008  LDRSH	R1, [SP, #8]
0x06AC	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x06B0	0x1C7F    ADDS	R7, R7, #1
0x06B2	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x06B4	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x06B6	0x1C40    ADDS	R0, R0, #1
0x06B8	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x06BA	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x06BC	0xF8DDE000  LDR	LR, [SP, #0]
0x06C0	0xB006    ADD	SP, SP, #24
0x06C2	0x4770    BX	LR
0x06C4	0x01B82000  	_TFT_DISP_HEIGHT+0
0x06C8	0x01BA2000  	__Lib_TFT_PenWidth+0
0x06CC	0x01B62000  	_TFT_DISP_WIDTH+0
0x06D0	0x01CC2000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x0520	0xB083    SUB	SP, SP, #12
0x0522	0xF8CDE000  STR	LR, [SP, #0]
0x0526	0xB287    UXTH	R7, R0
0x0528	0xFA1FF881  UXTH	R8, R1
0x052C	0xFA1FF982  UXTH	R9, R2
0x0530	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x0534	0xF1B90F00  CMP	R9, #0
0x0538	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x053A	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x053C	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x053E	0x45D1    CMP	R9, R10
0x0540	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x0542	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x0546	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x0548	0xAE02    ADD	R6, SP, #8
0x054A	0xF10D0506  ADD	R5, SP, #6
0x054E	0xAC01    ADD	R4, SP, #4
0x0550	0x4633    MOV	R3, R6
0x0552	0x462A    MOV	R2, R5
0x0554	0x4621    MOV	R1, R4
0x0556	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x0558	0xF7FFFE16  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x055C	0xF10D0609  ADD	R6, SP, #9
0x0560	0xF10D0507  ADD	R5, SP, #7
0x0564	0xF10D0405  ADD	R4, SP, #5
0x0568	0x4633    MOV	R3, R6
0x056A	0x462A    MOV	R2, R5
0x056C	0x4621    MOV	R1, R4
0x056E	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x0572	0xF7FFFE09  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x0576	0xFA1FF689  UXTH	R6, R9
0x057A	0xF89D5005  LDRB	R5, [SP, #5]
0x057E	0xF89D4004  LDRB	R4, [SP, #4]
0x0582	0x1B2C    SUB	R4, R5, R4
0x0584	0xB224    SXTH	R4, R4
0x0586	0x4374    MULS	R4, R6, R4
0x0588	0xFB94F5FA  SDIV	R5, R4, R10
0x058C	0xF89D4004  LDRB	R4, [SP, #4]
0x0590	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x0594	0xFA1FF689  UXTH	R6, R9
0x0598	0xF89D5007  LDRB	R5, [SP, #7]
0x059C	0xF89D4006  LDRB	R4, [SP, #6]
0x05A0	0x1B2C    SUB	R4, R5, R4
0x05A2	0xB224    SXTH	R4, R4
0x05A4	0x4374    MULS	R4, R6, R4
0x05A6	0xFB94F5FA  SDIV	R5, R4, R10
0x05AA	0xF89D4006  LDRB	R4, [SP, #6]
0x05AE	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x05B0	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x05B4	0xF89D5009  LDRB	R5, [SP, #9]
0x05B8	0xF89D4008  LDRB	R4, [SP, #8]
0x05BC	0x1B2C    SUB	R4, R5, R4
0x05BE	0xB224    SXTH	R4, R4
0x05C0	0x4374    MULS	R4, R6, R4
0x05C2	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x05C6	0xF89D4008  LDRB	R4, [SP, #8]
0x05CA	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x05CC	0xB2E2    UXTB	R2, R4
0x05CE	0xB2F9    UXTB	R1, R7
0x05D0	0xFA5FF088  UXTB	R0, R8
0x05D4	0xF7FFFDE6  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x05D8	0xF8DDE000  LDR	LR, [SP, #0]
0x05DC	0xB003    ADD	SP, SP, #12
0x05DE	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x018A	0x0AC4    LSRS	R4, R0, #11
0x018C	0xB2A4    UXTH	R4, R4
0x018E	0x00E4    LSLS	R4, R4, #3
0x0190	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x0192	0x0944    LSRS	R4, R0, #5
0x0194	0xB2A4    UXTH	R4, R4
0x0196	0x00A4    LSLS	R4, R4, #2
0x0198	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x019A	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x019C	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x019E	0xB001    ADD	SP, SP, #4
0x01A0	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x01A4	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x01A6	0x08C3    LSRS	R3, R0, #3
0x01A8	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x01AA	0x02DC    LSLS	R4, R3, #11
0x01AC	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x01AE	0x088B    LSRS	R3, R1, #2
0x01B0	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x01B2	0x015B    LSLS	R3, R3, #5
0x01B4	0xB29B    UXTH	R3, R3
0x01B6	0x431C    ORRS	R4, R3
0x01B8	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x01BA	0x08D3    LSRS	R3, R2, #3
0x01BC	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x01BE	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x01C2	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x01C4	0xB001    ADD	SP, SP, #4
0x01C6	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_rand:
;__Lib_CStdlib.c, 307 :: 		
0x45FC	0xB081    SUB	SP, SP, #4
0x45FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_CStdlib.c, 308 :: 		
0x4602	0x480C    LDR	R0, [PC, #48]
0x4604	0xF9B00000  LDRSH	R0, [R0, #0]
0x4608	0xB910    CBNZ	R0, L_rand75
;__Lib_CStdlib.c, 309 :: 		
0x460A	0x2001    MOVS	R0, #1
0x460C	0xF7FFF806  BL	_srand+0
L_rand75:
;__Lib_CStdlib.c, 310 :: 		
0x4610	0x4A09    LDR	R2, [PC, #36]
0x4612	0x6811    LDR	R1, [R2, #0]
0x4614	0x4809    LDR	R0, [PC, #36]
0x4616	0x4341    MULS	R1, R0, R1
0x4618	0xF2430039  MOVW	R0, #12345
0x461C	0x1808    ADDS	R0, R1, R0
0x461E	0x1401    ASRS	R1, R0, #16
0x4620	0xF64770FF  MOVW	R0, #32767
0x4624	0xEA010000  AND	R0, R1, R0, LSL #0
0x4628	0x6010    STR	R0, [R2, #0]
;__Lib_CStdlib.c, 311 :: 		
0x462A	0xB200    SXTH	R0, R0
;__Lib_CStdlib.c, 312 :: 		
L_end_rand:
0x462C	0xF8DDE000  LDR	LR, [SP, #0]
0x4630	0xB001    ADD	SP, SP, #4
0x4632	0x4770    BX	LR
0x4634	0x005A2000  	__Lib_CStdlib_randf+0
0x4638	0x01902000  	__Lib_CStdlib_randx+0
0x463C	0x4E6D41C6  	#1103515245
; end of _rand
_srand:
;__Lib_CStdlib.c, 301 :: 		
; x start address is: 0 (R0)
0x361C	0xB081    SUB	SP, SP, #4
; x end address is: 0 (R0)
; x start address is: 0 (R0)
;__Lib_CStdlib.c, 302 :: 		
0x361E	0x4904    LDR	R1, [PC, #16]
0x3620	0x6008    STR	R0, [R1, #0]
; x end address is: 0 (R0)
;__Lib_CStdlib.c, 303 :: 		
0x3622	0x2201    MOVS	R2, #1
0x3624	0xB212    SXTH	R2, R2
0x3626	0x4903    LDR	R1, [PC, #12]
0x3628	0x800A    STRH	R2, [R1, #0]
;__Lib_CStdlib.c, 304 :: 		
L_end_srand:
0x362A	0xB001    ADD	SP, SP, #4
0x362C	0x4770    BX	LR
0x362E	0xBF00    NOP
0x3630	0x01902000  	__Lib_CStdlib_randx+0
0x3634	0x005A2000  	__Lib_CStdlib_randf+0
; end of _srand
_render_rect_mask:
;cp_pix_render.h, 196 :: 		void render_rect_mask(uint32_t ul_x, uint32_t ul_y, uint32_t lr_x, uint32_t lr_y, uint8_t color_8bit) {
; lr_y start address is: 12 (R3)
; lr_x start address is: 8 (R2)
; ul_y start address is: 4 (R1)
; ul_x start address is: 0 (R0)
0x4418	0xB081    SUB	SP, SP, #4
0x441A	0xF8CDE000  STR	LR, [SP, #0]
0x441E	0x4680    MOV	R8, R0
0x4420	0x4689    MOV	R9, R1
0x4422	0x4692    MOV	R10, R2
0x4424	0x469B    MOV	R11, R3
; lr_y end address is: 12 (R3)
; lr_x end address is: 8 (R2)
; ul_y end address is: 4 (R1)
; ul_x end address is: 0 (R0)
; ul_x start address is: 32 (R8)
; ul_y start address is: 36 (R9)
; lr_x start address is: 40 (R10)
; lr_y start address is: 44 (R11)
; color_8bit start address is: 16 (R4)
0x4426	0xF89D4004  LDRB	R4, [SP, #4]
;cp_pix_render.h, 199 :: 		set_brush_color(color_8bit);
0x442A	0xB2E0    UXTB	R0, R4
; color_8bit end address is: 16 (R4)
0x442C	0xF000F9F6  BL	_set_brush_color+0
;cp_pix_render.h, 205 :: 		PX_BLOCK * lr_y                // Lower-right Y
0x4430	0xEA4F170B  LSL	R7, R11, #4
; lr_y end address is: 44 (R11)
;cp_pix_render.h, 204 :: 		PX_BLOCK * lr_x,               // Lower-right X
0x4434	0xEA4F160A  LSL	R6, R10, #4
; lr_x end address is: 40 (R10)
;cp_pix_render.h, 203 :: 		PX_BLOCK * ul_y,               // Upper-left Y
0x4438	0xEA4F1509  LSL	R5, R9, #4
; ul_y end address is: 36 (R9)
;cp_pix_render.h, 202 :: 		PX_BLOCK * ul_x,               // Upper-left X
0x443C	0xEA4F1408  LSL	R4, R8, #4
; ul_x end address is: 32 (R8)
;cp_pix_render.h, 205 :: 		PX_BLOCK * lr_y                // Lower-right Y
0x4440	0xB23B    SXTH	R3, R7
;cp_pix_render.h, 204 :: 		PX_BLOCK * lr_x,               // Lower-right X
0x4442	0xB232    SXTH	R2, R6
;cp_pix_render.h, 203 :: 		PX_BLOCK * ul_y,               // Upper-left Y
0x4444	0xB229    SXTH	R1, R5
;cp_pix_render.h, 202 :: 		PX_BLOCK * ul_x,               // Upper-left X
0x4446	0xB220    SXTH	R0, R4
;cp_pix_render.h, 205 :: 		PX_BLOCK * lr_y                // Lower-right Y
0x4448	0xF7FDF988  BL	_TFT_Rectangle+0
;cp_pix_render.h, 207 :: 		}
L_end_render_rect_mask:
0x444C	0xF8DDE000  LDR	LR, [SP, #0]
0x4450	0xB001    ADD	SP, SP, #4
0x4452	0x4770    BX	LR
; end of _render_rect_mask
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x4394	0xB082    SUB	SP, SP, #8
0x4396	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 40 (R10)
0x439A	0xF8DDA008  LDR	R10, [SP, #8]
0x439E	0x9803    LDR	R0, [SP, #12]
0x43A0	0x9003    STR	R0, [SP, #12]
;__Lib_Sprintf.c, 732 :: 		
0x43A2	0xA901    ADD	R1, SP, #4
0x43A4	0xA803    ADD	R0, SP, #12
0x43A6	0x1D00    ADDS	R0, R0, #4
0x43A8	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x43AA	0x460A    MOV	R2, R1
0x43AC	0x9903    LDR	R1, [SP, #12]
0x43AE	0x4650    MOV	R0, R10
0x43B0	0xF7FDFDC0  BL	__Lib_Sprintf__doprntf+0
; cnt start address is: 8 (R2)
0x43B4	0xB202    SXTH	R2, R0
;__Lib_Sprintf.c, 734 :: 		
0x43B6	0xEB0A0100  ADD	R1, R10, R0, LSL #0
; wh end address is: 40 (R10)
0x43BA	0x2000    MOVS	R0, #0
0x43BC	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x43BE	0xB210    SXTH	R0, R2
; cnt end address is: 8 (R2)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x43C0	0xF8DDE000  LDR	LR, [SP, #0]
0x43C4	0xB002    ADD	SP, SP, #8
0x43C6	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; pb start address is: 0 (R0)
0x1F34	0xB08F    SUB	SP, SP, #60
0x1F36	0xF8CDE000  STR	LR, [SP, #0]
0x1F3A	0x910B    STR	R1, [SP, #44]
0x1F3C	0x920C    STR	R2, [SP, #48]
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
;__Lib_Sprintf.c, 193 :: 		
0x1F3E	0xF2400300  MOVW	R3, #0
0x1F42	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1F46	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; pb start address is: 8 (R2)
0x1F48	0x9C0B    LDR	R4, [SP, #44]
0x1F4A	0x9B0B    LDR	R3, [SP, #44]
0x1F4C	0x1C5B    ADDS	R3, R3, #1
0x1F4E	0x930B    STR	R3, [SP, #44]
0x1F50	0x7823    LDRB	R3, [R4, #0]
0x1F52	0xF88D3012  STRB	R3, [SP, #18]
0x1F56	0x2B00    CMP	R3, #0
0x1F58	0xF0018251  BEQ	L___Lib_Sprintf__doprntf11
;__Lib_Sprintf.c, 224 :: 		
0x1F5C	0xF89D3012  LDRB	R3, [SP, #18]
0x1F60	0x2B25    CMP	R3, #37
0x1F62	0xD00A    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x1F64	0xF89D3012  LDRB	R3, [SP, #18]
0x1F68	0x7013    STRB	R3, [R2, #0]
0x1F6A	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x1F6C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F70	0x1C5B    ADDS	R3, R3, #1
0x1F72	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 226 :: 		
0x1F76	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x1F78	0xE7E6    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; pb start address is: 8 (R2)
0x1F7A	0x2300    MOVS	R3, #0
0x1F7C	0xB21B    SXTH	R3, R3
0x1F7E	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 229 :: 		
0x1F82	0x2300    MOVS	R3, #0
0x1F84	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1F88	0xE031    B	L___Lib_Sprintf__doprntf16
; pb end address is: 8 (R2)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; pb start address is: 8 (R2)
0x1F8A	0xF8BD3016  LDRH	R3, [SP, #22]
0x1F8E	0xF0430308  ORR	R3, R3, #8
0x1F92	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 234 :: 		
0x1F96	0x9B0B    LDR	R3, [SP, #44]
0x1F98	0x1C5B    ADDS	R3, R3, #1
0x1F9A	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 235 :: 		
0x1F9C	0xE03C    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
0x1F9E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FA2	0xF0430301  ORR	R3, R3, #1
0x1FA6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 239 :: 		
0x1FAA	0x9B0B    LDR	R3, [SP, #44]
0x1FAC	0x1C5B    ADDS	R3, R3, #1
0x1FAE	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 240 :: 		
0x1FB0	0xE032    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
0x1FB2	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FB6	0xF0430302  ORR	R3, R3, #2
0x1FBA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 244 :: 		
0x1FBE	0x9B0B    LDR	R3, [SP, #44]
0x1FC0	0x1C5B    ADDS	R3, R3, #1
0x1FC2	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 245 :: 		
0x1FC4	0xE028    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
0x1FC6	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FCA	0xF4436300  ORR	R3, R3, #2048
0x1FCE	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 249 :: 		
0x1FD2	0x9B0B    LDR	R3, [SP, #44]
0x1FD4	0x1C5B    ADDS	R3, R3, #1
0x1FD6	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 250 :: 		
0x1FD8	0xE01E    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
0x1FDA	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FDE	0xF0430304  ORR	R3, R3, #4
0x1FE2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 254 :: 		
0x1FE6	0x9B0B    LDR	R3, [SP, #44]
0x1FE8	0x1C5B    ADDS	R3, R3, #1
0x1FEA	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 255 :: 		
0x1FEC	0xE014    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
0x1FEE	0x9B0B    LDR	R3, [SP, #44]
0x1FF0	0x781B    LDRB	R3, [R3, #0]
0x1FF2	0x2B2D    CMP	R3, #45
0x1FF4	0xD0C9    BEQ	L___Lib_Sprintf__doprntf18
0x1FF6	0x9B0B    LDR	R3, [SP, #44]
0x1FF8	0x781B    LDRB	R3, [R3, #0]
0x1FFA	0x2B20    CMP	R3, #32
0x1FFC	0xD0CF    BEQ	L___Lib_Sprintf__doprntf19
0x1FFE	0x9B0B    LDR	R3, [SP, #44]
0x2000	0x781B    LDRB	R3, [R3, #0]
0x2002	0x2B2B    CMP	R3, #43
0x2004	0xD0D5    BEQ	L___Lib_Sprintf__doprntf20
0x2006	0x9B0B    LDR	R3, [SP, #44]
0x2008	0x781B    LDRB	R3, [R3, #0]
0x200A	0x2B23    CMP	R3, #35
0x200C	0xD0DB    BEQ	L___Lib_Sprintf__doprntf21
0x200E	0x9B0B    LDR	R3, [SP, #44]
0x2010	0x781B    LDRB	R3, [R3, #0]
0x2012	0x2B30    CMP	R3, #48
0x2014	0xD0E1    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x2016	0xE000    B	L___Lib_Sprintf__doprntf14
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
0x2018	0xE7B6    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x201A	0xF8BD3016  LDRH	R3, [SP, #22]
0x201E	0xF0030302  AND	R3, R3, #2
0x2022	0xB29B    UXTH	R3, R3
0x2024	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf23
;__Lib_Sprintf.c, 260 :: 		
0x2026	0xF8BD4016  LDRH	R4, [SP, #22]
0x202A	0xF64F73FE  MOVW	R3, #65534
0x202E	0xEA040303  AND	R3, R4, R3, LSL #0
0x2032	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
0x2036	0xF8BD3016  LDRH	R3, [SP, #22]
0x203A	0xF0030308  AND	R3, R3, #8
0x203E	0xB29B    UXTH	R3, R3
0x2040	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf24
;__Lib_Sprintf.c, 262 :: 		
0x2042	0xF8BD4016  LDRH	R4, [SP, #22]
0x2046	0xF64F73FB  MOVW	R3, #65531
0x204A	0xEA040303  AND	R3, R4, R3, LSL #0
0x204E	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
0x2052	0x9B0B    LDR	R3, [SP, #44]
0x2054	0x781B    LDRB	R3, [R3, #0]
0x2056	0xB2D8    UXTB	R0, R3
0x2058	0xF7FFFD7C  BL	_isdigit+0
0x205C	0xB1E8    CBZ	R0, L___Lib_Sprintf__doprntf25
;__Lib_Sprintf.c, 264 :: 		
0x205E	0x2300    MOVS	R3, #0
0x2060	0xB21B    SXTH	R3, R3
0x2062	0xF8AD3014  STRH	R3, [SP, #20]
; pb end address is: 8 (R2)
0x2066	0x4615    MOV	R5, R2
;__Lib_Sprintf.c, 265 :: 		
0x2068	0xE7FF    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 267 :: 		
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x206A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x206E	0x230A    MOVS	R3, #10
0x2070	0xB21B    SXTH	R3, R3
0x2072	0x435C    MULS	R4, R3, R4
0x2074	0xB224    SXTH	R4, R4
0x2076	0x9B0B    LDR	R3, [SP, #44]
0x2078	0x781B    LDRB	R3, [R3, #0]
0x207A	0x18E3    ADDS	R3, R4, R3
0x207C	0xB21B    SXTH	R3, R3
0x207E	0x3B30    SUBS	R3, #48
0x2080	0xF8AD3014  STRH	R3, [SP, #20]
0x2084	0x9B0B    LDR	R3, [SP, #44]
0x2086	0x1C5B    ADDS	R3, R3, #1
0x2088	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 267 :: 		
0x208A	0x781B    LDRB	R3, [R3, #0]
0x208C	0xB2D8    UXTB	R0, R3
0x208E	0xF7FFFD61  BL	_isdigit+0
0x2092	0x2800    CMP	R0, #0
0x2094	0xD1E9    BNE	L___Lib_Sprintf__doprntf354
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 268 :: 		
; pb start address is: 20 (R5)
0x2096	0x462F    MOV	R7, R5
; pb end address is: 20 (R5)
0x2098	0xE010    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; pb start address is: 8 (R2)
0x209A	0x9B0B    LDR	R3, [SP, #44]
0x209C	0x781B    LDRB	R3, [R3, #0]
0x209E	0x2B2A    CMP	R3, #42
0x20A0	0xD10B    BNE	L___Lib_Sprintf__doprntf30
;__Lib_Sprintf.c, 271 :: 		
0x20A2	0x9B0C    LDR	R3, [SP, #48]
0x20A4	0x681D    LDR	R5, [R3, #0]
0x20A6	0x1D2C    ADDS	R4, R5, #4
0x20A8	0x9B0C    LDR	R3, [SP, #48]
0x20AA	0x601C    STR	R4, [R3, #0]
0x20AC	0xF9B53000  LDRSH	R3, [R5, #0]
0x20B0	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 272 :: 		
0x20B4	0x9B0B    LDR	R3, [SP, #44]
0x20B6	0x1C5B    ADDS	R3, R3, #1
0x20B8	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
0x20BA	0x4617    MOV	R7, R2
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; pb start address is: 28 (R7)
0x20BC	0x9B0B    LDR	R3, [SP, #44]
0x20BE	0x781B    LDRB	R3, [R3, #0]
0x20C0	0x2B2E    CMP	R3, #46
0x20C2	0xD131    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x20C4	0x9B0B    LDR	R3, [SP, #44]
0x20C6	0x1C5B    ADDS	R3, R3, #1
0x20C8	0x930B    STR	R3, [SP, #44]
0x20CA	0x781B    LDRB	R3, [R3, #0]
0x20CC	0x2B2A    CMP	R3, #42
0x20CE	0xD10D    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x20D0	0x9B0C    LDR	R3, [SP, #48]
0x20D2	0x681D    LDR	R5, [R3, #0]
0x20D4	0x1D2C    ADDS	R4, R5, #4
0x20D6	0x9B0C    LDR	R3, [SP, #48]
0x20D8	0x601C    STR	R4, [R3, #0]
0x20DA	0xF9B53000  LDRSH	R3, [R5, #0]
0x20DE	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 277 :: 		
0x20E2	0x9B0B    LDR	R3, [SP, #44]
0x20E4	0x1C5B    ADDS	R3, R3, #1
0x20E6	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 278 :: 		
0x20E8	0x46BC    MOV	R12, R7
0x20EA	0xE01C    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
0x20EC	0x2300    MOVS	R3, #0
0x20EE	0xB21B    SXTH	R3, R3
0x20F0	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 28 (R7)
0x20F4	0x463A    MOV	R2, R7
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; pb start address is: 8 (R2)
0x20F6	0x9B0B    LDR	R3, [SP, #44]
0x20F8	0x781B    LDRB	R3, [R3, #0]
0x20FA	0xB2D8    UXTB	R0, R3
0x20FC	0xF7FFFD2A  BL	_isdigit+0
0x2100	0xB180    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x2102	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2106	0x230A    MOVS	R3, #10
0x2108	0xB21B    SXTH	R3, R3
0x210A	0x435C    MULS	R4, R3, R4
0x210C	0xB224    SXTH	R4, R4
0x210E	0x9B0B    LDR	R3, [SP, #44]
0x2110	0x781B    LDRB	R3, [R3, #0]
0x2112	0x18E3    ADDS	R3, R4, R3
0x2114	0xB21B    SXTH	R3, R3
0x2116	0x3B30    SUBS	R3, #48
0x2118	0xF8AD3010  STRH	R3, [SP, #16]
0x211C	0x9B0B    LDR	R3, [SP, #44]
0x211E	0x1C5B    ADDS	R3, R3, #1
0x2120	0x930B    STR	R3, [SP, #44]
0x2122	0xE7E8    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x2124	0x4694    MOV	R12, R2
L___Lib_Sprintf__doprntf33:
; pb end address is: 8 (R2)
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x2126	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; pb start address is: 28 (R7)
0x2128	0x2300    MOVS	R3, #0
0x212A	0xB21B    SXTH	R3, R3
0x212C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 286 :: 		
0x2130	0xF8BD3016  LDRH	R3, [SP, #22]
0x2134	0xF4435380  ORR	R3, R3, #4096
0x2138	0xF8AD3016  STRH	R3, [SP, #22]
; pb end address is: 28 (R7)
0x213C	0x46BC    MOV	R12, R7
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; pb start address is: 48 (R12)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x213E	0x9C0B    LDR	R4, [SP, #44]
0x2140	0x9B0B    LDR	R3, [SP, #44]
0x2142	0x1C5B    ADDS	R3, R3, #1
0x2144	0x930B    STR	R3, [SP, #44]
0x2146	0x7823    LDRB	R3, [R4, #0]
0x2148	0xF88D3012  STRB	R3, [SP, #18]
0x214C	0xE0D9    B	L___Lib_Sprintf__doprntf37
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
0x214E	0xF9BD0028  LDRSH	R0, [SP, #40]
0x2152	0xF001B956  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; pb start address is: 48 (R12)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x2156	0xF8BD3016  LDRH	R3, [SP, #22]
0x215A	0xF0430310  ORR	R3, R3, #16
0x215E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 299 :: 		
0x2162	0xE7EC    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x2164	0xF8BD3016  LDRH	R3, [SP, #22]
0x2168	0xF4436380  ORR	R3, R3, #1024
0x216C	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 315 :: 		
0x2170	0xE116    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
0x2172	0xF8BD3016  LDRH	R3, [SP, #22]
0x2176	0xF0430320  ORR	R3, R3, #32
0x217A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
0x217E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2182	0xF4437380  ORR	R3, R3, #256
0x2186	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 321 :: 		
0x218A	0xE109    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
0x218C	0xF8BD3016  LDRH	R3, [SP, #22]
0x2190	0xF4437300  ORR	R3, R3, #512
0x2194	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 324 :: 		
0x2198	0xE102    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
0x219A	0xF8BD3016  LDRH	R3, [SP, #22]
0x219E	0xF0430340  ORR	R3, R3, #64
0x21A2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 328 :: 		
0x21A6	0xE0FB    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x21A8	0xE0FA    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x21AA	0xF8BD3016  LDRH	R3, [SP, #22]
0x21AE	0xF0430320  ORR	R3, R3, #32
0x21B2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
0x21B6	0xF8BD3016  LDRH	R3, [SP, #22]
0x21BA	0xF0430380  ORR	R3, R3, #128
0x21BE	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 340 :: 		
0x21C2	0xE0ED    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
0x21C4	0x9B0C    LDR	R3, [SP, #48]
0x21C6	0x681D    LDR	R5, [R3, #0]
0x21C8	0x1D2C    ADDS	R4, R5, #4
0x21CA	0x9B0C    LDR	R3, [SP, #48]
0x21CC	0x601C    STR	R4, [R3, #0]
0x21CE	0x682B    LDR	R3, [R5, #0]
0x21D0	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x21D2	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x21D4	0x4BFA    LDR	R3, [PC, #1000]
0x21D6	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x21D8	0x2300    MOVS	R3, #0
0x21DA	0xF8AD3024  STRH	R3, [SP, #36]
; pb end address is: 48 (R12)
0x21DE	0x4665    MOV	R5, R12
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; pb start address is: 20 (R5)
0x21E0	0xF8BD4024  LDRH	R4, [SP, #36]
0x21E4	0x9B08    LDR	R3, [SP, #32]
0x21E6	0x191B    ADDS	R3, R3, R4
0x21E8	0x781B    LDRB	R3, [R3, #0]
0x21EA	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x21EC	0xF8BD3024  LDRH	R3, [SP, #36]
0x21F0	0x1C5B    ADDS	R3, R3, #1
0x21F2	0xF8AD3024  STRH	R3, [SP, #36]
0x21F6	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x21F8	0x462F    MOV	R7, R5
____doprntf_dostring:
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 353 :: 		
; pb start address is: 28 (R7)
0x21FA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x21FE	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf318
0x2200	0xF8BD4024  LDRH	R4, [SP, #36]
0x2204	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2208	0x42A3    CMP	R3, R4
0x220A	0xD203    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x220C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2210	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x2214	0xF8BD4024  LDRH	R4, [SP, #36]
0x2218	0xF9BD3014  LDRSH	R3, [SP, #20]
0x221C	0x42A3    CMP	R3, R4
0x221E	0xD907    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x2220	0xF8BD4024  LDRH	R4, [SP, #36]
0x2224	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2228	0x1B1B    SUB	R3, R3, R4
0x222A	0xF8AD3014  STRH	R3, [SP, #20]
0x222E	0xE003    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
0x2230	0x2300    MOVS	R3, #0
0x2232	0xB21B    SXTH	R3, R3
0x2234	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
0x2238	0xF8BD3016  LDRH	R3, [SP, #22]
0x223C	0xF0030308  AND	R3, R3, #8
0x2240	0xB29B    UXTH	R3, R3
0x2242	0xB99B    CBNZ	R3, L___Lib_Sprintf__doprntf355
; pb end address is: 28 (R7)
0x2244	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; pb start address is: 24 (R6)
0x2246	0xF9BD4014  LDRSH	R4, [SP, #20]
0x224A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x224E	0x1E5B    SUBS	R3, R3, #1
0x2250	0xF8AD3014  STRH	R3, [SP, #20]
0x2254	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x2256	0x2320    MOVS	R3, #32
0x2258	0x7033    STRB	R3, [R6, #0]
0x225A	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x225C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2260	0x1C5B    ADDS	R3, R3, #1
0x2262	0xF8AD3028  STRH	R3, [SP, #40]
0x2266	0x463E    MOV	R6, R7
; pb end address is: 28 (R7)
0x2268	0xE7ED    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
; pb start address is: 24 (R6)
0x226A	0xE000    B	L___Lib_Sprintf__doprntf61
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 359 :: 		
0x226C	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf64:
; pb start address is: 24 (R6)
0x226E	0xF8BD4024  LDRH	R4, [SP, #36]
0x2272	0xF8BD3024  LDRH	R3, [SP, #36]
0x2276	0x1E5B    SUBS	R3, R3, #1
0x2278	0xF8AD3024  STRH	R3, [SP, #36]
0x227C	0xB16C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x227E	0x9B08    LDR	R3, [SP, #32]
0x2280	0x781B    LDRB	R3, [R3, #0]
0x2282	0x7033    STRB	R3, [R6, #0]
0x2284	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x2286	0x9B08    LDR	R3, [SP, #32]
0x2288	0x1C5B    ADDS	R3, R3, #1
0x228A	0x9308    STR	R3, [SP, #32]
0x228C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2290	0x1C5B    ADDS	R3, R3, #1
0x2292	0xF8AD3028  STRH	R3, [SP, #40]
0x2296	0x4606    MOV	R6, R0
; pb end address is: 0 (R0)
0x2298	0xE7E9    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
; pb start address is: 24 (R6)
0x229A	0xF8BD3016  LDRH	R3, [SP, #22]
0x229E	0xF0030308  AND	R3, R3, #8
0x22A2	0xB29B    UXTH	R3, R3
0x22A4	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf356
; pb end address is: 24 (R6)
0x22A6	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; pb start address is: 8 (R2)
0x22A8	0xF9BD4014  LDRSH	R4, [SP, #20]
0x22AC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x22B0	0x1E5B    SUBS	R3, R3, #1
0x22B2	0xF8AD3014  STRH	R3, [SP, #20]
0x22B6	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf68
;__Lib_Sprintf.c, 367 :: 		
0x22B8	0x2320    MOVS	R3, #32
0x22BA	0x7013    STRB	R3, [R2, #0]
0x22BC	0x1C56    ADDS	R6, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x22BE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x22C2	0x1C5B    ADDS	R3, R3, #1
0x22C4	0xF8AD3028  STRH	R3, [SP, #40]
0x22C8	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x22CA	0xE7ED    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
; pb start address is: 8 (R2)
0x22CC	0xE000    B	L___Lib_Sprintf__doprntf66
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 365 :: 		
0x22CE	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x22D0	0xE63A    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; pb start address is: 48 (R12)
0x22D2	0x9B0C    LDR	R3, [SP, #48]
0x22D4	0x681D    LDR	R5, [R3, #0]
0x22D6	0x1D2C    ADDS	R4, R5, #4
0x22D8	0x9B0C    LDR	R3, [SP, #48]
0x22DA	0x601C    STR	R4, [R3, #0]
0x22DC	0xF9B53000  LDRSH	R3, [R5, #0]
0x22E0	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x22E4	0xF10D0312  ADD	R3, SP, #18
0x22E8	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x22EA	0x2301    MOVS	R3, #1
0x22EC	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x22F0	0x4667    MOV	R7, R12
0x22F2	0xE782    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x22F4	0xF8BD3016  LDRH	R3, [SP, #22]
0x22F8	0xF04303C0  ORR	R3, R3, #192
0x22FC	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 378 :: 		
0x2300	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
0x2302	0xF89D3012  LDRB	R3, [SP, #18]
0x2306	0x2B00    CMP	R3, #0
0x2308	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf39
0x230C	0xF89D3012  LDRB	R3, [SP, #18]
0x2310	0x2B6C    CMP	R3, #108
0x2312	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf40
0x2316	0xF89D3012  LDRB	R3, [SP, #18]
0x231A	0x2B4C    CMP	R3, #76
0x231C	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf41
0x2320	0xF89D3012  LDRB	R3, [SP, #18]
0x2324	0x2B66    CMP	R3, #102
0x2326	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf42
0x232A	0xF89D3012  LDRB	R3, [SP, #18]
0x232E	0x2B45    CMP	R3, #69
0x2330	0xF43FAF1F  BEQ	L___Lib_Sprintf__doprntf43
0x2334	0xF89D3012  LDRB	R3, [SP, #18]
0x2338	0x2B65    CMP	R3, #101
0x233A	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf44
0x233E	0xF89D3012  LDRB	R3, [SP, #18]
0x2342	0x2B67    CMP	R3, #103
0x2344	0xF43FAF22  BEQ	L___Lib_Sprintf__doprntf45
0x2348	0xF89D3012  LDRB	R3, [SP, #18]
0x234C	0x2B6F    CMP	R3, #111
0x234E	0xF43FAF24  BEQ	L___Lib_Sprintf__doprntf46
0x2352	0xF89D3012  LDRB	R3, [SP, #18]
0x2356	0x2B64    CMP	R3, #100
0x2358	0xF43FAF26  BEQ	L___Lib_Sprintf__doprntf47
0x235C	0xF89D3012  LDRB	R3, [SP, #18]
0x2360	0x2B69    CMP	R3, #105
0x2362	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf48
0x2366	0xF89D3012  LDRB	R3, [SP, #18]
0x236A	0x2B70    CMP	R3, #112
0x236C	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf49
0x2370	0xF89D3012  LDRB	R3, [SP, #18]
0x2374	0x2B58    CMP	R3, #88
0x2376	0xF43FAF18  BEQ	L___Lib_Sprintf__doprntf50
0x237A	0xF89D3012  LDRB	R3, [SP, #18]
0x237E	0x2B78    CMP	R3, #120
0x2380	0xF43FAF19  BEQ	L___Lib_Sprintf__doprntf51
0x2384	0xF89D3012  LDRB	R3, [SP, #18]
0x2388	0x2B73    CMP	R3, #115
0x238A	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf52
0x238E	0xF89D3012  LDRB	R3, [SP, #18]
0x2392	0x2B63    CMP	R3, #99
0x2394	0xD09D    BEQ	L___Lib_Sprintf__doprntf69
0x2396	0xF89D3012  LDRB	R3, [SP, #18]
0x239A	0x2B75    CMP	R3, #117
0x239C	0xD0AA    BEQ	L___Lib_Sprintf__doprntf71
0x239E	0xE7A1    B	L___Lib_Sprintf__doprntf70
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
0x23A0	0xF8BD3016  LDRH	R3, [SP, #22]
0x23A4	0xF40363E0  AND	R3, R3, #1792
0x23A8	0xB29B    UXTH	R3, R3
0x23AA	0x2B00    CMP	R3, #0
0x23AC	0xF000857A  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x23B0	0xF8BD3016  LDRH	R3, [SP, #22]
0x23B4	0xF4035380  AND	R3, R3, #4096
0x23B8	0xB29B    UXTH	R3, R3
0x23BA	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf73
;__Lib_Sprintf.c, 384 :: 		
0x23BC	0x2306    MOVS	R3, #6
0x23BE	0xB21B    SXTH	R3, R3
0x23C0	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
0x23C4	0x9B0C    LDR	R3, [SP, #48]
0x23C6	0x681D    LDR	R5, [R3, #0]
0x23C8	0x1D2C    ADDS	R4, R5, #4
0x23CA	0x9B0C    LDR	R3, [SP, #48]
0x23CC	0x601C    STR	R4, [R3, #0]
0x23CE	0x682A    LDR	R2, [R5, #0]
0x23D0	0x9206    STR	R2, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x23D2	0xF04F0000  MOV	R0, #0
0x23D6	0xF7FFFD17  BL	__Compare_FP+0
0x23DA	0xF2400000  MOVW	R0, #0
0x23DE	0xDD00    BLE	L___Lib_Sprintf__doprntf386
0x23E0	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf386:
0x23E2	0xB148    CBZ	R0, L___Lib_Sprintf__doprntf74
;__Lib_Sprintf.c, 387 :: 		
0x23E4	0x9B06    LDR	R3, [SP, #24]
0x23E6	0xF0834300  EOR	R3, R3, #-2147483648
0x23EA	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x23EC	0xF8BD3016  LDRH	R3, [SP, #22]
0x23F0	0xF0430303  ORR	R3, R3, #3
0x23F4	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
0x23F8	0x2300    MOVS	R3, #0
0x23FA	0xB21B    SXTH	R3, R3
0x23FC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x2400	0x9A06    LDR	R2, [SP, #24]
0x2402	0xF04F0000  MOV	R0, #0
0x2406	0xF7FFFCFF  BL	__Compare_FP+0
0x240A	0xF2400000  MOVW	R0, #0
0x240E	0xD000    BEQ	L___Lib_Sprintf__doprntf387
0x2410	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf387:
0x2412	0x2800    CMP	R0, #0
0x2414	0xD049    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x2416	0xAC07    ADD	R4, SP, #28
0x2418	0xAB06    ADD	R3, SP, #24
0x241A	0x681B    LDR	R3, [R3, #0]
0x241C	0x0DDB    LSRS	R3, R3, #23
0x241E	0xF00303FF  AND	R3, R3, #255
0x2422	0x3B7E    SUBS	R3, #126
0x2424	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x2426	0xF9BD301C  LDRSH	R3, [SP, #28]
0x242A	0x1E5C    SUBS	R4, R3, #1
0x242C	0xB224    SXTH	R4, R4
0x242E	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x2432	0x2303    MOVS	R3, #3
0x2434	0xB21B    SXTH	R3, R3
0x2436	0x435C    MULS	R4, R3, R4
0x2438	0xB224    SXTH	R4, R4
0x243A	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x243E	0x230A    MOVS	R3, #10
0x2440	0xB21B    SXTH	R3, R3
0x2442	0xFB94F3F3  SDIV	R3, R4, R3
0x2446	0xB21B    SXTH	R3, R3
0x2448	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x244C	0x2B00    CMP	R3, #0
0x244E	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x2450	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2454	0x1E5B    SUBS	R3, R3, #1
0x2456	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x245A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x245E	0x425B    RSBS	R3, R3, #0
0x2460	0xB258    SXTB	R0, R3
0x2462	0xF7FFFC13  BL	__Lib_Sprintf_scale+0
0x2466	0x9A06    LDR	R2, [SP, #24]
0x2468	0xF7FEFA62  BL	__Mul_FP+0
0x246C	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x246E	0x9A08    LDR	R2, [SP, #32]
0x2470	0xF04F507E  MOV	R0, #1065353216
0x2474	0xF7FFFCC8  BL	__Compare_FP+0
0x2478	0xF2400000  MOVW	R0, #0
0x247C	0xDD00    BLE	L___Lib_Sprintf__doprntf388
0x247E	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf388:
0x2480	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x2482	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2486	0x1E5B    SUBS	R3, R3, #1
0x2488	0xF8AD301C  STRH	R3, [SP, #28]
0x248C	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x248E	0x9A08    LDR	R2, [SP, #32]
0x2490	0x484C    LDR	R0, [PC, #304]
0x2492	0xF7FFFCB9  BL	__Compare_FP+0
0x2496	0xF2400000  MOVW	R0, #0
0x249A	0xDC00    BGT	L___Lib_Sprintf__doprntf389
0x249C	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf389:
0x249E	0xB120    CBZ	R0, L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x24A0	0xF9BD301C  LDRSH	R3, [SP, #28]
0x24A4	0x1C5B    ADDS	R3, R3, #1
0x24A6	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x24AA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x24AE	0x2B00    CMP	R3, #0
0x24B0	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x24B2	0x2301    MOVS	R3, #1
0x24B4	0xF88D3012  STRB	R3, [SP, #18]
0x24B8	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x24BA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x24BE	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x24C2	0xF8BD3016  LDRH	R3, [SP, #22]
0x24C6	0xF4037380  AND	R3, R3, #256
0x24CA	0xB29B    UXTH	R3, R3
0x24CC	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x24CE	0xF8BD3016  LDRH	R3, [SP, #22]
0x24D2	0xF4037300  AND	R3, R3, #512
0x24D6	0xB29B    UXTH	R3, R3
0x24D8	0xB16B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x24DA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x24DE	0xF06F0303  MVN	R3, #3
0x24E2	0x429C    CMP	R4, R3
0x24E4	0xDB06    BLT	L___Lib_Sprintf__doprntf320
0x24E6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x24EA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x24EE	0x42A3    CMP	R3, R4
0x24F0	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x24F2	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x24F4	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x24F6	0xE27B    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x24F8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x24FC	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf324
0x24FE	0xF8BD3016  LDRH	R3, [SP, #22]
0x2502	0xF4037300  AND	R3, R3, #512
0x2506	0xB29B    UXTH	R3, R3
0x2508	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x250A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x250E	0x1E5B    SUBS	R3, R3, #1
0x2510	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 410 :: 		
L___Lib_Sprintf__doprntf324:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
0x2514	0xF8BD3010  LDRH	R3, [SP, #16]
0x2518	0x2B08    CMP	R3, #8
0x251A	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x251C	0x2308    MOVS	R3, #8
0x251E	0xF88D3012  STRB	R3, [SP, #18]
0x2522	0xE003    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x2524	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2528	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x252C	0x9A06    LDR	R2, [SP, #24]
0x252E	0xF04F0000  MOV	R0, #0
0x2532	0xF7FFFC69  BL	__Compare_FP+0
0x2536	0xF2400000  MOVW	R0, #0
0x253A	0xD000    BEQ	L___Lib_Sprintf__doprntf390
0x253C	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf390:
0x253E	0x2800    CMP	R0, #0
0x2540	0xD064    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x2542	0xF9BD001C  LDRSH	R0, [SP, #28]
0x2546	0xF7FFFBA1  BL	__Lib_Sprintf_scale+0
0x254A	0x900D    STR	R0, [SP, #52]
0x254C	0x9A0D    LDR	R2, [SP, #52]
0x254E	0x9806    LDR	R0, [SP, #24]
0x2550	0xF7FEFB74  BL	__Div_FP+0
0x2554	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x2556	0xF89D3012  LDRB	R3, [SP, #18]
0x255A	0x425B    RSBS	R3, R3, #0
0x255C	0xB258    SXTB	R0, R3
0x255E	0xF7FFFB95  BL	__Lib_Sprintf_scale+0
0x2562	0x900D    STR	R0, [SP, #52]
0x2564	0x9A0D    LDR	R2, [SP, #52]
0x2566	0x9806    LDR	R0, [SP, #24]
0x2568	0xF7FEFB68  BL	__Div_FP+0
0x256C	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x256E	0xF7FEFBB7  BL	__FloatToUnsignedIntegral+0
0x2572	0xF7FEFDD9  BL	__UnsignedIntegralToFloat+0
0x2576	0x900D    STR	R0, [SP, #52]
0x2578	0x9A0D    LDR	R2, [SP, #52]
0x257A	0x9806    LDR	R0, [SP, #24]
0x257C	0xF7FEFDEA  BL	__Sub_FP+0
0x2580	0xF04F527C  MOV	R2, #1056964608
0x2584	0xF7FFFC40  BL	__Compare_FP+0
0x2588	0xF2400000  MOVW	R0, #0
0x258C	0xDB00    BLT	L___Lib_Sprintf__doprntf391
0x258E	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf391:
0x2590	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x2592	0x9806    LDR	R0, [SP, #24]
0x2594	0xF04F527C  MOV	R2, #1056964608
0x2598	0xF7FEFE5E  BL	__Add_FP+0
0x259C	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x259E	0x9806    LDR	R0, [SP, #24]
0x25A0	0xF7FEFB9E  BL	__FloatToUnsignedIntegral+0
0x25A4	0xF89D3012  LDRB	R3, [SP, #18]
0x25A8	0x1C5B    ADDS	R3, R3, #1
0x25AA	0xB21B    SXTH	R3, R3
0x25AC	0x009C    LSLS	R4, R3, #2
0x25AE	0x4B06    LDR	R3, [PC, #24]
0x25B0	0x191B    ADDS	R3, R3, R4
0x25B2	0x681B    LDR	R3, [R3, #0]
0x25B4	0x4298    CMP	R0, R3
0x25B6	0xD314    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x25B8	0x9A06    LDR	R2, [SP, #24]
0x25BA	0x4804    LDR	R0, [PC, #16]
0x25BC	0xF000B808  B	#16
0x25C0	0x00332000  	?lstr1___Lib_Sprintf+0
0x25C4	0x00004120  	#1092616192
0x25C8	0x5BC80000  	__Lib_Sprintf_dpowers+0
0x25CC	0xCCCD3DCC  	#1036831949
0x25D0	0xF7FEF9AE  BL	__Mul_FP+0
0x25D4	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x25D6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x25DA	0x1C5B    ADDS	R3, R3, #1
0x25DC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x25E0	0xE014    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x25E2	0x9806    LDR	R0, [SP, #24]
0x25E4	0xF7FEFB7C  BL	__FloatToUnsignedIntegral+0
0x25E8	0xF89D3012  LDRB	R3, [SP, #18]
0x25EC	0x009C    LSLS	R4, R3, #2
0x25EE	0x4BFA    LDR	R3, [PC, #1000]
0x25F0	0x191B    ADDS	R3, R3, R4
0x25F2	0x681B    LDR	R3, [R3, #0]
0x25F4	0x4298    CMP	R0, R3
0x25F6	0xD209    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x25F8	0x9A06    LDR	R2, [SP, #24]
0x25FA	0x48F8    LDR	R0, [PC, #992]
0x25FC	0xF7FEF998  BL	__Mul_FP+0
0x2600	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x2602	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2606	0x1E5B    SUBS	R3, R3, #1
0x2608	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x260C	0xF8BD3016  LDRH	R3, [SP, #22]
0x2610	0xF4037300  AND	R3, R3, #512
0x2614	0xB29B    UXTH	R3, R3
0x2616	0x2B00    CMP	R3, #0
0x2618	0xD043    BEQ	L___Lib_Sprintf__doprntf357
0x261A	0xF8BD3016  LDRH	R3, [SP, #22]
0x261E	0xF4036300  AND	R3, R3, #2048
0x2622	0xB29B    UXTH	R3, R3
0x2624	0x2B00    CMP	R3, #0
0x2626	0xD13E    BNE	L___Lib_Sprintf__doprntf358
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x2628	0xF9BD3010  LDRSH	R3, [SP, #16]
0x262C	0x2B0A    CMP	R3, #10
0x262E	0xDD03    BLE	L___Lib_Sprintf__doprntf102
;__Lib_Sprintf.c, 433 :: 		
0x2630	0x230A    MOVS	R3, #10
0x2632	0xB21B    SXTH	R3, R3
0x2634	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
0x2638	0x9806    LDR	R0, [SP, #24]
0x263A	0xF7FEFB51  BL	__FloatToUnsignedIntegral+0
0x263E	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
0x2640	0x4661    MOV	R1, R12
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; pb start address is: 4 (R1)
0x2642	0x9B08    LDR	R3, [SP, #32]
0x2644	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf326
0x2646	0x9D08    LDR	R5, [SP, #32]
0x2648	0x240A    MOVS	R4, #10
0x264A	0xFBB5F3F4  UDIV	R3, R5, R4
0x264E	0xFB045313  MLS	R3, R4, R3, R5
0x2652	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x2654	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2658	0x1E5B    SUBS	R3, R3, #1
0x265A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 437 :: 		
0x265E	0x9C08    LDR	R4, [SP, #32]
0x2660	0x230A    MOVS	R3, #10
0x2662	0xFBB4F3F3  UDIV	R3, R4, R3
0x2666	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x2668	0xE7EB    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x266A	0xF89D4012  LDRB	R4, [SP, #18]
0x266E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2672	0x42A3    CMP	R3, R4
0x2674	0xDA13    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x2676	0xF9BD4010  LDRSH	R4, [SP, #16]
0x267A	0xF89D3012  LDRB	R3, [SP, #18]
0x267E	0x1B1B    SUB	R3, R3, R4
0x2680	0x9101    STR	R1, [SP, #4]
0x2682	0xB258    SXTB	R0, R3
0x2684	0xF7FFFB02  BL	__Lib_Sprintf_scale+0
0x2688	0x900D    STR	R0, [SP, #52]
0x268A	0x9A0D    LDR	R2, [SP, #52]
0x268C	0x9806    LDR	R0, [SP, #24]
0x268E	0xF7FEFAD5  BL	__Div_FP+0
0x2692	0x9901    LDR	R1, [SP, #4]
0x2694	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x2696	0xF9BD3010  LDRSH	R3, [SP, #16]
0x269A	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x269E	0x460E    MOV	R6, R1
0x26A0	0xE000    B	L___Lib_Sprintf__doprntf328
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf357:
0x26A2	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf328:
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
0x26A4	0xE000    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf358:
0x26A6	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; pb start address is: 24 (R6)
0x26A8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x26AC	0x1D5C    ADDS	R4, R3, #5
0x26AE	0xB224    SXTH	R4, R4
0x26B0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x26B4	0x1B1B    SUB	R3, R3, R4
0x26B6	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 445 :: 		
0x26BA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x26BE	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf330
0x26C0	0xF8BD3016  LDRH	R3, [SP, #22]
0x26C4	0xF4036300  AND	R3, R3, #2048
0x26C8	0xB29B    UXTH	R3, R3
0x26CA	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x26CC	0xE004    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x26CE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x26D2	0x1E5B    SUBS	R3, R3, #1
0x26D4	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
0x26D8	0xF8BD3016  LDRH	R3, [SP, #22]
0x26DC	0xF0030303  AND	R3, R3, #3
0x26E0	0xB29B    UXTH	R3, R3
0x26E2	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf111
;__Lib_Sprintf.c, 448 :: 		
0x26E4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x26E8	0x1E5B    SUBS	R3, R3, #1
0x26EA	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
0x26EE	0xF8BD3016  LDRH	R3, [SP, #22]
0x26F2	0xF0030304  AND	R3, R3, #4
0x26F6	0xB29B    UXTH	R3, R3
0x26F8	0x2B00    CMP	R3, #0
0x26FA	0xD045    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x26FC	0xF8BD3016  LDRH	R3, [SP, #22]
0x2700	0xF0030302  AND	R3, R3, #2
0x2704	0xB29B    UXTH	R3, R3
0x2706	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x2708	0xF8BD3016  LDRH	R3, [SP, #22]
0x270C	0xF0030301  AND	R3, R3, #1
0x2710	0xB29B    UXTH	R3, R3
0x2712	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x2714	0x232D    MOVS	R3, #45
0x2716	0xF88D3008  STRB	R3, [SP, #8]
0x271A	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x271C	0x232B    MOVS	R3, #43
0x271E	0xF88D3008  STRB	R3, [SP, #8]
L___Lib_Sprintf__doprntf115:
0x2722	0xF89D3008  LDRB	R3, [SP, #8]
0x2726	0x7033    STRB	R3, [R6, #0]
0x2728	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x272A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x272E	0x1C5B    ADDS	R3, R3, #1
0x2730	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 28 (R7)
0x2734	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; pb start address is: 24 (R6)
0x2736	0xF8BD3016  LDRH	R3, [SP, #22]
0x273A	0xF0030301  AND	R3, R3, #1
0x273E	0xB29B    UXTH	R3, R3
0x2740	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf359
;__Lib_Sprintf.c, 454 :: 		
0x2742	0x2320    MOVS	R3, #32
0x2744	0x7033    STRB	R3, [R6, #0]
0x2746	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x2748	0xF9BD3028  LDRSH	R3, [SP, #40]
0x274C	0x1C5B    ADDS	R3, R3, #1
0x274E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x2752	0x4607    MOV	R7, R0
0x2754	0xE000    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 453 :: 		
0x2756	0x4637    MOV	R7, R6
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
0x2758	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf118:
; pb start address is: 44 (R11)
0x275A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x275E	0x2B00    CMP	R3, #0
0x2760	0xDD10    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x2762	0x2330    MOVS	R3, #48
0x2764	0xF88B3000  STRB	R3, [R11, #0]
0x2768	0xF10B0701  ADD	R7, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 28 (R7)
0x276C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2770	0x1C5B    ADDS	R3, R3, #1
0x2772	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 457 :: 		
0x2776	0xF9BD3014  LDRSH	R3, [SP, #20]
0x277A	0x1E5B    SUBS	R3, R3, #1
0x277C	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 458 :: 		
0x2780	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
0x2782	0xE7EA    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
; pb start address is: 44 (R11)
0x2784	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
0x2786	0xE04D    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; pb start address is: 24 (R6)
0x2788	0xF8BD3016  LDRH	R3, [SP, #22]
0x278C	0xF0030308  AND	R3, R3, #8
0x2790	0xB29B    UXTH	R3, R3
0x2792	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf360
; pb end address is: 24 (R6)
0x2794	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; pb start address is: 8 (R2)
0x2796	0xF9BD3014  LDRSH	R3, [SP, #20]
0x279A	0x2B00    CMP	R3, #0
0x279C	0xDD0F    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x279E	0x2320    MOVS	R3, #32
0x27A0	0x7013    STRB	R3, [R2, #0]
0x27A2	0x1C53    ADDS	R3, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x27A4	0x461E    MOV	R6, R3
0x27A6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x27AA	0x1C5B    ADDS	R3, R3, #1
0x27AC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 464 :: 		
0x27B0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x27B4	0x1E5B    SUBS	R3, R3, #1
0x27B6	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 465 :: 		
0x27BA	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x27BC	0xE7EB    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
; pb start address is: 8 (R2)
0x27BE	0x4611    MOV	R1, R2
0x27C0	0xE000    B	L___Lib_Sprintf__doprntf121
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 461 :: 		
0x27C2	0x4631    MOV	R1, R6
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; pb start address is: 4 (R1)
0x27C4	0xF8BD3016  LDRH	R3, [SP, #22]
0x27C8	0xF0030302  AND	R3, R3, #2
0x27CC	0xB29B    UXTH	R3, R3
0x27CE	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x27D0	0xF8BD3016  LDRH	R3, [SP, #22]
0x27D4	0xF0030301  AND	R3, R3, #1
0x27D8	0xB29B    UXTH	R3, R3
0x27DA	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x27DC	0x232D    MOVS	R3, #45
0x27DE	0xF88D3009  STRB	R3, [SP, #9]
0x27E2	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x27E4	0x232B    MOVS	R3, #43
0x27E6	0xF88D3009  STRB	R3, [SP, #9]
L___Lib_Sprintf__doprntf126:
0x27EA	0xF89D3009  LDRB	R3, [SP, #9]
0x27EE	0x700B    STRB	R3, [R1, #0]
0x27F0	0xF1010B01  ADD	R11, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 44 (R11)
0x27F4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x27F8	0x1C5B    ADDS	R3, R3, #1
0x27FA	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 44 (R11)
0x27FE	0xE010    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; pb start address is: 4 (R1)
0x2800	0xF8BD3016  LDRH	R3, [SP, #22]
0x2804	0xF0030301  AND	R3, R3, #1
0x2808	0xB29B    UXTH	R3, R3
0x280A	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf361
;__Lib_Sprintf.c, 470 :: 		
0x280C	0x2320    MOVS	R3, #32
0x280E	0x700B    STRB	R3, [R1, #0]
0x2810	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x2812	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2816	0x1C5B    ADDS	R3, R3, #1
0x2818	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x281C	0x4683    MOV	R11, R0
0x281E	0xE000    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 469 :: 		
0x2820	0x468B    MOV	R11, R1
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; pb start address is: 44 (R11)
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 44 (R11)
0x2822	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; pb start address is: 20 (R5)
0x2824	0x9806    LDR	R0, [SP, #24]
0x2826	0xF7FEFA5B  BL	__FloatToUnsignedIntegral+0
0x282A	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x282C	0xF89D3012  LDRB	R3, [SP, #18]
0x2830	0x009C    LSLS	R4, R3, #2
0x2832	0x4B69    LDR	R3, [PC, #420]
0x2834	0x191B    ADDS	R3, R3, R4
0x2836	0x681C    LDR	R4, [R3, #0]
0x2838	0x9B08    LDR	R3, [SP, #32]
0x283A	0xFBB3F3F4  UDIV	R3, R3, R4
0x283E	0x3330    ADDS	R3, #48
0x2840	0x702B    STRB	R3, [R5, #0]
0x2842	0x1C68    ADDS	R0, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 0 (R0)
0x2844	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2848	0x1C5B    ADDS	R3, R3, #1
0x284A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 474 :: 		
0x284E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2852	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf332
0x2854	0xF8BD3016  LDRH	R3, [SP, #22]
0x2858	0xF4036300  AND	R3, R3, #2048
0x285C	0xB29B    UXTH	R3, R3
0x285E	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf331
0x2860	0xE045    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x2862	0x232E    MOVS	R3, #46
0x2864	0x7003    STRB	R3, [R0, #0]
0x2866	0xF1000901  ADD	R9, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 36 (R9)
0x286A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x286E	0x1C5B    ADDS	R3, R3, #1
0x2870	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 476 :: 		
0x2874	0xF89D4012  LDRB	R4, [SP, #18]
0x2878	0xF9BD3010  LDRSH	R3, [SP, #16]
0x287C	0x1B1B    SUB	R3, R3, R4
0x287E	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; pb start address is: 36 (R9)
0x2882	0xF89D3012  LDRB	R3, [SP, #18]
0x2886	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x2888	0xF89D3012  LDRB	R3, [SP, #18]
0x288C	0x1E5B    SUBS	R3, R3, #1
0x288E	0xB2DB    UXTB	R3, R3
0x2890	0xF88D3012  STRB	R3, [SP, #18]
0x2894	0x009C    LSLS	R4, R3, #2
0x2896	0x4B50    LDR	R3, [PC, #320]
0x2898	0x191B    ADDS	R3, R3, R4
0x289A	0x681C    LDR	R4, [R3, #0]
0x289C	0x9B08    LDR	R3, [SP, #32]
0x289E	0xFBB3F5F4  UDIV	R5, R3, R4
0x28A2	0x240A    MOVS	R4, #10
0x28A4	0xFBB5F3F4  UDIV	R3, R5, R4
0x28A8	0xFB045313  MLS	R3, R4, R3, R5
0x28AC	0x3330    ADDS	R3, #48
0x28AE	0xF8893000  STRB	R3, [R9, #0]
0x28B2	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x28B6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x28BA	0x1C5B    ADDS	R3, R3, #1
0x28BC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 479 :: 		
0x28C0	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x28C2	0xE7DE    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
; pb start address is: 36 (R9)
L___Lib_Sprintf__doprntf134:
; pb end address is: 36 (R9)
; pb start address is: 36 (R9)
0x28C4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28C8	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x28CA	0x2330    MOVS	R3, #48
0x28CC	0xF8893000  STRB	R3, [R9, #0]
0x28D0	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x28D4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x28D8	0x1C5B    ADDS	R3, R3, #1
0x28DA	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 482 :: 		
0x28DE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28E2	0x1E5B    SUBS	R3, R3, #1
0x28E4	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 483 :: 		
0x28E8	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x28EA	0xE7EB    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; pb start address is: 36 (R9)
0x28EC	0x4648    MOV	R0, R9
L___Lib_Sprintf__doprntf131:
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 485 :: 		
; pb start address is: 0 (R0)
0x28EE	0xF8BD3016  LDRH	R3, [SP, #22]
0x28F2	0xF0030320  AND	R3, R3, #32
0x28F6	0xB29B    UXTH	R3, R3
0x28F8	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x28FA	0x2345    MOVS	R3, #69
0x28FC	0x7003    STRB	R3, [R0, #0]
0x28FE	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x2900	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2904	0x1C5B    ADDS	R3, R3, #1
0x2906	0xF8AD3028  STRH	R3, [SP, #40]
0x290A	0x4628    MOV	R0, R5
; pb end address is: 20 (R5)
0x290C	0xE008    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
; pb start address is: 0 (R0)
0x290E	0x2365    MOVS	R3, #101
0x2910	0x7003    STRB	R3, [R0, #0]
0x2912	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x2914	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2918	0x1C5B    ADDS	R3, R3, #1
0x291A	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
0x291E	0x4628    MOV	R0, R5
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; pb start address is: 0 (R0)
0x2920	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2924	0x2B00    CMP	R3, #0
0x2926	0xDA0F    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x2928	0xF9BD301C  LDRSH	R3, [SP, #28]
0x292C	0x425B    RSBS	R3, R3, #0
0x292E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x2932	0x232D    MOVS	R3, #45
0x2934	0x7003    STRB	R3, [R0, #0]
0x2936	0xF1000801  ADD	R8, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x293A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x293E	0x1C5B    ADDS	R3, R3, #1
0x2940	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 492 :: 		
0x2944	0x4640    MOV	R0, R8
; pb end address is: 32 (R8)
0x2946	0xE009    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 0 (R0)
0x2948	0x232B    MOVS	R3, #43
0x294A	0x7003    STRB	R3, [R0, #0]
0x294C	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x294E	0x4698    MOV	R8, R3
0x2950	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2954	0x1C5B    ADDS	R3, R3, #1
0x2956	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 32 (R8)
0x295A	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; pb start address is: 0 (R0)
0x295C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2960	0x230A    MOVS	R3, #10
0x2962	0xB21B    SXTH	R3, R3
0x2964	0xFB94F3F3  SDIV	R3, R4, R3
0x2968	0xB21B    SXTH	R3, R3
0x296A	0x3330    ADDS	R3, #48
0x296C	0x7003    STRB	R3, [R0, #0]
0x296E	0x1C46    ADDS	R6, R0, #1
0x2970	0x4630    MOV	R0, R6
0x2972	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2976	0x1C5B    ADDS	R3, R3, #1
0x2978	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 496 :: 		
0x297C	0xF9BD501C  LDRSH	R5, [SP, #28]
0x2980	0x240A    MOVS	R4, #10
0x2982	0xB224    SXTH	R4, R4
0x2984	0xFB95F3F4  SDIV	R3, R5, R4
0x2988	0xFB045313  MLS	R3, R4, R3, R5
0x298C	0xB21B    SXTH	R3, R3
0x298E	0x3330    ADDS	R3, #48
0x2990	0x7033    STRB	R3, [R6, #0]
0x2992	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x2994	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2998	0x1C5B    ADDS	R3, R3, #1
0x299A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 497 :: 		
0x299E	0xF8BD3016  LDRH	R3, [SP, #22]
0x29A2	0xF0030308  AND	R3, R3, #8
0x29A6	0xB29B    UXTH	R3, R3
0x29A8	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf363
0x29AA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x29AE	0x2B00    CMP	R3, #0
0x29B0	0xDD1B    BLE	L___Lib_Sprintf__doprntf364
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x29B2	0x4620    MOV	R0, R4
0x29B4	0xE7FF    B	L___Lib_Sprintf__doprntf143
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x29B6	0x2320    MOVS	R3, #32
0x29B8	0x7003    STRB	R3, [R0, #0]
0x29BA	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x29BC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x29C0	0x1C5B    ADDS	R3, R3, #1
0x29C2	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 500 :: 		
0x29C6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x29CA	0x1E5B    SUBS	R3, R3, #1
0x29CC	0xB21B    SXTH	R3, R3
0x29CE	0xF8AD3014  STRH	R3, [SP, #20]
0x29D2	0x2B00    CMP	R3, #0
0x29D4	0xF000B804  B	#8
0x29D8	0x5BC80000  	__Lib_Sprintf_dpowers+0
0x29DC	0x00004120  	#1092616192
0x29E0	0xD1E9    BNE	L___Lib_Sprintf__doprntf362
; pb end address is: 0 (R0)
0x29E2	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 497 :: 		
0x29E4	0xE000    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf363:
0x29E6	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf334:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x29E8	0xE000    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf364:
0x29EA	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x29EC	0xF7FFBAAC  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; pb start address is: 48 (R12)
0x29F0	0xF8BD3016  LDRH	R3, [SP, #22]
0x29F4	0xF4037300  AND	R3, R3, #512
0x29F8	0xB29B    UXTH	R3, R3
0x29FA	0x2B00    CMP	R3, #0
0x29FC	0xD05C    BEQ	L___Lib_Sprintf__doprntf365
;__Lib_Sprintf.c, 506 :: 		
0x29FE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2A02	0x2B00    CMP	R3, #0
0x2A04	0xDA08    BGE	L___Lib_Sprintf__doprntf147
;__Lib_Sprintf.c, 507 :: 		
0x2A06	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2A0A	0x1E5C    SUBS	R4, R3, #1
0x2A0C	0xB224    SXTH	R4, R4
0x2A0E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2A12	0x1B1B    SUB	R3, R3, R4
0x2A14	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
0x2A18	0x9806    LDR	R0, [SP, #24]
0x2A1A	0xF7FEF961  BL	__FloatToUnsignedIntegral+0
0x2A1E	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 509 :: 		
0x2A20	0x2301    MOVS	R3, #1
0x2A22	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf148:
; pb start address is: 48 (R12)
0x2A26	0xF89D3012  LDRB	R3, [SP, #18]
0x2A2A	0x2B0A    CMP	R3, #10
0x2A2C	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x2A2E	0xF89D3012  LDRB	R3, [SP, #18]
0x2A32	0x009C    LSLS	R4, R3, #2
0x2A34	0x4BF8    LDR	R3, [PC, #992]
0x2A36	0x191B    ADDS	R3, R3, R4
0x2A38	0x681C    LDR	R4, [R3, #0]
0x2A3A	0x9B08    LDR	R3, [SP, #32]
0x2A3C	0x42A3    CMP	R3, R4
0x2A3E	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x2A40	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x2A42	0xF89D3012  LDRB	R3, [SP, #18]
0x2A46	0x1C5B    ADDS	R3, R3, #1
0x2A48	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 511 :: 		
0x2A4C	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x2A4E	0xF89D4012  LDRB	R4, [SP, #18]
0x2A52	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2A56	0x1B1B    SUB	R3, R3, R4
0x2A58	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 513 :: 		
0x2A5C	0x9808    LDR	R0, [SP, #32]
0x2A5E	0xF7FEFB63  BL	__UnsignedIntegralToFloat+0
0x2A62	0x900D    STR	R0, [SP, #52]
0x2A64	0x9A0D    LDR	R2, [SP, #52]
0x2A66	0x9806    LDR	R0, [SP, #24]
0x2A68	0xF7FEFB74  BL	__Sub_FP+0
0x2A6C	0x900E    STR	R0, [SP, #56]
0x2A6E	0xF9BD0010  LDRSH	R0, [SP, #16]
0x2A72	0xF7FFF90B  BL	__Lib_Sprintf_scale+0
0x2A76	0x9A0E    LDR	R2, [SP, #56]
0x2A78	0xF7FDFF5A  BL	__Mul_FP+0
0x2A7C	0xF04F527C  MOV	R2, #1056964608
0x2A80	0xF7FEFBEA  BL	__Add_FP+0
0x2A84	0xF7FEF92C  BL	__FloatToUnsignedIntegral+0
0x2A88	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; pb start address is: 48 (R12)
0x2A8A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2A8E	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf336
0x2A90	0x9D08    LDR	R5, [SP, #32]
0x2A92	0x240A    MOVS	R4, #10
0x2A94	0xFBB5F3F4  UDIV	R3, R5, R4
0x2A98	0xFB045313  MLS	R3, R4, R3, R5
0x2A9C	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x2A9E	0x9C08    LDR	R4, [SP, #32]
0x2AA0	0x230A    MOVS	R3, #10
0x2AA2	0xFBB4F3F3  UDIV	R3, R4, R3
0x2AA6	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x2AA8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2AAC	0x1E5B    SUBS	R3, R3, #1
0x2AAE	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 517 :: 		
0x2AB2	0xE7EA    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x2AB4	0x46E1    MOV	R9, R12
0x2AB6	0xE000    B	L___Lib_Sprintf__doprntf146
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf365:
;__Lib_Sprintf.c, 505 :: 		
0x2AB8	0x46E1    MOV	R9, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; pb start address is: 36 (R9)
0x2ABA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2ABE	0x2B0C    CMP	R3, #12
0x2AC0	0xDC07    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x2AC2	0xF9BD0010  LDRSH	R0, [SP, #16]
0x2AC6	0xF7FFF9D3  BL	__Lib_Sprintf_fround+0
0x2ACA	0x9A06    LDR	R2, [SP, #24]
0x2ACC	0xF7FEFBC4  BL	__Add_FP+0
0x2AD0	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x2AD2	0x9A06    LDR	R2, [SP, #24]
0x2AD4	0xF04F0000  MOV	R0, #0
0x2AD8	0xF7FFF996  BL	__Compare_FP+0
0x2ADC	0xF2400000  MOVW	R0, #0
0x2AE0	0xD000    BEQ	L___Lib_Sprintf__doprntf392
0x2AE2	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf392:
0x2AE4	0x2800    CMP	R0, #0
0x2AE6	0xD033    BEQ	L___Lib_Sprintf__doprntf339
0x2AE8	0x9806    LDR	R0, [SP, #24]
0x2AEA	0xF7FEF8F9  BL	__FloatToUnsignedIntegral+0
0x2AEE	0xBB78    CBNZ	R0, L___Lib_Sprintf__doprntf338
0x2AF0	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2AF4	0x2B01    CMP	R3, #1
0x2AF6	0xDD2B    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x2AF8	0xF9BD001C  LDRSH	R0, [SP, #28]
0x2AFC	0xF7FFF8C6  BL	__Lib_Sprintf_scale+0
0x2B00	0x900D    STR	R0, [SP, #52]
0x2B02	0x9A0D    LDR	R2, [SP, #52]
0x2B04	0x9806    LDR	R0, [SP, #24]
0x2B06	0xF7FEF899  BL	__Div_FP+0
0x2B0A	0x4AC4    LDR	R2, [PC, #784]
0x2B0C	0xF7FFF97C  BL	__Compare_FP+0
0x2B10	0xF2400000  MOVW	R0, #0
0x2B14	0xDA00    BGE	L___Lib_Sprintf__doprntf393
0x2B16	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf393:
0x2B18	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x2B1A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2B1E	0x3B09    SUBS	R3, #9
0x2B20	0xF8AD301C  STRH	R3, [SP, #28]
0x2B24	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x2B26	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2B2A	0x3B08    SUBS	R3, #8
0x2B2C	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x2B30	0xF9BD001C  LDRSH	R0, [SP, #28]
0x2B34	0xF7FFF8AA  BL	__Lib_Sprintf_scale+0
0x2B38	0x900D    STR	R0, [SP, #52]
0x2B3A	0x9A0D    LDR	R2, [SP, #52]
0x2B3C	0x9806    LDR	R0, [SP, #24]
0x2B3E	0xF7FEF87D  BL	__Div_FP+0
0x2B42	0xF7FEF8CD  BL	__FloatToUnsignedIntegral+0
0x2B46	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x2B48	0xF04F0300  MOV	R3, #0
0x2B4C	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x2B4E	0xE010    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x2B50	0x9806    LDR	R0, [SP, #24]
0x2B52	0xF7FEF8C5  BL	__FloatToUnsignedIntegral+0
0x2B56	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x2B58	0x9808    LDR	R0, [SP, #32]
0x2B5A	0xF7FEFAE5  BL	__UnsignedIntegralToFloat+0
0x2B5E	0x900D    STR	R0, [SP, #52]
0x2B60	0x9A0D    LDR	R2, [SP, #52]
0x2B62	0x9806    LDR	R0, [SP, #24]
0x2B64	0xF7FEFAF6  BL	__Sub_FP+0
0x2B68	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x2B6A	0x2300    MOVS	R3, #0
0x2B6C	0xB21B    SXTH	R3, R3
0x2B6E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x2B72	0x2301    MOVS	R3, #1
0x2B74	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 36 (R9)
0x2B78	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; pb start address is: 28 (R7)
0x2B7A	0xF89D3012  LDRB	R3, [SP, #18]
0x2B7E	0x2B0A    CMP	R3, #10
0x2B80	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x2B82	0xF89D3012  LDRB	R3, [SP, #18]
0x2B86	0x009C    LSLS	R4, R3, #2
0x2B88	0x4BA3    LDR	R3, [PC, #652]
0x2B8A	0x191B    ADDS	R3, R3, R4
0x2B8C	0x681C    LDR	R4, [R3, #0]
0x2B8E	0x9B08    LDR	R3, [SP, #32]
0x2B90	0x42A3    CMP	R3, R4
0x2B92	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x2B94	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x2B96	0xF89D3012  LDRB	R3, [SP, #18]
0x2B9A	0x1C5B    ADDS	R3, R3, #1
0x2B9C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 540 :: 		
0x2BA0	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x2BA2	0xF89D4012  LDRB	R4, [SP, #18]
0x2BA6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2BAA	0x191C    ADDS	R4, R3, R4
0x2BAC	0xB224    SXTH	R4, R4
0x2BAE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2BB2	0x18E4    ADDS	R4, R4, R3
0x2BB4	0xB224    SXTH	R4, R4
0x2BB6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2BBA	0x1B1B    SUB	R3, R3, R4
0x2BBC	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 542 :: 		
0x2BC0	0xF8BD3016  LDRH	R3, [SP, #22]
0x2BC4	0xF4036300  AND	R3, R3, #2048
0x2BC8	0xB29B    UXTH	R3, R3
0x2BCA	0xB91B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x2BCC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2BD0	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf340
0x2BD2	0xE004    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x2BD4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2BD8	0x1E5B    SUBS	R3, R3, #1
0x2BDA	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
0x2BDE	0xF8BD3016  LDRH	R3, [SP, #22]
0x2BE2	0xF0030303  AND	R3, R3, #3
0x2BE6	0xB29B    UXTH	R3, R3
0x2BE8	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf170
;__Lib_Sprintf.c, 545 :: 		
0x2BEA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2BEE	0x1E5B    SUBS	R3, R3, #1
0x2BF0	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
0x2BF4	0xF8BD3016  LDRH	R3, [SP, #22]
0x2BF8	0xF0030304  AND	R3, R3, #4
0x2BFC	0xB29B    UXTH	R3, R3
0x2BFE	0x2B00    CMP	R3, #0
0x2C00	0xD041    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x2C02	0xF8BD3016  LDRH	R3, [SP, #22]
0x2C06	0xF0030302  AND	R3, R3, #2
0x2C0A	0xB29B    UXTH	R3, R3
0x2C0C	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x2C0E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2C12	0xF0030301  AND	R3, R3, #1
0x2C16	0xB29B    UXTH	R3, R3
0x2C18	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x2C1A	0x232D    MOVS	R3, #45
0x2C1C	0xF88D300A  STRB	R3, [SP, #10]
0x2C20	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x2C22	0x232B    MOVS	R3, #43
0x2C24	0xF88D300A  STRB	R3, [SP, #10]
L___Lib_Sprintf__doprntf174:
0x2C28	0xF89D300A  LDRB	R3, [SP, #10]
0x2C2C	0x703B    STRB	R3, [R7, #0]
0x2C2E	0x1C7F    ADDS	R7, R7, #1
0x2C30	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2C34	0x1C5B    ADDS	R3, R3, #1
0x2C36	0xF8AD3028  STRH	R3, [SP, #40]
0x2C3A	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x2C3C	0xF8BD3016  LDRH	R3, [SP, #22]
0x2C40	0xF0030301  AND	R3, R3, #1
0x2C44	0xB29B    UXTH	R3, R3
0x2C46	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf366
;__Lib_Sprintf.c, 551 :: 		
0x2C48	0x2320    MOVS	R3, #32
0x2C4A	0x703B    STRB	R3, [R7, #0]
0x2C4C	0x1C7E    ADDS	R6, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 24 (R6)
0x2C4E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2C52	0x1C5B    ADDS	R3, R3, #1
0x2C54	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 24 (R6)
0x2C58	0x4637    MOV	R7, R6
0x2C5A	0xE7FF    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 550 :: 		
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
0x2C5C	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf177:
; pb start address is: 8 (R2)
0x2C5E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2C62	0x2B00    CMP	R3, #0
0x2C64	0xDD0E    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x2C66	0x2330    MOVS	R3, #48
0x2C68	0x7013    STRB	R3, [R2, #0]
0x2C6A	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x2C6C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2C70	0x1C5B    ADDS	R3, R3, #1
0x2C72	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 554 :: 		
0x2C76	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2C7A	0x1E5B    SUBS	R3, R3, #1
0x2C7C	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 555 :: 		
0x2C80	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x2C82	0xE7EC    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2C84	0xE04B    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
; pb start address is: 28 (R7)
0x2C86	0xF8BD3016  LDRH	R3, [SP, #22]
0x2C8A	0xF0030308  AND	R3, R3, #8
0x2C8E	0xB29B    UXTH	R3, R3
0x2C90	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf367
; pb end address is: 28 (R7)
0x2C92	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; pb start address is: 0 (R0)
0x2C94	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2C98	0x2B00    CMP	R3, #0
0x2C9A	0xDD0E    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x2C9C	0x2320    MOVS	R3, #32
0x2C9E	0x7003    STRB	R3, [R0, #0]
0x2CA0	0x1C47    ADDS	R7, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 28 (R7)
0x2CA2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2CA6	0x1C5B    ADDS	R3, R3, #1
0x2CA8	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 561 :: 		
0x2CAC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2CB0	0x1E5B    SUBS	R3, R3, #1
0x2CB2	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 562 :: 		
0x2CB6	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
0x2CB8	0xE7EC    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
; pb start address is: 0 (R0)
0x2CBA	0xE000    B	L___Lib_Sprintf__doprntf180
; pb end address is: 0 (R0)
L___Lib_Sprintf__doprntf367:
;__Lib_Sprintf.c, 558 :: 		
0x2CBC	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; pb start address is: 0 (R0)
0x2CBE	0xF8BD3016  LDRH	R3, [SP, #22]
0x2CC2	0xF0030302  AND	R3, R3, #2
0x2CC6	0xB29B    UXTH	R3, R3
0x2CC8	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x2CCA	0xF8BD3016  LDRH	R3, [SP, #22]
0x2CCE	0xF0030301  AND	R3, R3, #1
0x2CD2	0xB29B    UXTH	R3, R3
0x2CD4	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x2CD6	0x232D    MOVS	R3, #45
0x2CD8	0xF88D300B  STRB	R3, [SP, #11]
0x2CDC	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x2CDE	0x232B    MOVS	R3, #43
0x2CE0	0xF88D300B  STRB	R3, [SP, #11]
L___Lib_Sprintf__doprntf185:
0x2CE4	0xF89D300B  LDRB	R3, [SP, #11]
0x2CE8	0x7003    STRB	R3, [R0, #0]
0x2CEA	0x1C46    ADDS	R6, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 24 (R6)
0x2CEC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2CF0	0x1C5B    ADDS	R3, R3, #1
0x2CF2	0xF8AD3028  STRH	R3, [SP, #40]
0x2CF6	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x2CF8	0xE011    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; pb start address is: 0 (R0)
0x2CFA	0xF8BD3016  LDRH	R3, [SP, #22]
0x2CFE	0xF0030301  AND	R3, R3, #1
0x2D02	0xB29B    UXTH	R3, R3
0x2D04	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf368
;__Lib_Sprintf.c, 567 :: 		
0x2D06	0x2320    MOVS	R3, #32
0x2D08	0x7003    STRB	R3, [R0, #0]
0x2D0A	0x1C41    ADDS	R1, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 4 (R1)
0x2D0C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2D10	0x1C5B    ADDS	R3, R3, #1
0x2D12	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 4 (R1)
0x2D16	0x460E    MOV	R6, R1
0x2D18	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf368:
;__Lib_Sprintf.c, 566 :: 		
0x2D1A	0x4606    MOV	R6, R0
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; pb start address is: 24 (R6)
0x2D1C	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf188:
; pb start address is: 8 (R2)
0x2D1E	0xF89D4012  LDRB	R4, [SP, #18]
0x2D22	0xF89D3012  LDRB	R3, [SP, #18]
0x2D26	0x1E5B    SUBS	R3, R3, #1
0x2D28	0xF88D3012  STRB	R3, [SP, #18]
0x2D2C	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x2D2E	0xF89D3012  LDRB	R3, [SP, #18]
0x2D32	0x009C    LSLS	R4, R3, #2
0x2D34	0x4B38    LDR	R3, [PC, #224]
0x2D36	0x191B    ADDS	R3, R3, R4
0x2D38	0x681C    LDR	R4, [R3, #0]
0x2D3A	0x9B08    LDR	R3, [SP, #32]
0x2D3C	0xFBB3F5F4  UDIV	R5, R3, R4
0x2D40	0x240A    MOVS	R4, #10
0x2D42	0xFBB5F3F4  UDIV	R3, R5, R4
0x2D46	0xFB045313  MLS	R3, R4, R3, R5
0x2D4A	0x3330    ADDS	R3, #48
0x2D4C	0x7013    STRB	R3, [R2, #0]
0x2D4E	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x2D50	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2D54	0x1C5B    ADDS	R3, R3, #1
0x2D56	0xF8AD3028  STRH	R3, [SP, #40]
0x2D5A	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x2D5C	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; pb start address is: 8 (R2)
0x2D5E	0x4610    MOV	R0, R2
L___Lib_Sprintf__doprntf190:
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x2D60	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2D64	0x2B00    CMP	R3, #0
0x2D66	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x2D68	0x2330    MOVS	R3, #48
0x2D6A	0x7003    STRB	R3, [R0, #0]
0x2D6C	0x1C42    ADDS	R2, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 8 (R2)
0x2D6E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2D72	0x1C5B    ADDS	R3, R3, #1
0x2D74	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 573 :: 		
0x2D78	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2D7C	0x1E5B    SUBS	R3, R3, #1
0x2D7E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x2D82	0x4610    MOV	R0, R2
; pb end address is: 8 (R2)
0x2D84	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
; pb start address is: 0 (R0)
0x2D86	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2D8A	0x2B08    CMP	R3, #8
0x2D8C	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x2D8E	0x2308    MOVS	R3, #8
0x2D90	0xF88D3012  STRB	R3, [SP, #18]
0x2D94	0xE003    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x2D96	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2D9A	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x2D9E	0xF89D4012  LDRB	R4, [SP, #18]
0x2DA2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2DA6	0x1B1B    SUB	R3, R3, R4
0x2DA8	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 580 :: 		
0x2DAC	0xF89D3012  LDRB	R3, [SP, #18]
0x2DB0	0xB93B    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x2DB2	0xF8BD3016  LDRH	R3, [SP, #22]
0x2DB6	0xF4036300  AND	R3, R3, #2048
0x2DBA	0xB29B    UXTH	R3, R3
0x2DBC	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x2DBE	0x4681    MOV	R9, R0
0x2DC0	0xE008    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x2DC2	0x232E    MOVS	R3, #46
0x2DC4	0x7003    STRB	R3, [R0, #0]
0x2DC6	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x2DC8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2DCC	0x1C5B    ADDS	R3, R3, #1
0x2DCE	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 16 (R4)
0x2DD2	0x46A1    MOV	R9, R4
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; pb start address is: 36 (R9)
0x2DD4	0xF89D0012  LDRB	R0, [SP, #18]
0x2DD8	0xF7FEFF58  BL	__Lib_Sprintf_scale+0
0x2DDC	0x9A06    LDR	R2, [SP, #24]
0x2DDE	0xF7FDFDA7  BL	__Mul_FP+0
0x2DE2	0xF7FDFD83  BL	__FloatToSignedIntegral+0
0x2DE6	0x9008    STR	R0, [SP, #32]
; pb end address is: 36 (R9)
0x2DE8	0x464F    MOV	R7, R9
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 28 (R7)
0x2DEA	0xF89D3012  LDRB	R3, [SP, #18]
0x2DEE	0xB313    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x2DF0	0xF89D3012  LDRB	R3, [SP, #18]
0x2DF4	0x1E5B    SUBS	R3, R3, #1
0x2DF6	0xB2DB    UXTB	R3, R3
0x2DF8	0xF88D3012  STRB	R3, [SP, #18]
0x2DFC	0x009C    LSLS	R4, R3, #2
0x2DFE	0x4B06    LDR	R3, [PC, #24]
0x2E00	0x191B    ADDS	R3, R3, R4
0x2E02	0x681C    LDR	R4, [R3, #0]
0x2E04	0x9B08    LDR	R3, [SP, #32]
0x2E06	0xFBB3F5F4  UDIV	R5, R3, R4
0x2E0A	0x240A    MOVS	R4, #10
0x2E0C	0xFBB5F3F4  UDIV	R3, R5, R4
0x2E10	0xFB045313  MLS	R3, R4, R3, R5
0x2E14	0xF000B804  B	#8
0x2E18	0x5BC80000  	__Lib_Sprintf_dpowers+0
0x2E1C	0x705F4089  	#1082749023
0x2E20	0x3330    ADDS	R3, #48
0x2E22	0x703B    STRB	R3, [R7, #0]
0x2E24	0xF1070901  ADD	R9, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 36 (R9)
0x2E28	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2E2C	0x1C5B    ADDS	R3, R3, #1
0x2E2E	0xF8AD3028  STRH	R3, [SP, #40]
0x2E32	0x464F    MOV	R7, R9
; pb end address is: 36 (R9)
0x2E34	0xE7D9    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
; pb start address is: 28 (R7)
0x2E36	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf199:
; pb end address is: 28 (R7)
; pb start address is: 8 (R2)
0x2E38	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2E3C	0xB173    CBZ	R3, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x2E3E	0x2330    MOVS	R3, #48
0x2E40	0x7013    STRB	R3, [R2, #0]
0x2E42	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x2E44	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2E48	0x1C5B    ADDS	R3, R3, #1
0x2E4A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 589 :: 		
0x2E4E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2E52	0x1E5B    SUBS	R3, R3, #1
0x2E54	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 590 :: 		
0x2E58	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x2E5A	0xE7ED    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
; pb start address is: 8 (R2)
0x2E5C	0xF8BD3016  LDRH	R3, [SP, #22]
0x2E60	0xF0030308  AND	R3, R3, #8
0x2E64	0xB29B    UXTH	R3, R3
0x2E66	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf370
0x2E68	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2E6C	0x2B00    CMP	R3, #0
0x2E6E	0xDD17    BLE	L___Lib_Sprintf__doprntf371
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
0x2E70	0x4610    MOV	R0, R2
0x2E72	0xE000    B	L___Lib_Sprintf__doprntf204
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 594 :: 		
0x2E74	0x4628    MOV	R0, R5
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 0 (R0)
; pb start address is: 20 (R5)
0x2E76	0x2320    MOVS	R3, #32
0x2E78	0x7003    STRB	R3, [R0, #0]
0x2E7A	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x2E7C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2E80	0x1C5B    ADDS	R3, R3, #1
0x2E82	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 594 :: 		
0x2E86	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2E8A	0x1E5B    SUBS	R3, R3, #1
0x2E8C	0xB21B    SXTH	R3, R3
0x2E8E	0xF8AD3014  STRH	R3, [SP, #20]
0x2E92	0x2B00    CMP	R3, #0
0x2E94	0xD1EE    BNE	L___Lib_Sprintf__doprntf369
; pb end address is: 20 (R5)
0x2E96	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 591 :: 		
0x2E98	0xE000    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf370:
0x2E9A	0x4613    MOV	R3, R2
L___Lib_Sprintf__doprntf345:
; pb start address is: 12 (R3)
0x2E9C	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
0x2E9E	0xE7FF    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf371:
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2EA0	0xF7FFB852  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; pb start address is: 48 (R12)
0x2EA4	0xF8BD3016  LDRH	R3, [SP, #22]
0x2EA8	0xF00303C0  AND	R3, R3, #192
0x2EAC	0xB29B    UXTH	R3, R3
0x2EAE	0xBB13    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x2EB0	0xF8BD3016  LDRH	R3, [SP, #22]
0x2EB4	0xF0030310  AND	R3, R3, #16
0x2EB8	0xB29B    UXTH	R3, R3
0x2EBA	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x2EBC	0x9B0C    LDR	R3, [SP, #48]
0x2EBE	0x681D    LDR	R5, [R3, #0]
0x2EC0	0x1D2C    ADDS	R4, R5, #4
0x2EC2	0x9B0C    LDR	R3, [SP, #48]
0x2EC4	0x601C    STR	R4, [R3, #0]
0x2EC6	0x682B    LDR	R3, [R5, #0]
0x2EC8	0x9308    STR	R3, [SP, #32]
0x2ECA	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x2ECC	0x9B0C    LDR	R3, [SP, #48]
0x2ECE	0x681D    LDR	R5, [R3, #0]
0x2ED0	0x1D2C    ADDS	R4, R5, #4
0x2ED2	0x9B0C    LDR	R3, [SP, #48]
0x2ED4	0x601C    STR	R4, [R3, #0]
0x2ED6	0xF9B53000  LDRSH	R3, [R5, #0]
0x2EDA	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x2EDC	0x9B08    LDR	R3, [SP, #32]
0x2EDE	0x2B00    CMP	R3, #0
0x2EE0	0xDA08    BGE	L___Lib_Sprintf__doprntf210
;__Lib_Sprintf.c, 606 :: 		
0x2EE2	0xF8BD3016  LDRH	R3, [SP, #22]
0x2EE6	0xF0430303  ORR	R3, R3, #3
0x2EEA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 607 :: 		
0x2EEE	0x9B08    LDR	R3, [SP, #32]
0x2EF0	0x425B    RSBS	R3, R3, #0
0x2EF2	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
0x2EF4	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
0x2EF6	0xF8BD3016  LDRH	R3, [SP, #22]
0x2EFA	0xF0030310  AND	R3, R3, #16
0x2EFE	0xB29B    UXTH	R3, R3
0x2F00	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x2F02	0x9B0C    LDR	R3, [SP, #48]
0x2F04	0x681D    LDR	R5, [R3, #0]
0x2F06	0x1D2C    ADDS	R4, R5, #4
0x2F08	0x9B0C    LDR	R3, [SP, #48]
0x2F0A	0x601C    STR	R4, [R3, #0]
0x2F0C	0x682B    LDR	R3, [R5, #0]
0x2F0E	0x9308    STR	R3, [SP, #32]
0x2F10	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x2F12	0x9B0C    LDR	R3, [SP, #48]
0x2F14	0x681D    LDR	R5, [R3, #0]
0x2F16	0x1D2C    ADDS	R4, R5, #4
0x2F18	0x9B0C    LDR	R3, [SP, #48]
0x2F1A	0x601C    STR	R4, [R3, #0]
0x2F1C	0x882B    LDRH	R3, [R5, #0]
0x2F1E	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
L___Lib_Sprintf__doprntf211:
;__Lib_Sprintf.c, 618 :: 		
0x2F20	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2F24	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf347
0x2F26	0x9B08    LDR	R3, [SP, #32]
0x2F28	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x2F2A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2F2E	0x1C5B    ADDS	R3, R3, #1
0x2F30	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 618 :: 		
L___Lib_Sprintf__doprntf347:
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
0x2F34	0xF8BD3016  LDRH	R3, [SP, #22]
0x2F38	0xF00303C0  AND	R3, R3, #192
0x2F3C	0xB2DD    UXTB	R5, R3
0x2F3E	0xE04A    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x2F40	0x2301    MOVS	R3, #1
0x2F42	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x2F46	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf221:
; pb start address is: 28 (R7)
0x2F48	0xF89D3012  LDRB	R3, [SP, #18]
0x2F4C	0x2B0A    CMP	R3, #10
0x2F4E	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x2F50	0xF89D3012  LDRB	R3, [SP, #18]
0x2F54	0x009C    LSLS	R4, R3, #2
0x2F56	0x4BF8    LDR	R3, [PC, #992]
0x2F58	0x191B    ADDS	R3, R3, R4
0x2F5A	0x681C    LDR	R4, [R3, #0]
0x2F5C	0x9B08    LDR	R3, [SP, #32]
0x2F5E	0x42A3    CMP	R3, R4
0x2F60	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x2F62	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x2F64	0xF89D3012  LDRB	R3, [SP, #18]
0x2F68	0x1C5B    ADDS	R3, R3, #1
0x2F6A	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 625 :: 		
0x2F6E	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
; pb end address is: 28 (R7)
0x2F70	0xE03A    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; pb start address is: 48 (R12)
0x2F72	0x2301    MOVS	R3, #1
0x2F74	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x2F78	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf226:
; pb start address is: 28 (R7)
0x2F7A	0xF89D3012  LDRB	R3, [SP, #18]
0x2F7E	0x2B08    CMP	R3, #8
0x2F80	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x2F82	0xF89D3012  LDRB	R3, [SP, #18]
0x2F86	0x009C    LSLS	R4, R3, #2
0x2F88	0x4BEC    LDR	R3, [PC, #944]
0x2F8A	0x191B    ADDS	R3, R3, R4
0x2F8C	0x681C    LDR	R4, [R3, #0]
0x2F8E	0x9B08    LDR	R3, [SP, #32]
0x2F90	0x42A3    CMP	R3, R4
0x2F92	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x2F94	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x2F96	0xF89D3012  LDRB	R3, [SP, #18]
0x2F9A	0x1C5B    ADDS	R3, R3, #1
0x2F9C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 631 :: 		
0x2FA0	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
; pb end address is: 28 (R7)
0x2FA2	0xE021    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; pb start address is: 48 (R12)
0x2FA4	0x2301    MOVS	R3, #1
0x2FA6	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x2FAA	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf231:
; pb start address is: 28 (R7)
0x2FAC	0xF89D3012  LDRB	R3, [SP, #18]
0x2FB0	0x2B0C    CMP	R3, #12
0x2FB2	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x2FB4	0xF89D3012  LDRB	R3, [SP, #18]
0x2FB8	0x009C    LSLS	R4, R3, #2
0x2FBA	0x4BE1    LDR	R3, [PC, #900]
0x2FBC	0x191B    ADDS	R3, R3, R4
0x2FBE	0x681C    LDR	R4, [R3, #0]
0x2FC0	0x9B08    LDR	R3, [SP, #32]
0x2FC2	0x42A3    CMP	R3, R4
0x2FC4	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x2FC6	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x2FC8	0xF89D3012  LDRB	R3, [SP, #18]
0x2FCC	0x1C5B    ADDS	R3, R3, #1
0x2FCE	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 637 :: 		
0x2FD2	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
; pb end address is: 28 (R7)
0x2FD4	0xE008    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; pb start address is: 48 (R12)
0x2FD6	0x2D00    CMP	R5, #0
0x2FD8	0xD0B2    BEQ	L___Lib_Sprintf__doprntf219
0x2FDA	0x2DC0    CMP	R5, #192
0x2FDC	0xD0B0    BEQ	L___Lib_Sprintf__doprntf220
0x2FDE	0x2D80    CMP	R5, #128
0x2FE0	0xD0C7    BEQ	L___Lib_Sprintf__doprntf225
0x2FE2	0x2D40    CMP	R5, #64
0x2FE4	0xD0DE    BEQ	L___Lib_Sprintf__doprntf230
; pb end address is: 48 (R12)
0x2FE6	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; pb start address is: 28 (R7)
0x2FE8	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2FEC	0xF89D3012  LDRB	R3, [SP, #18]
0x2FF0	0x42A3    CMP	R3, R4
0x2FF2	0xDA04    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x2FF4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2FF8	0xF88D3012  STRB	R3, [SP, #18]
0x2FFC	0xE009    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x2FFE	0xF89D4012  LDRB	R4, [SP, #18]
0x3002	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3006	0x42A3    CMP	R3, R4
0x3008	0xDA03    BGE	L___Lib_Sprintf__doprntf237
;__Lib_Sprintf.c, 644 :: 		
0x300A	0xF89D3012  LDRB	R3, [SP, #18]
0x300E	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf237:
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
0x3012	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3016	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf349
0x3018	0xF8BD3016  LDRH	R3, [SP, #22]
0x301C	0xF0030303  AND	R3, R3, #3
0x3020	0xB29B    UXTH	R3, R3
0x3022	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x3024	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3028	0x1E5B    SUBS	R3, R3, #1
0x302A	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 645 :: 		
L___Lib_Sprintf__doprntf349:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
0x302E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x3032	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3036	0x42A3    CMP	R3, R4
0x3038	0xDD07    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x303A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x303E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3042	0x1B1B    SUB	R3, R3, R4
0x3044	0xF8AD3014  STRH	R3, [SP, #20]
0x3048	0xE003    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
0x304A	0x2300    MOVS	R3, #0
0x304C	0xB21B    SXTH	R3, R3
0x304E	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
0x3052	0xF8BD4016  LDRH	R4, [SP, #22]
0x3056	0xF64003C4  MOVW	R3, #2244
0x305A	0xEA040303  AND	R3, R4, R3, LSL #0
0x305E	0xB29B    UXTH	R3, R3
0x3060	0xF5B36F04  CMP	R3, #2112
0x3064	0xD108    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x3066	0xF9BD3014  LDRSH	R3, [SP, #20]
0x306A	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf244
;__Lib_Sprintf.c, 653 :: 		
0x306C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3070	0x1E5B    SUBS	R3, R3, #1
0x3072	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
0x3076	0xE015    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x3078	0xF8BD3016  LDRH	R3, [SP, #22]
0x307C	0xF403630C  AND	R3, R3, #2240
0x3080	0xB29B    UXTH	R3, R3
0x3082	0xF5B36F08  CMP	R3, #2176
0x3086	0xD10D    BNE	L___Lib_Sprintf__doprntf246
;__Lib_Sprintf.c, 657 :: 		
0x3088	0xF9BD3014  LDRSH	R3, [SP, #20]
0x308C	0x2B02    CMP	R3, #2
0x308E	0xDD05    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x3090	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3094	0x1E9B    SUBS	R3, R3, #2
0x3096	0xF8AD3014  STRH	R3, [SP, #20]
0x309A	0xE003    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
0x309C	0x2300    MOVS	R3, #0
0x309E	0xB21B    SXTH	R3, R3
0x30A0	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
0x30A4	0xF8BD3016  LDRH	R3, [SP, #22]
0x30A8	0xF0030304  AND	R3, R3, #4
0x30AC	0xB29B    UXTH	R3, R3
0x30AE	0x2B00    CMP	R3, #0
0x30B0	0xF0008071  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x30B4	0xF8BD3016  LDRH	R3, [SP, #22]
0x30B8	0xF0030302  AND	R3, R3, #2
0x30BC	0xB29B    UXTH	R3, R3
0x30BE	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x30C0	0xF8BD3016  LDRH	R3, [SP, #22]
0x30C4	0xF0030301  AND	R3, R3, #1
0x30C8	0xB29B    UXTH	R3, R3
0x30CA	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x30CC	0x232D    MOVS	R3, #45
0x30CE	0xF88D300C  STRB	R3, [SP, #12]
0x30D2	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x30D4	0x232B    MOVS	R3, #43
0x30D6	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf252:
0x30DA	0xF89D300C  LDRB	R3, [SP, #12]
0x30DE	0x703B    STRB	R3, [R7, #0]
0x30E0	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x30E2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x30E6	0x1C5B    ADDS	R3, R3, #1
0x30E8	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x30EC	0xE039    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; pb start address is: 28 (R7)
0x30EE	0xF8BD3016  LDRH	R3, [SP, #22]
0x30F2	0xF0030301  AND	R3, R3, #1
0x30F6	0xB29B    UXTH	R3, R3
0x30F8	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x30FA	0x2320    MOVS	R3, #32
0x30FC	0x703B    STRB	R3, [R7, #0]
0x30FE	0x1C7D    ADDS	R5, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 20 (R5)
0x3100	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3104	0x1C5B    ADDS	R3, R3, #1
0x3106	0xF8AD3028  STRH	R3, [SP, #40]
0x310A	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
0x310C	0xE028    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; pb start address is: 28 (R7)
0x310E	0xF8BD3016  LDRH	R3, [SP, #22]
0x3112	0xF403630C  AND	R3, R3, #2240
0x3116	0xB29B    UXTH	R3, R3
0x3118	0xF5B36F08  CMP	R3, #2176
0x311C	0xD11E    BNE	L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 670 :: 		
0x311E	0x2330    MOVS	R3, #48
0x3120	0x703B    STRB	R3, [R7, #0]
0x3122	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x3124	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3128	0x1C5B    ADDS	R3, R3, #1
0x312A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 671 :: 		
0x312E	0xF8BD3016  LDRH	R3, [SP, #22]
0x3132	0xF0030320  AND	R3, R3, #32
0x3136	0xB29B    UXTH	R3, R3
0x3138	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x313A	0x2358    MOVS	R3, #88
0x313C	0xF88D300D  STRB	R3, [SP, #13]
0x3140	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x3142	0x2378    MOVS	R3, #120
0x3144	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf258:
0x3148	0xF89D300D  LDRB	R3, [SP, #13]
0x314C	0x7003    STRB	R3, [R0, #0]
0x314E	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x3150	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3154	0x1C5B    ADDS	R3, R3, #1
0x3156	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 672 :: 		
0x315A	0xE000    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 669 :: 		
0x315C	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; pb start address is: 20 (R5)
0x315E	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf255:
; pb start address is: 12 (R3)
0x3160	0x4618    MOV	R0, R3
; pb end address is: 12 (R3)
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; pb start address is: 0 (R0)
0x3162	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3166	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf374
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 674 :: 		
0x3168	0xE000    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 676 :: 		
0x316A	0x4658    MOV	R0, R11
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; pb start address is: 44 (R11)
; pb start address is: 0 (R0)
0x316C	0x2330    MOVS	R3, #48
0x316E	0x7003    STRB	R3, [R0, #0]
0x3170	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 44 (R11)
0x3172	0x469B    MOV	R11, R3
; pb end address is: 44 (R11)
0x3174	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3178	0x1C5B    ADDS	R3, R3, #1
0x317A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 676 :: 		
0x317E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3182	0x1E5B    SUBS	R3, R3, #1
0x3184	0xB21B    SXTH	R3, R3
0x3186	0xF8AD3014  STRH	R3, [SP, #20]
0x318A	0x2B00    CMP	R3, #0
0x318C	0xD1ED    BNE	L___Lib_Sprintf__doprntf373
; pb end address is: 44 (R11)
0x318E	0x465C    MOV	R4, R11
0x3190	0xE000    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf374:
;__Lib_Sprintf.c, 673 :: 		
0x3192	0x4604    MOV	R4, R0
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
0x3194	0xE089    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; pb start address is: 28 (R7)
0x3196	0xF9BD3014  LDRSH	R3, [SP, #20]
0x319A	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf376
0x319C	0xF8BD3016  LDRH	R3, [SP, #22]
0x31A0	0xF0030308  AND	R3, R3, #8
0x31A4	0xB29B    UXTH	R3, R3
0x31A6	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf377
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x31A8	0x4638    MOV	R0, R7
0x31AA	0xE7FF    B	L___Lib_Sprintf__doprntf267
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf375:
;__Lib_Sprintf.c, 682 :: 		
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x31AC	0x2320    MOVS	R3, #32
0x31AE	0x7003    STRB	R3, [R0, #0]
0x31B0	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x31B2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x31B6	0x1C5B    ADDS	R3, R3, #1
0x31B8	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 682 :: 		
0x31BC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x31C0	0x1E5B    SUBS	R3, R3, #1
0x31C2	0xB21B    SXTH	R3, R3
0x31C4	0xF8AD3014  STRH	R3, [SP, #20]
0x31C8	0x2B00    CMP	R3, #0
0x31CA	0xD1EF    BNE	L___Lib_Sprintf__doprntf375
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 679 :: 		
0x31CC	0xE000    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf376:
0x31CE	0x4638    MOV	R0, R7
L___Lib_Sprintf__doprntf351:
; pb start address is: 0 (R0)
0x31D0	0x4607    MOV	R7, R0
; pb end address is: 0 (R0)
0x31D2	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf377:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; pb start address is: 28 (R7)
0x31D4	0xF8BD3016  LDRH	R3, [SP, #22]
0x31D8	0xF0030302  AND	R3, R3, #2
0x31DC	0xB29B    UXTH	R3, R3
0x31DE	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x31E0	0xF8BD3016  LDRH	R3, [SP, #22]
0x31E4	0xF0030301  AND	R3, R3, #1
0x31E8	0xB29B    UXTH	R3, R3
0x31EA	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x31EC	0x232D    MOVS	R3, #45
0x31EE	0xF88D300E  STRB	R3, [SP, #14]
0x31F2	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x31F4	0x232B    MOVS	R3, #43
0x31F6	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf272:
0x31FA	0xF89D300E  LDRB	R3, [SP, #14]
0x31FE	0x703B    STRB	R3, [R7, #0]
0x3200	0x1C7F    ADDS	R7, R7, #1
0x3202	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3206	0x1C5B    ADDS	R3, R3, #1
0x3208	0xF8AD3028  STRH	R3, [SP, #40]
0x320C	0x4638    MOV	R0, R7
0x320E	0xE010    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x3210	0xF8BD3016  LDRH	R3, [SP, #22]
0x3214	0xF0030301  AND	R3, R3, #1
0x3218	0xB29B    UXTH	R3, R3
0x321A	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 687 :: 		
0x321C	0x2320    MOVS	R3, #32
0x321E	0x703B    STRB	R3, [R7, #0]
0x3220	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x3222	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3226	0x1C5B    ADDS	R3, R3, #1
0x3228	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x322C	0x4607    MOV	R7, R0
0x322E	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; pb start address is: 28 (R7)
0x3230	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 0 (R0)
0x3232	0xF8BD3016  LDRH	R3, [SP, #22]
0x3236	0xF403630C  AND	R3, R3, #2240
0x323A	0xB29B    UXTH	R3, R3
0x323C	0xF5B36F04  CMP	R3, #2112
0x3240	0xD109    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x3242	0x2330    MOVS	R3, #48
0x3244	0x7003    STRB	R3, [R0, #0]
0x3246	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x3248	0xF9BD3028  LDRSH	R3, [SP, #40]
0x324C	0x1C5B    ADDS	R3, R3, #1
0x324E	0xF8AD3028  STRH	R3, [SP, #40]
0x3252	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
0x3254	0xE029    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; pb start address is: 0 (R0)
0x3256	0xF8BD3016  LDRH	R3, [SP, #22]
0x325A	0xF403630C  AND	R3, R3, #2240
0x325E	0xB29B    UXTH	R3, R3
0x3260	0xF5B36F08  CMP	R3, #2176
0x3264	0xD11F    BNE	L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 692 :: 		
0x3266	0x2330    MOVS	R3, #48
0x3268	0x7003    STRB	R3, [R0, #0]
0x326A	0x1C40    ADDS	R0, R0, #1
0x326C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3270	0x1C5B    ADDS	R3, R3, #1
0x3272	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 693 :: 		
0x3276	0xF8BD3016  LDRH	R3, [SP, #22]
0x327A	0xF0030320  AND	R3, R3, #32
0x327E	0xB29B    UXTH	R3, R3
0x3280	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x3282	0x2358    MOVS	R3, #88
0x3284	0xF88D300F  STRB	R3, [SP, #15]
0x3288	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x328A	0x2378    MOVS	R3, #120
0x328C	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf279:
0x3290	0xF89D300F  LDRB	R3, [SP, #15]
0x3294	0x7003    STRB	R3, [R0, #0]
0x3296	0x1C40    ADDS	R0, R0, #1
0x3298	0xF9BD3028  LDRSH	R3, [SP, #40]
0x329C	0x1C5B    ADDS	R3, R3, #1
0x329E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x32A2	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
0x32A4	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 691 :: 		
0x32A6	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; pb start address is: 20 (R5)
0x32A8	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; pb start address is: 16 (R4)
0x32AA	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf280:
; pb start address is: 4 (R1)
0x32AC	0xF89D4012  LDRB	R4, [SP, #18]
0x32B0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x32B4	0x42A3    CMP	R3, R4
0x32B6	0xDD0A    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x32B8	0x2330    MOVS	R3, #48
0x32BA	0x700B    STRB	R3, [R1, #0]
0x32BC	0x1C4B    ADDS	R3, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 16 (R4)
0x32BE	0x461C    MOV	R4, R3
0x32C0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x32C4	0x1C5B    ADDS	R3, R3, #1
0x32C6	0xF8AD3028  STRH	R3, [SP, #40]
0x32CA	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
0x32CC	0xE7EE    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb start address is: 4 (R1)
L___Lib_Sprintf__doprntf282:
; pb end address is: 4 (R1)
; pb start address is: 4 (R1)
0x32CE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x32D2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x32D6	0x1E5B    SUBS	R3, R3, #1
0x32D8	0xF8AD3010  STRH	R3, [SP, #16]
0x32DC	0x2C00    CMP	R4, #0
0x32DE	0xF000806A  BEQ	L___Lib_Sprintf__doprntf283
;__Lib_Sprintf.c, 699 :: 		
0x32E2	0xF8BD3016  LDRH	R3, [SP, #22]
0x32E6	0xF00303C0  AND	R3, R3, #192
0x32EA	0xB2DE    UXTB	R6, R3
0x32EC	0xE050    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x32EE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x32F2	0x009C    LSLS	R4, R3, #2
0x32F4	0x4B10    LDR	R3, [PC, #64]
0x32F6	0x191B    ADDS	R3, R3, R4
0x32F8	0x681C    LDR	R4, [R3, #0]
0x32FA	0x9B08    LDR	R3, [SP, #32]
0x32FC	0xFBB3F5F4  UDIV	R5, R3, R4
0x3300	0x240A    MOVS	R4, #10
0x3302	0xFBB5F3F4  UDIV	R3, R5, R4
0x3306	0xFB045313  MLS	R3, R4, R3, R5
0x330A	0x3330    ADDS	R3, #48
0x330C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 703 :: 		
0x3310	0xE046    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x3312	0xF8BD3016  LDRH	R3, [SP, #22]
0x3316	0xF0030320  AND	R3, R3, #32
0x331A	0xB29B    UXTH	R3, R3
0x331C	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x331E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3322	0x009C    LSLS	R4, R3, #2
0x3324	0x4B05    LDR	R3, [PC, #20]
0x3326	0x191B    ADDS	R3, R3, R4
0x3328	0x681C    LDR	R4, [R3, #0]
0x332A	0x9B08    LDR	R3, [SP, #32]
0x332C	0xFBB3F3F4  UDIV	R3, R3, R4
0x3330	0xF003040F  AND	R4, R3, #15
0x3334	0xF000B806  B	#12
0x3338	0x5BC80000  	__Lib_Sprintf_dpowers+0
0x333C	0x5BF00000  	__Lib_Sprintf_hexpowers+0
0x3340	0x5B980000  	__Lib_Sprintf_octpowers+0
0x3344	0x4B31    LDR	R3, [PC, #196]
0x3346	0x191B    ADDS	R3, R3, R4
0x3348	0x781B    LDRB	R3, [R3, #0]
0x334A	0xF88D3012  STRB	R3, [SP, #18]
0x334E	0xE00F    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x3350	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3354	0x009C    LSLS	R4, R3, #2
0x3356	0x4B2E    LDR	R3, [PC, #184]
0x3358	0x191B    ADDS	R3, R3, R4
0x335A	0x681C    LDR	R4, [R3, #0]
0x335C	0x9B08    LDR	R3, [SP, #32]
0x335E	0xFBB3F3F4  UDIV	R3, R3, R4
0x3362	0xF003040F  AND	R4, R3, #15
0x3366	0x4B2B    LDR	R3, [PC, #172]
0x3368	0x191B    ADDS	R3, R3, R4
0x336A	0x781B    LDRB	R3, [R3, #0]
0x336C	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x3370	0xE016    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x3372	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3376	0x009C    LSLS	R4, R3, #2
0x3378	0x4B27    LDR	R3, [PC, #156]
0x337A	0x191B    ADDS	R3, R3, R4
0x337C	0x681C    LDR	R4, [R3, #0]
0x337E	0x9B08    LDR	R3, [SP, #32]
0x3380	0xFBB3F3F4  UDIV	R3, R3, R4
0x3384	0xF0030307  AND	R3, R3, #7
0x3388	0x3330    ADDS	R3, #48
0x338A	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 714 :: 		
0x338E	0xE007    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x3390	0x2E00    CMP	R6, #0
0x3392	0xD0AC    BEQ	L___Lib_Sprintf__doprntf286
0x3394	0x2EC0    CMP	R6, #192
0x3396	0xD0AA    BEQ	L___Lib_Sprintf__doprntf287
0x3398	0x2E80    CMP	R6, #128
0x339A	0xD0BA    BEQ	L___Lib_Sprintf__doprntf288
0x339C	0x2E40    CMP	R6, #64
0x339E	0xD0E8    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x33A0	0xF89D3012  LDRB	R3, [SP, #18]
0x33A4	0x700B    STRB	R3, [R1, #0]
0x33A6	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x33A8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x33AC	0x1C5B    ADDS	R3, R3, #1
0x33AE	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 717 :: 		
0x33B2	0x4601    MOV	R1, R0
; pb end address is: 0 (R0)
0x33B4	0xE78B    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
; pb start address is: 4 (R1)
0x33B6	0xF8BD3016  LDRH	R3, [SP, #22]
0x33BA	0xF0030308  AND	R3, R3, #8
0x33BE	0xB29B    UXTH	R3, R3
0x33C0	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf381
0x33C2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x33C6	0x2B00    CMP	R3, #0
0x33C8	0xDD16    BLE	L___Lib_Sprintf__doprntf382
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
0x33CA	0x4608    MOV	R0, R1
0x33CC	0xE7FF    B	L___Lib_Sprintf__doprntf295
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x33CE	0x2320    MOVS	R3, #32
0x33D0	0x7003    STRB	R3, [R0, #0]
0x33D2	0x1C43    ADDS	R3, R0, #1
0x33D4	0x4618    MOV	R0, R3
; pb end address is: 0 (R0)
0x33D6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x33DA	0x1C5B    ADDS	R3, R3, #1
0x33DC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 721 :: 		
0x33E0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x33E4	0x1E5B    SUBS	R3, R3, #1
0x33E6	0xB21B    SXTH	R3, R3
0x33E8	0xF8AD3014  STRH	R3, [SP, #20]
0x33EC	0x2B00    CMP	R3, #0
0x33EE	0xD1EE    BNE	L___Lib_Sprintf__doprntf380
; pb end address is: 0 (R0)
0x33F0	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 718 :: 		
0x33F2	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf381:
0x33F4	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf353:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x33F6	0xE000    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf382:
0x33F8	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x33FA	0xF7FEBDA5  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x33FE	0xF9BD0028  LDRSH	R0, [SP, #40]
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x3402	0xF8DDE000  LDR	LR, [SP, #0]
0x3406	0xB00F    ADD	SP, SP, #60
0x3408	0x4770    BX	LR
0x340A	0xBF00    NOP
0x340C	0x5C210000  	__Lib_Sprintf_hexb+0
0x3410	0x5BF00000  	__Lib_Sprintf_hexpowers+0
0x3414	0x5C100000  	__Lib_Sprintf_hexs+0
0x3418	0x5B980000  	__Lib_Sprintf_octpowers+0
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x1B54	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x1B56	0x2839    CMP	R0, #57
0x1B58	0xD803    BHI	L_isdigit9
0x1B5A	0x2830    CMP	R0, #48
0x1B5C	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x1B5E	0x2101    MOVS	R1, #1
0x1B60	0xE000    B	L_isdigit8
L_isdigit9:
0x1B62	0x2100    MOVS	R1, #0
L_isdigit8:
0x1B64	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x1B66	0xB001    ADD	SP, SP, #4
0x1B68	0x4770    BX	LR
; end of _isdigit
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x1E08	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x1E0A	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x1E0C	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x1E0E	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x1E10	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x1E12	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x1E16	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x1E1A	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x1E1C	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x1E1E	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x1E20	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x1E22	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x1E24	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x1E26	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x1E28	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x1E2A	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x1E2C	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x1E2E	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x1E32	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x1E36	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x1E38	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x1E3A	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x1E3E	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x1E42	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x1E44	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x1E46	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x1E4A	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x1E4E	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x1E50	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x1E52	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x1E54	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x1E56	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x1E58	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x1E5A	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x1E5C	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x1E5E	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x1E60	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x1E62	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x1E64	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x1E66	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x1E68	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x1E6C	0xB001    ADD	SP, SP, #4
0x1E6E	0x4770    BX	LR
; end of __Compare_FP
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x1C8C	0xB081    SUB	SP, SP, #4
0x1C8E	0xF8CDE000  STR	LR, [SP, #0]
0x1C92	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_Sprintf.c, 146 :: 		
0x1C96	0xF1B80F00  CMP	R8, #0
0x1C9A	0xDA58    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x1C9C	0xF1C80100  RSB	R1, R8, #0
0x1CA0	0xFA4FF881  SXTB	R8, R1
;__Lib_Sprintf.c, 148 :: 		
0x1CA4	0xB249    SXTB	R1, R1
0x1CA6	0x296E    CMP	R1, #110
0x1CA8	0xDB2D    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x1CAA	0x2164    MOVS	R1, #100
0x1CAC	0xB249    SXTB	R1, R1
0x1CAE	0xFB98F1F1  SDIV	R1, R8, R1
0x1CB2	0xB249    SXTB	R1, R1
0x1CB4	0x3112    ADDS	R1, #18
0x1CB6	0xB209    SXTH	R1, R1
0x1CB8	0x008A    LSLS	R2, R1, #2
0x1CBA	0x4951    LDR	R1, [PC, #324]
0x1CBC	0x1889    ADDS	R1, R1, R2
0x1CBE	0x680B    LDR	R3, [R1, #0]
0x1CC0	0x2164    MOVS	R1, #100
0x1CC2	0xB249    SXTB	R1, R1
0x1CC4	0xFB98F2F1  SDIV	R2, R8, R1
0x1CC8	0xFB018212  MLS	R2, R1, R2, R8
0x1CCC	0xB252    SXTB	R2, R2
0x1CCE	0x210A    MOVS	R1, #10
0x1CD0	0xB249    SXTB	R1, R1
0x1CD2	0xFB92F1F1  SDIV	R1, R2, R1
0x1CD6	0xB249    SXTB	R1, R1
0x1CD8	0x3109    ADDS	R1, #9
0x1CDA	0xB209    SXTH	R1, R1
0x1CDC	0x008A    LSLS	R2, R1, #2
0x1CDE	0x4948    LDR	R1, [PC, #288]
0x1CE0	0x1889    ADDS	R1, R1, R2
0x1CE2	0x6808    LDR	R0, [R1, #0]
0x1CE4	0x461A    MOV	R2, R3
0x1CE6	0xF7FEFE23  BL	__Mul_FP+0
0x1CEA	0x220A    MOVS	R2, #10
0x1CEC	0xB252    SXTB	R2, R2
0x1CEE	0xFB98F1F2  SDIV	R1, R8, R2
0x1CF2	0xFB028111  MLS	R1, R2, R1, R8
0x1CF6	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1CF8	0x008A    LSLS	R2, R1, #2
0x1CFA	0x4941    LDR	R1, [PC, #260]
0x1CFC	0x1889    ADDS	R1, R1, R2
0x1CFE	0x680A    LDR	R2, [R1, #0]
0x1D00	0xF7FEFE16  BL	__Mul_FP+0
0x1D04	0xE077    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 32 (R8)
0x1D06	0xF1B80F0A  CMP	R8, #10
0x1D0A	0xDD19    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x1D0C	0x210A    MOVS	R1, #10
0x1D0E	0xB249    SXTB	R1, R1
0x1D10	0xFB98F1F1  SDIV	R1, R8, R1
0x1D14	0xB249    SXTB	R1, R1
0x1D16	0x3109    ADDS	R1, #9
0x1D18	0xB209    SXTH	R1, R1
0x1D1A	0x008A    LSLS	R2, R1, #2
0x1D1C	0x4938    LDR	R1, [PC, #224]
0x1D1E	0x1889    ADDS	R1, R1, R2
0x1D20	0x680B    LDR	R3, [R1, #0]
0x1D22	0x220A    MOVS	R2, #10
0x1D24	0xB252    SXTB	R2, R2
0x1D26	0xFB98F1F2  SDIV	R1, R8, R2
0x1D2A	0xFB028111  MLS	R1, R2, R1, R8
0x1D2E	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1D30	0x008A    LSLS	R2, R1, #2
0x1D32	0x4933    LDR	R1, [PC, #204]
0x1D34	0x1889    ADDS	R1, R1, R2
0x1D36	0x6808    LDR	R0, [R1, #0]
0x1D38	0x461A    MOV	R2, R3
0x1D3A	0xF7FEFDF9  BL	__Mul_FP+0
0x1D3E	0xE05A    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 32 (R8)
0x1D40	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x1D44	0x492E    LDR	R1, [PC, #184]
0x1D46	0x1889    ADDS	R1, R1, R2
0x1D48	0x6809    LDR	R1, [R1, #0]
0x1D4A	0x4608    MOV	R0, R1
0x1D4C	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 32 (R8)
0x1D4E	0xF1B80F6E  CMP	R8, #110
0x1D52	0xDB2D    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x1D54	0x2164    MOVS	R1, #100
0x1D56	0xB249    SXTB	R1, R1
0x1D58	0xFB98F1F1  SDIV	R1, R8, R1
0x1D5C	0xB249    SXTB	R1, R1
0x1D5E	0x3112    ADDS	R1, #18
0x1D60	0xB209    SXTH	R1, R1
0x1D62	0x008A    LSLS	R2, R1, #2
0x1D64	0x4927    LDR	R1, [PC, #156]
0x1D66	0x1889    ADDS	R1, R1, R2
0x1D68	0x680B    LDR	R3, [R1, #0]
0x1D6A	0x2164    MOVS	R1, #100
0x1D6C	0xB249    SXTB	R1, R1
0x1D6E	0xFB98F2F1  SDIV	R2, R8, R1
0x1D72	0xFB018212  MLS	R2, R1, R2, R8
0x1D76	0xB252    SXTB	R2, R2
0x1D78	0x210A    MOVS	R1, #10
0x1D7A	0xB249    SXTB	R1, R1
0x1D7C	0xFB92F1F1  SDIV	R1, R2, R1
0x1D80	0xB249    SXTB	R1, R1
0x1D82	0x3109    ADDS	R1, #9
0x1D84	0xB209    SXTH	R1, R1
0x1D86	0x008A    LSLS	R2, R1, #2
0x1D88	0x491E    LDR	R1, [PC, #120]
0x1D8A	0x1889    ADDS	R1, R1, R2
0x1D8C	0x6808    LDR	R0, [R1, #0]
0x1D8E	0x461A    MOV	R2, R3
0x1D90	0xF7FEFDCE  BL	__Mul_FP+0
0x1D94	0x220A    MOVS	R2, #10
0x1D96	0xB252    SXTB	R2, R2
0x1D98	0xFB98F1F2  SDIV	R1, R8, R2
0x1D9C	0xFB028111  MLS	R1, R2, R1, R8
0x1DA0	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1DA2	0x008A    LSLS	R2, R1, #2
0x1DA4	0x4917    LDR	R1, [PC, #92]
0x1DA6	0x1889    ADDS	R1, R1, R2
0x1DA8	0x680A    LDR	R2, [R1, #0]
0x1DAA	0xF7FEFDC1  BL	__Mul_FP+0
0x1DAE	0xE022    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 32 (R8)
0x1DB0	0xF1B80F0A  CMP	R8, #10
0x1DB4	0xDD19    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x1DB6	0x210A    MOVS	R1, #10
0x1DB8	0xB249    SXTB	R1, R1
0x1DBA	0xFB98F1F1  SDIV	R1, R8, R1
0x1DBE	0xB249    SXTB	R1, R1
0x1DC0	0x3109    ADDS	R1, #9
0x1DC2	0xB209    SXTH	R1, R1
0x1DC4	0x008A    LSLS	R2, R1, #2
0x1DC6	0x490F    LDR	R1, [PC, #60]
0x1DC8	0x1889    ADDS	R1, R1, R2
0x1DCA	0x680B    LDR	R3, [R1, #0]
0x1DCC	0x220A    MOVS	R2, #10
0x1DCE	0xB252    SXTB	R2, R2
0x1DD0	0xFB98F1F2  SDIV	R1, R8, R2
0x1DD4	0xFB028111  MLS	R1, R2, R1, R8
0x1DD8	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1DDA	0x008A    LSLS	R2, R1, #2
0x1DDC	0x4909    LDR	R1, [PC, #36]
0x1DDE	0x1889    ADDS	R1, R1, R2
0x1DE0	0x6808    LDR	R0, [R1, #0]
0x1DE2	0x461A    MOV	R2, R3
0x1DE4	0xF7FEFDA4  BL	__Mul_FP+0
0x1DE8	0xE005    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 32 (R8)
0x1DEA	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x1DEE	0x4905    LDR	R1, [PC, #20]
0x1DF0	0x1889    ADDS	R1, R1, R2
0x1DF2	0x6809    LDR	R1, [R1, #0]
0x1DF4	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x1DF6	0xF8DDE000  LDR	LR, [SP, #0]
0x1DFA	0xB001    ADD	SP, SP, #4
0x1DFC	0x4770    BX	LR
0x1DFE	0xBF00    NOP
0x1E00	0x5B300000  	__Lib_Sprintf__npowers_+0
0x1E04	0x5B640000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x0930	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x0932	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x0934	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x0938	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x093A	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x093E	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x0942	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x0946	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x094A	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x094C	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x094E	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x0952	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x0956	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x0958	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x095A	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x095C	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x0960	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x0964	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x0966	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x0968	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x096C	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x0970	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x0972	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x0974	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x0976	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x0978	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x097C	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x097E	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x0980	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x0982	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x0984	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x0986	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x0988	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x098A	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x098C	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x098E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x0990	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x0994	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x0996	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x0998	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x099A	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x099E	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x09A2	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x09A6	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x09A8	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x09AA	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x09AC	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x09AE	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x09B2	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x09B6	0xB001    ADD	SP, SP, #4
0x09B8	0x4770    BX	LR
; end of __Mul_FP
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x0C3C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x0C3E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x0C40	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x0C44	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x0C46	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x0C4A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x0C4E	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x0C50	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x0C52	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x0C54	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x0C56	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x0C5A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x0C5E	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x0C60	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x0C62	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x0C64	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x0C68	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x0C6C	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x0C70	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x0C72	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x0C76	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x0C7A	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x0C7C	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x0C7E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x0C80	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x0C82	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x0C84	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x0C86	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x0C88	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x0C8A	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x0C8C	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x0C8E	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x0C92	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x0C94	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x0C96	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x0C98	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x0C9A	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x0C9C	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x0C9E	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x0CA0	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x0CA2	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x0CA4	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x0CA8	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x0CAA	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x0CAC	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x0CB0	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x0CB2	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x0CB4	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x0CB6	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x0CB8	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x0CBA	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x0CBC	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x0CC0	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x0CC2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x0CC4	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x0CC6	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x0CC8	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x0CCC	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x0CCE	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x0CD0	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x0CD2	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x0CD4	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x0CD8	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x0CDC	0xB001    ADD	SP, SP, #4
0x0CDE	0x4770    BX	LR
; end of __Div_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x0CE0	0xB081    SUB	SP, SP, #4
0x0CE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x0CE6	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x0CE8	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x0CEA	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x0CEC	0xF7FFFDFE  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x0CF0	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x0CF2	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x0CF6	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x0CFA	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x0CFC	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x0CFE	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x0D02	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x0D04	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x0D08	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x0D0A	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x0D0E	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x0D12	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x0D14	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x0D16	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x0D18	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x0D1A	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x0D1E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D22	0xB001    ADD	SP, SP, #4
0x0D24	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x08EC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x08EE	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x08F0	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x08F4	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x08F8	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x08FA	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x08FC	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x0900	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x0902	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x0906	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x0908	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x090C	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x0910	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x0912	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x0914	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x0916	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x0918	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x091A	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x091C	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x091E	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x0922	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x0924	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x0926	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x092A	0xB001    ADD	SP, SP, #4
0x092C	0x4770    BX	LR
; end of __FloatToSignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x1128	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x112A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x112C	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x112E	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x1130	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x1132	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x1136	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x1138	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x113A	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x113C	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x113E	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x1140	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x1142	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x1144	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x1146	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x1148	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x114C	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x1150	0xB001    ADD	SP, SP, #4
0x1152	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x1154	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x1156	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x115A	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x115E	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x1162	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x1166	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x1168	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x116A	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x116C	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x116E	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x1172	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x1174	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x1178	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x117A	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x117C	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x1180	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x1182	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x1184	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x1186	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x118A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x118E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x1190	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x1192	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x1194	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x1196	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x119A	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x119C	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x119E	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x11A2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x11A4	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x11A6	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x11AA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x11AC	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x11AE	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x11B0	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x11B2	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x11B4	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x11B6	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x11B8	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x11BA	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x11BC	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x11BE	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x11C0	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x11C2	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x11C4	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x11C8	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x11CA	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x11CE	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x11D0	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x11D4	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x11D8	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x11DA	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x11DC	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x11E0	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x11E2	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x11E4	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x11E6	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x11EA	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x11EE	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x11F2	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x11F4	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x11F6	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x11FA	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x11FC	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x1200	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x1204	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x1206	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x1208	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x120A	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x120E	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x1212	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x1214	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x1218	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x121A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x121C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x1220	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x1222	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x1224	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x1226	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x122A	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x122E	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x1232	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x1236	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x123A	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x123C	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x123E	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x1242	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x1246	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x1248	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x124C	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x124E	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x1252	0xB001    ADD	SP, SP, #4
0x1254	0x4770    BX	LR
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x1258	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x125A	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x125E	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x1262	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x1266	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x1268	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x126A	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x126C	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x126E	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x1272	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x1274	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x1278	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x127A	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x127C	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x1280	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x1282	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x1284	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x1286	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x128A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x128E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x1290	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x1292	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x1294	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x1296	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x129A	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x129C	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x129E	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x12A2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x12A4	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x12A6	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x12AA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x12AC	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x12AE	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x12B0	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x12B2	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x12B4	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x12B6	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x12B8	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x12BA	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x12BC	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x12BE	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x12C0	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x12C2	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x12C4	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x12C8	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x12CA	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x12CE	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x12D0	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x12D4	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x12D8	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x12DA	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x12DC	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x12E0	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x12E2	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x12E4	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x12E6	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x12EA	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x12EE	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x12F2	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x12F4	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x12F6	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x12FA	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x12FC	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x1300	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x1304	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x1306	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x1308	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x130A	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x130E	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x1312	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x1314	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x1318	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x131A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x131C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x1320	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x1322	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x1324	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x1326	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x132A	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x132E	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x1332	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x1336	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x133A	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x133C	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x133E	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x1342	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x1346	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x1348	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x134C	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x134E	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x1352	0xB001    ADD	SP, SP, #4
0x1354	0x4770    BX	LR
; end of __Add_FP
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x1E70	0xB081    SUB	SP, SP, #4
0x1E72	0xF8CDE000  STR	LR, [SP, #0]
0x1E76	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_Sprintf.c, 134 :: 		
0x1E7A	0xF1B80F6E  CMP	R8, #110
0x1E7E	0xD32C    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x1E80	0x2164    MOVS	R1, #100
0x1E82	0xFBB8F1F1  UDIV	R1, R8, R1
0x1E86	0xB2C9    UXTB	R1, R1
0x1E88	0x3112    ADDS	R1, #18
0x1E8A	0xB209    SXTH	R1, R1
0x1E8C	0x008A    LSLS	R2, R1, #2
0x1E8E	0x4928    LDR	R1, [PC, #160]
0x1E90	0x1889    ADDS	R1, R1, R2
0x1E92	0x680A    LDR	R2, [R1, #0]
0x1E94	0xF04F507C  MOV	R0, #1056964608
0x1E98	0xF7FEFD4A  BL	__Mul_FP+0
0x1E9C	0x2164    MOVS	R1, #100
0x1E9E	0xFBB8F2F1  UDIV	R2, R8, R1
0x1EA2	0xFB018212  MLS	R2, R1, R2, R8
0x1EA6	0xB2D2    UXTB	R2, R2
0x1EA8	0x210A    MOVS	R1, #10
0x1EAA	0xFBB2F1F1  UDIV	R1, R2, R1
0x1EAE	0xB2C9    UXTB	R1, R1
0x1EB0	0x3109    ADDS	R1, #9
0x1EB2	0xB209    SXTH	R1, R1
0x1EB4	0x008A    LSLS	R2, R1, #2
0x1EB6	0x491E    LDR	R1, [PC, #120]
0x1EB8	0x1889    ADDS	R1, R1, R2
0x1EBA	0x680A    LDR	R2, [R1, #0]
0x1EBC	0xF7FEFD38  BL	__Mul_FP+0
0x1EC0	0x220A    MOVS	R2, #10
0x1EC2	0xFBB8F1F2  UDIV	R1, R8, R2
0x1EC6	0xFB028111  MLS	R1, R2, R1, R8
0x1ECA	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x1ECC	0x008A    LSLS	R2, R1, #2
0x1ECE	0x4918    LDR	R1, [PC, #96]
0x1ED0	0x1889    ADDS	R1, R1, R2
0x1ED2	0x680A    LDR	R2, [R1, #0]
0x1ED4	0xF7FEFD2C  BL	__Mul_FP+0
0x1ED8	0xE026    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 32 (R8)
0x1EDA	0xF1B80F0A  CMP	R8, #10
0x1EDE	0xD91A    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x1EE0	0x210A    MOVS	R1, #10
0x1EE2	0xFBB8F1F1  UDIV	R1, R8, R1
0x1EE6	0xB2C9    UXTB	R1, R1
0x1EE8	0x3109    ADDS	R1, #9
0x1EEA	0xB209    SXTH	R1, R1
0x1EEC	0x008A    LSLS	R2, R1, #2
0x1EEE	0x4910    LDR	R1, [PC, #64]
0x1EF0	0x1889    ADDS	R1, R1, R2
0x1EF2	0x680A    LDR	R2, [R1, #0]
0x1EF4	0xF04F507C  MOV	R0, #1056964608
0x1EF8	0xF7FEFD1A  BL	__Mul_FP+0
0x1EFC	0x220A    MOVS	R2, #10
0x1EFE	0xFBB8F1F2  UDIV	R1, R8, R2
0x1F02	0xFB028111  MLS	R1, R2, R1, R8
0x1F06	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x1F08	0x008A    LSLS	R2, R1, #2
0x1F0A	0x4909    LDR	R1, [PC, #36]
0x1F0C	0x1889    ADDS	R1, R1, R2
0x1F0E	0x680A    LDR	R2, [R1, #0]
0x1F10	0xF7FEFD0E  BL	__Mul_FP+0
0x1F14	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 32 (R8)
0x1F16	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x1F1A	0x4905    LDR	R1, [PC, #20]
0x1F1C	0x1889    ADDS	R1, R1, R2
0x1F1E	0x680A    LDR	R2, [R1, #0]
0x1F20	0xF04F507C  MOV	R0, #1056964608
0x1F24	0xF7FEFD04  BL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x1F28	0xF8DDE000  LDR	LR, [SP, #0]
0x1F2C	0xB001    ADD	SP, SP, #4
0x1F2E	0x4770    BX	LR
0x1F30	0x5B300000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
_move_snake:
;cp_game_ctl.h, 259 :: 		void move_snake() {
0x43C8	0xB083    SUB	SP, SP, #12
0x43CA	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 261 :: 		if (snake_direction == MOVE_RIGHT) {
0x43CE	0x4809    LDR	R0, [PC, #36]
0x43D0	0x7800    LDRB	R0, [R0, #0]
0x43D2	0xB958    CBNZ	R0, L_move_snake90
;cp_game_ctl.h, 262 :: 		set_sprite_offset( (get_offset_x() + 1), (get_offset_y())  );
0x43D4	0xF7FFFAD8  BL	_get_offset_y+0
0x43D8	0x9002    STR	R0, [SP, #8]
0x43DA	0xF7FFFAE9  BL	_get_offset_x+0
0x43DE	0x1C41    ADDS	R1, R0, #1
0x43E0	0x9802    LDR	R0, [SP, #8]
0x43E2	0x9101    STR	R1, [SP, #4]
0x43E4	0x4601    MOV	R1, R0
0x43E6	0x9801    LDR	R0, [SP, #4]
0x43E8	0xF7FFFAD6  BL	_set_sprite_offset+0
;cp_game_ctl.h, 263 :: 		}
L_move_snake90:
;cp_game_ctl.h, 265 :: 		}
L_end_move_snake:
0x43EC	0xF8DDE000  LDR	LR, [SP, #0]
0x43F0	0xB003    ADD	SP, SP, #12
0x43F2	0x4770    BX	LR
0x43F4	0x00032000  	P7_final_project_main_snake_direction+0
; end of _move_snake
_get_offset_y:
;cp_pix_render.h, 61 :: 		uint32_t get_offset_y() {
0x3988	0xB081    SUB	SP, SP, #4
;cp_pix_render.h, 62 :: 		return offset_y;
0x398A	0x4802    LDR	R0, [PC, #8]
0x398C	0x6800    LDR	R0, [R0, #0]
;cp_pix_render.h, 63 :: 		}
L_end_get_offset_y:
0x398E	0xB001    ADD	SP, SP, #4
0x3990	0x4770    BX	LR
0x3992	0xBF00    NOP
0x3994	0x000C2000  	P7_final_project_main_offset_y+0
; end of _get_offset_y
_get_offset_x:
;cp_pix_render.h, 58 :: 		uint32_t get_offset_x() {
0x39B0	0xB081    SUB	SP, SP, #4
;cp_pix_render.h, 59 :: 		return offset_x;
0x39B2	0x4802    LDR	R0, [PC, #8]
0x39B4	0x6800    LDR	R0, [R0, #0]
;cp_pix_render.h, 60 :: 		}
L_end_get_offset_x:
0x39B6	0xB001    ADD	SP, SP, #4
0x39B8	0x4770    BX	LR
0x39BA	0xBF00    NOP
0x39BC	0x00082000  	P7_final_project_main_offset_x+0
; end of _get_offset_x
_set_sprite_offset:
;cp_pix_render.h, 53 :: 		void set_sprite_offset(uint32_t ofs_x, uint32_t ofs_y) {
; ofs_y start address is: 4 (R1)
; ofs_x start address is: 0 (R0)
0x3998	0xB081    SUB	SP, SP, #4
; ofs_y end address is: 4 (R1)
; ofs_x end address is: 0 (R0)
; ofs_x start address is: 0 (R0)
; ofs_y start address is: 4 (R1)
;cp_pix_render.h, 54 :: 		offset_x = ofs_x;
0x399A	0x4A03    LDR	R2, [PC, #12]
0x399C	0x6010    STR	R0, [R2, #0]
; ofs_x end address is: 0 (R0)
;cp_pix_render.h, 55 :: 		offset_y = ofs_y;
0x399E	0x4A03    LDR	R2, [PC, #12]
0x39A0	0x6011    STR	R1, [R2, #0]
; ofs_y end address is: 4 (R1)
;cp_pix_render.h, 56 :: 		}
L_end_set_sprite_offset:
0x39A2	0xB001    ADD	SP, SP, #4
0x39A4	0x4770    BX	LR
0x39A6	0xBF00    NOP
0x39A8	0x00082000  	P7_final_project_main_offset_x+0
0x39AC	0x000C2000  	P7_final_project_main_offset_y+0
; end of _set_sprite_offset
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x5034	0xB081    SUB	SP, SP, #4
0x5036	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x503A	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x503C	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x503E	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x5040	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x5042	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x5046	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x5048	0x484A    LDR	R0, [PC, #296]
0x504A	0x1840    ADDS	R0, R0, R1
0x504C	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x504E	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x5052	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x5054	0xF64B3080  MOVW	R0, #48000
0x5058	0x4281    CMP	R1, R0
0x505A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x505C	0x4846    LDR	R0, [PC, #280]
0x505E	0x6800    LDR	R0, [R0, #0]
0x5060	0xF0400102  ORR	R1, R0, #2
0x5064	0x4844    LDR	R0, [PC, #272]
0x5066	0x6001    STR	R1, [R0, #0]
0x5068	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x506A	0xF64550C0  MOVW	R0, #24000
0x506E	0x4285    CMP	R5, R0
0x5070	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x5072	0x4841    LDR	R0, [PC, #260]
0x5074	0x6800    LDR	R0, [R0, #0]
0x5076	0xF0400101  ORR	R1, R0, #1
0x507A	0x483F    LDR	R0, [PC, #252]
0x507C	0x6001    STR	R1, [R0, #0]
0x507E	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x5080	0x483D    LDR	R0, [PC, #244]
0x5082	0x6801    LDR	R1, [R0, #0]
0x5084	0xF06F0007  MVN	R0, #7
0x5088	0x4001    ANDS	R1, R0
0x508A	0x483B    LDR	R0, [PC, #236]
0x508C	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x508E	0xF7FFFD19  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x5092	0x483A    LDR	R0, [PC, #232]
0x5094	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x5096	0x483A    LDR	R0, [PC, #232]
0x5098	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x509A	0x483A    LDR	R0, [PC, #232]
0x509C	0xEA020100  AND	R1, R2, R0, LSL #0
0x50A0	0x4839    LDR	R0, [PC, #228]
0x50A2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x50A4	0xF0020001  AND	R0, R2, #1
0x50A8	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x50AA	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x50AC	0x4836    LDR	R0, [PC, #216]
0x50AE	0x6800    LDR	R0, [R0, #0]
0x50B0	0xF0000002  AND	R0, R0, #2
0x50B4	0x2800    CMP	R0, #0
0x50B6	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x50B8	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x50BA	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x50BC	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x50BE	0xF4023080  AND	R0, R2, #65536
0x50C2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x50C4	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x50C6	0x4830    LDR	R0, [PC, #192]
0x50C8	0x6800    LDR	R0, [R0, #0]
0x50CA	0xF4003000  AND	R0, R0, #131072
0x50CE	0x2800    CMP	R0, #0
0x50D0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x50D2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x50D4	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x50D6	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x50D8	0xF0025080  AND	R0, R2, #268435456
0x50DC	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x50DE	0x482A    LDR	R0, [PC, #168]
0x50E0	0x6800    LDR	R0, [R0, #0]
0x50E2	0xF0405180  ORR	R1, R0, #268435456
0x50E6	0x4828    LDR	R0, [PC, #160]
0x50E8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x50EA	0x4827    LDR	R0, [PC, #156]
0x50EC	0x6800    LDR	R0, [R0, #0]
0x50EE	0xF0005000  AND	R0, R0, #536870912
0x50F2	0x2800    CMP	R0, #0
0x50F4	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x50F6	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x50F8	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x50FA	0xF0026080  AND	R0, R2, #67108864
0x50FE	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x5100	0x4821    LDR	R0, [PC, #132]
0x5102	0x6800    LDR	R0, [R0, #0]
0x5104	0xF0406180  ORR	R1, R0, #67108864
0x5108	0x481F    LDR	R0, [PC, #124]
0x510A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x510C	0x4611    MOV	R1, R2
0x510E	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x5110	0x481D    LDR	R0, [PC, #116]
0x5112	0x6800    LDR	R0, [R0, #0]
0x5114	0xF0006000  AND	R0, R0, #134217728
0x5118	0x2800    CMP	R0, #0
0x511A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x511C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x511E	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x5120	0x4611    MOV	R1, R2
0x5122	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x5124	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x5128	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x512A	0x4817    LDR	R0, [PC, #92]
0x512C	0x6800    LDR	R0, [R0, #0]
0x512E	0xF0407180  ORR	R1, R0, #16777216
0x5132	0x4815    LDR	R0, [PC, #84]
0x5134	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x5136	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x5138	0x4813    LDR	R0, [PC, #76]
0x513A	0x6800    LDR	R0, [R0, #0]
0x513C	0xF0007000  AND	R0, R0, #33554432
0x5140	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x5142	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x5144	0x460A    MOV	R2, R1
0x5146	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x5148	0x480C    LDR	R0, [PC, #48]
0x514A	0x6800    LDR	R0, [R0, #0]
0x514C	0xF000010C  AND	R1, R0, #12
0x5150	0x0090    LSLS	R0, R2, #2
0x5152	0xF000000C  AND	R0, R0, #12
0x5156	0x4281    CMP	R1, R0
0x5158	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x515A	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x515C	0xF8DDE000  LDR	LR, [SP, #0]
0x5160	0xB001    ADD	SP, SP, #4
0x5162	0x4770    BX	LR
0x5164	0x00811501  	#352387201
0x5168	0x8402091D  	#152929282
0x516C	0xF6440001  	#128580
0x5170	0x19400001  	#72000
0x5174	0x5C320000  	__Lib_System_105_107_APBAHBPrescTable+0
0x5178	0x20004002  	FLASH_ACR+0
0x517C	0x10044002  	RCC_CFGR+0
0x5180	0x102C4002  	RCC_CFGR2+0
0x5184	0xFFFF000F  	#1048575
0x5188	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x4AC4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x4AC6	0x4815    LDR	R0, [PC, #84]
0x4AC8	0x6800    LDR	R0, [R0, #0]
0x4ACA	0xF0400101  ORR	R1, R0, #1
0x4ACE	0x4813    LDR	R0, [PC, #76]
0x4AD0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x4AD2	0x4913    LDR	R1, [PC, #76]
0x4AD4	0x4813    LDR	R0, [PC, #76]
0x4AD6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x4AD8	0x4810    LDR	R0, [PC, #64]
0x4ADA	0x6801    LDR	R1, [R0, #0]
0x4ADC	0x4812    LDR	R0, [PC, #72]
0x4ADE	0x4001    ANDS	R1, R0
0x4AE0	0x480E    LDR	R0, [PC, #56]
0x4AE2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x4AE4	0x480D    LDR	R0, [PC, #52]
0x4AE6	0x6801    LDR	R1, [R0, #0]
0x4AE8	0xF46F2080  MVN	R0, #262144
0x4AEC	0x4001    ANDS	R1, R0
0x4AEE	0x480B    LDR	R0, [PC, #44]
0x4AF0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x4AF2	0x480C    LDR	R0, [PC, #48]
0x4AF4	0x6801    LDR	R1, [R0, #0]
0x4AF6	0xF46F00FE  MVN	R0, #8323072
0x4AFA	0x4001    ANDS	R1, R0
0x4AFC	0x4809    LDR	R0, [PC, #36]
0x4AFE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x4B00	0x4806    LDR	R0, [PC, #24]
0x4B02	0x6801    LDR	R1, [R0, #0]
0x4B04	0xF06F50A0  MVN	R0, #335544320
0x4B08	0x4001    ANDS	R1, R0
0x4B0A	0x4804    LDR	R0, [PC, #16]
0x4B0C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x4B0E	0xF04F0100  MOV	R1, #0
0x4B12	0x4806    LDR	R0, [PC, #24]
0x4B14	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x4B16	0xB001    ADD	SP, SP, #4
0x4B18	0x4770    BX	LR
0x4B1A	0xBF00    NOP
0x4B1C	0x10004002  	RCC_CR+0
0x4B20	0x0000F0FF  	#-251723776
0x4B24	0x10044002  	RCC_CFGR+0
0x4B28	0xFFFFFEF6  	#-17367041
0x4B2C	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x5228	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x522A	0x4902    LDR	R1, [PC, #8]
0x522C	0x4802    LDR	R0, [PC, #8]
0x522E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x5230	0xB001    ADD	SP, SP, #4
0x5232	0x4770    BX	LR
0x5234	0x19400001  	#72000
0x5238	0x01942000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x5268	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x526A	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x526C	0xB001    ADD	SP, SP, #4
0x526E	0x4770    BX	LR
; end of ___GenExcept
0x5C58	0xB500    PUSH	(R14)
0x5C5A	0xF8DFB014  LDR	R11, [PC, #20]
0x5C5E	0xF8DFA014  LDR	R10, [PC, #20]
0x5C62	0xF8DFC014  LDR	R12, [PC, #20]
0x5C66	0xF7FEFF23  BL	19120
0x5C6A	0xBD00    POP	(R15)
0x5C6C	0x4770    BX	LR
0x5C6E	0xBF00    NOP
0x5C70	0x00002000  	#536870912
0x5C74	0x00452000  	#536870981
0x5C78	0x5AE80000  	#23272
0x5CD8	0xB500    PUSH	(R14)
0x5CDA	0xF8DFB010  LDR	R11, [PC, #16]
0x5CDE	0xF8DFA010  LDR	R10, [PC, #16]
0x5CE2	0xF7FEFEB5  BL	19024
0x5CE6	0xBD00    POP	(R15)
0x5CE8	0x4770    BX	LR
0x5CEA	0xBF00    NOP
0x5CEC	0x00002000  	#536870912
0x5CF0	0x01EC2000  	#536871404
_EXTIPD4:
;P7_final_project_main.c, 173 :: 		void EXTIPD4() iv IVT_INT_EXTI4  {
;P7_final_project_main.c, 174 :: 		EXTI_PR |= 1 << 4;
0x523C	0x4807    LDR	R0, [PC, #28]
0x523E	0x6800    LDR	R0, [R0, #0]
0x5240	0xF0400110  ORR	R1, R0, #16
0x5244	0x4805    LDR	R0, [PC, #20]
0x5246	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 175 :: 		while (GPIOD_IDR.B4 == 0) {GPIOB_ODR = ~GPIOB_ODR;}
L_EXTIPD4109:
0x5248	0x4805    LDR	R0, [PC, #20]
0x524A	0x6800    LDR	R0, [R0, #0]
0x524C	0xB928    CBNZ	R0, L_EXTIPD4110
0x524E	0x4805    LDR	R0, [PC, #20]
0x5250	0x6800    LDR	R0, [R0, #0]
0x5252	0x43C1    MVN	R1, R0
0x5254	0x4803    LDR	R0, [PC, #12]
0x5256	0x6001    STR	R1, [R0, #0]
0x5258	0xE7F6    B	L_EXTIPD4109
L_EXTIPD4110:
;P7_final_project_main.c, 176 :: 		}
L_end_EXTIPD4:
0x525A	0x4770    BX	LR
0x525C	0x04144001  	EXTI_PR+0
0x5260	0x81104222  	GPIOD_IDR+0
0x5264	0x0C0C4001  	GPIOB_ODR+0
; end of _EXTIPD4
_TIMER2_ISR:
;P7_final_project_main.c, 179 :: 		void TIMER2_ISR() iv IVT_INT_TIM2 {
0x5010	0xB081    SUB	SP, SP, #4
0x5012	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 180 :: 		TIM2_SR &= ~(1<<0);         // Bit[0] UIF interrupt reset set to 0
0x5016	0x4806    LDR	R0, [PC, #24]
0x5018	0x6801    LDR	R1, [R0, #0]
0x501A	0xF06F0001  MVN	R0, #1
0x501E	0x4001    ANDS	R1, R0
0x5020	0x4803    LDR	R0, [PC, #12]
0x5022	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 181 :: 		update_game_time();
0x5024	0xF7FFFD32  BL	_update_game_time+0
;P7_final_project_main.c, 182 :: 		}
L_end_TIMER2_ISR:
0x5028	0xF8DDE000  LDR	LR, [SP, #0]
0x502C	0xB001    ADD	SP, SP, #4
0x502E	0x4770    BX	LR
0x5030	0x00104000  	TIM2_SR+0
; end of _TIMER2_ISR
_update_game_time:
;cp_game_ctl.h, 61 :: 		void update_game_time () {
0x4A8C	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 62 :: 		time_count++;
0x4A8E	0x4803    LDR	R0, [PC, #12]
0x4A90	0x6800    LDR	R0, [R0, #0]
0x4A92	0x1C41    ADDS	R1, R0, #1
0x4A94	0x4801    LDR	R0, [PC, #4]
0x4A96	0x6001    STR	R1, [R0, #0]
;cp_game_ctl.h, 63 :: 		}
L_end_update_game_time:
0x4A98	0xB001    ADD	SP, SP, #4
0x4A9A	0x4770    BX	LR
0x4A9C	0x00042000  	P7_final_project_main_time_count+0
; end of _update_game_time
_EXTIPD2:
;P7_final_project_main.c, 167 :: 		void EXTIPD2() iv IVT_INT_EXTI2  {
;P7_final_project_main.c, 168 :: 		EXTI_PR |= 1 << 2;
0x4ED8	0x4807    LDR	R0, [PC, #28]
0x4EDA	0x6800    LDR	R0, [R0, #0]
0x4EDC	0xF0400104  ORR	R1, R0, #4
0x4EE0	0x4805    LDR	R0, [PC, #20]
0x4EE2	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 169 :: 		while (GPIOD_IDR.B2 == 0) {GPIOB_ODR = ~GPIOB_ODR;}
L_EXTIPD2107:
0x4EE4	0x4805    LDR	R0, [PC, #20]
0x4EE6	0x6800    LDR	R0, [R0, #0]
0x4EE8	0xB928    CBNZ	R0, L_EXTIPD2108
0x4EEA	0x4805    LDR	R0, [PC, #20]
0x4EEC	0x6800    LDR	R0, [R0, #0]
0x4EEE	0x43C1    MVN	R1, R0
0x4EF0	0x4803    LDR	R0, [PC, #12]
0x4EF2	0x6001    STR	R1, [R0, #0]
0x4EF4	0xE7F6    B	L_EXTIPD2107
L_EXTIPD2108:
;P7_final_project_main.c, 170 :: 		}
L_end_EXTIPD2:
0x4EF6	0x4770    BX	LR
0x4EF8	0x04144001  	EXTI_PR+0
0x4EFC	0x81084222  	GPIOD_IDR+0
0x4F00	0x0C0C4001  	GPIOB_ODR+0
; end of _EXTIPD2
_EXTI15_10:
;P7_final_project_main.c, 88 :: 		void EXTI15_10() iv IVT_INT_EXTI15_10  {
0x4F68	0xF84D7D04  PUSH	(R7)
0x4F6C	0xB081    SUB	SP, SP, #4
0x4F6E	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 90 :: 		EXTI_PR |= 1 << 13;     // Rearm interrupt
0x4F72	0x4823    LDR	R0, [PC, #140]
0x4F74	0x6800    LDR	R0, [R0, #0]
0x4F76	0xF4405100  ORR	R1, R0, #8192
0x4F7A	0x4821    LDR	R0, [PC, #132]
0x4F7C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 91 :: 		GPIOB_ODR = ~GPIOB_ODR;
0x4F7E	0x4821    LDR	R0, [PC, #132]
0x4F80	0x6800    LDR	R0, [R0, #0]
0x4F82	0x43C1    MVN	R1, R0
0x4F84	0x481F    LDR	R0, [PC, #124]
0x4F86	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 93 :: 		while (GPIOC_IDR.B13 == 0) { GPIOB_ODR = ~GPIOB_ODR; }
L_EXTI15_1091:
0x4F88	0x481F    LDR	R0, [PC, #124]
0x4F8A	0x6800    LDR	R0, [R0, #0]
0x4F8C	0xB928    CBNZ	R0, L_EXTI15_1092
0x4F8E	0x481D    LDR	R0, [PC, #116]
0x4F90	0x6800    LDR	R0, [R0, #0]
0x4F92	0x43C1    MVN	R1, R0
0x4F94	0x481B    LDR	R0, [PC, #108]
0x4F96	0x6001    STR	R1, [R0, #0]
0x4F98	0xE7F6    B	L_EXTI15_1091
L_EXTI15_1092:
;P7_final_project_main.c, 95 :: 		CUR_GAME_PHASE=get_game_mode();
0x4F9A	0xF7FFFD81  BL	_get_game_mode+0
0x4F9E	0x491B    LDR	R1, [PC, #108]
0x4FA0	0x7008    STRB	R0, [R1, #0]
;P7_final_project_main.c, 97 :: 		switch (CUR_GAME_PHASE)
0x4FA2	0xE01A    B	L_EXTI15_1093
;P7_final_project_main.c, 99 :: 		case PHASE_INTRO:
L_EXTI15_1095:
;P7_final_project_main.c, 100 :: 		set_cur_screen_run_flag(FALSE);
0x4FA4	0x2000    MOVS	R0, #0
0x4FA6	0xF7FFFE77  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 101 :: 		CUR_GAME_PHASE = PHASE1_READY; // load_snake_game
0x4FAA	0x2101    MOVS	R1, #1
0x4FAC	0x4817    LDR	R0, [PC, #92]
0x4FAE	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 102 :: 		break;
0x4FB0	0xE020    B	L_EXTI15_1094
;P7_final_project_main.c, 104 :: 		case PHASE1_READY:
L_EXTI15_1096:
;P7_final_project_main.c, 105 :: 		set_cur_screen_run_flag(FALSE);
0x4FB2	0x2000    MOVS	R0, #0
0x4FB4	0xF7FFFE70  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 106 :: 		CUR_GAME_PHASE = PHASE2_PLAYING;    // Start snake game
0x4FB8	0x2102    MOVS	R1, #2
0x4FBA	0x4814    LDR	R0, [PC, #80]
0x4FBC	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 107 :: 		break;
0x4FBE	0xE019    B	L_EXTI15_1094
;P7_final_project_main.c, 109 :: 		case PHASE2_PLAYING:
L_EXTI15_1097:
;P7_final_project_main.c, 110 :: 		Delay_ms(100);
0x4FC0	0xF644777F  MOVW	R7, #20351
0x4FC4	0xF2C00712  MOVT	R7, #18
L_EXTI15_1098:
0x4FC8	0x1E7F    SUBS	R7, R7, #1
0x4FCA	0xD1FD    BNE	L_EXTI15_1098
0x4FCC	0xBF00    NOP
0x4FCE	0xBF00    NOP
0x4FD0	0xBF00    NOP
0x4FD2	0xBF00    NOP
0x4FD4	0xBF00    NOP
;P7_final_project_main.c, 114 :: 		break;
0x4FD6	0xE00D    B	L_EXTI15_1094
;P7_final_project_main.c, 121 :: 		default:
L_EXTI15_10100:
;P7_final_project_main.c, 122 :: 		break;
0x4FD8	0xE00C    B	L_EXTI15_1094
;P7_final_project_main.c, 123 :: 		}
L_EXTI15_1093:
0x4FDA	0x480C    LDR	R0, [PC, #48]
0x4FDC	0x7800    LDRB	R0, [R0, #0]
0x4FDE	0x2800    CMP	R0, #0
0x4FE0	0xD0E0    BEQ	L_EXTI15_1095
0x4FE2	0x480A    LDR	R0, [PC, #40]
0x4FE4	0x7800    LDRB	R0, [R0, #0]
0x4FE6	0x2801    CMP	R0, #1
0x4FE8	0xD0E3    BEQ	L_EXTI15_1096
0x4FEA	0x4808    LDR	R0, [PC, #32]
0x4FEC	0x7800    LDRB	R0, [R0, #0]
0x4FEE	0x2802    CMP	R0, #2
0x4FF0	0xD0E6    BEQ	L_EXTI15_1097
0x4FF2	0xE7F1    B	L_EXTI15_10100
L_EXTI15_1094:
;P7_final_project_main.c, 147 :: 		}
L_end_EXTI15_10:
0x4FF4	0xF8DDE000  LDR	LR, [SP, #0]
0x4FF8	0xB001    ADD	SP, SP, #4
0x4FFA	0xF85D7B04  POP	(R7)
0x4FFE	0x4770    BX	LR
0x5000	0x04144001  	EXTI_PR+0
0x5004	0x0C0C4001  	GPIOB_ODR+0
0x5008	0x01344222  	GPIOC_IDR+0
0x500C	0x00442000  	P7_final_project_main_CUR_GAME_PHASE+0
; end of _EXTI15_10
_get_game_mode:
;cp_game_ctl.h, 66 :: 		uint8_t get_game_mode() {
0x4AA0	0xB081    SUB	SP, SP, #4
;cp_game_ctl.h, 67 :: 		return GAME_PHASE;
0x4AA2	0x4802    LDR	R0, [PC, #8]
0x4AA4	0x7800    LDRB	R0, [R0, #0]
;cp_game_ctl.h, 68 :: 		}
L_end_get_game_mode:
0x4AA6	0xB001    ADD	SP, SP, #4
0x4AA8	0x4770    BX	LR
0x4AAA	0xBF00    NOP
0x4AAC	0x00012000  	P7_final_project_main_GAME_PHASE+0
; end of _get_game_mode
_EXTIPA6:
;P7_final_project_main.c, 150 :: 		void EXTIPA6() iv IVT_INT_EXTI9_5  {
;P7_final_project_main.c, 151 :: 		if (GPIOB_IDR.B5 == 0) {
0x4F04	0x4812    LDR	R0, [PC, #72]
0x4F06	0x6800    LDR	R0, [R0, #0]
0x4F08	0xB970    CBNZ	R0, L_EXTIPA6101
;P7_final_project_main.c, 152 :: 		while(GPIOB_IDR.B5 == 0) {GPIOC_ODR = ~GPIOC_ODR;}
L_EXTIPA6102:
0x4F0A	0x4811    LDR	R0, [PC, #68]
0x4F0C	0x6800    LDR	R0, [R0, #0]
0x4F0E	0xB928    CBNZ	R0, L_EXTIPA6103
0x4F10	0x4810    LDR	R0, [PC, #64]
0x4F12	0x6800    LDR	R0, [R0, #0]
0x4F14	0x43C1    MVN	R1, R0
0x4F16	0x480F    LDR	R0, [PC, #60]
0x4F18	0x6001    STR	R1, [R0, #0]
0x4F1A	0xE7F6    B	L_EXTIPA6102
L_EXTIPA6103:
;P7_final_project_main.c, 153 :: 		EXTI_PR |= 1 << 5;
0x4F1C	0x480E    LDR	R0, [PC, #56]
0x4F1E	0x6800    LDR	R0, [R0, #0]
0x4F20	0xF0400120  ORR	R1, R0, #32
0x4F24	0x480C    LDR	R0, [PC, #48]
0x4F26	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 154 :: 		}
L_EXTIPA6101:
;P7_final_project_main.c, 157 :: 		if (GPIOA_IDR.B6 == 0) {
0x4F28	0x480C    LDR	R0, [PC, #48]
0x4F2A	0x6800    LDR	R0, [R0, #0]
0x4F2C	0xB970    CBNZ	R0, L_EXTIPA6104
;P7_final_project_main.c, 158 :: 		while (GPIOA_IDR.B6 == 0) {GPIOB_ODR = ~GPIOB_ODR;}
L_EXTIPA6105:
0x4F2E	0x480B    LDR	R0, [PC, #44]
0x4F30	0x6800    LDR	R0, [R0, #0]
0x4F32	0xB928    CBNZ	R0, L_EXTIPA6106
0x4F34	0x480A    LDR	R0, [PC, #40]
0x4F36	0x6800    LDR	R0, [R0, #0]
0x4F38	0x43C1    MVN	R1, R0
0x4F3A	0x4809    LDR	R0, [PC, #36]
0x4F3C	0x6001    STR	R1, [R0, #0]
0x4F3E	0xE7F6    B	L_EXTIPA6105
L_EXTIPA6106:
;P7_final_project_main.c, 159 :: 		EXTI_PR |= 1 << 6;
0x4F40	0x4805    LDR	R0, [PC, #20]
0x4F42	0x6800    LDR	R0, [R0, #0]
0x4F44	0xF0400140  ORR	R1, R0, #64
0x4F48	0x4803    LDR	R0, [PC, #12]
0x4F4A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 160 :: 		}
L_EXTIPA6104:
;P7_final_project_main.c, 164 :: 		}
L_end_EXTIPA6:
0x4F4C	0x4770    BX	LR
0x4F4E	0xBF00    NOP
0x4F50	0x81144221  	GPIOB_IDR+0
0x4F54	0x100C4001  	GPIOC_ODR+0
0x4F58	0x04144001  	EXTI_PR+0
0x4F5C	0x01184221  	GPIOA_IDR+0
0x4F60	0x0C0C4001  	GPIOB_ODR+0
; end of _EXTIPA6
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x5270	0x00200000 ;_TFT_defaultFont+0
0x5274	0x0010007F ;_TFT_defaultFont+4
0x5278	0x00018801 ;_TFT_defaultFont+8
0x527C	0x00019803 ;_TFT_defaultFont+12
0x5280	0x0001A805 ;_TFT_defaultFont+16
0x5284	0x0001B808 ;_TFT_defaultFont+20
0x5288	0x0001C807 ;_TFT_defaultFont+24
0x528C	0x0001D80D ;_TFT_defaultFont+28
0x5290	0x0001F80A ;_TFT_defaultFont+32
0x5294	0x00021803 ;_TFT_defaultFont+36
0x5298	0x00022805 ;_TFT_defaultFont+40
0x529C	0x00023805 ;_TFT_defaultFont+44
0x52A0	0x00024807 ;_TFT_defaultFont+48
0x52A4	0x00025809 ;_TFT_defaultFont+52
0x52A8	0x00027803 ;_TFT_defaultFont+56
0x52AC	0x00028805 ;_TFT_defaultFont+60
0x52B0	0x00029803 ;_TFT_defaultFont+64
0x52B4	0x0002A806 ;_TFT_defaultFont+68
0x52B8	0x0002B807 ;_TFT_defaultFont+72
0x52BC	0x0002C807 ;_TFT_defaultFont+76
0x52C0	0x0002D807 ;_TFT_defaultFont+80
0x52C4	0x0002E807 ;_TFT_defaultFont+84
0x52C8	0x0002F807 ;_TFT_defaultFont+88
0x52CC	0x00030807 ;_TFT_defaultFont+92
0x52D0	0x00031807 ;_TFT_defaultFont+96
0x52D4	0x00032807 ;_TFT_defaultFont+100
0x52D8	0x00033807 ;_TFT_defaultFont+104
0x52DC	0x00034807 ;_TFT_defaultFont+108
0x52E0	0x00035803 ;_TFT_defaultFont+112
0x52E4	0x00036803 ;_TFT_defaultFont+116
0x52E8	0x00037809 ;_TFT_defaultFont+120
0x52EC	0x00039809 ;_TFT_defaultFont+124
0x52F0	0x0003B809 ;_TFT_defaultFont+128
0x52F4	0x0003D806 ;_TFT_defaultFont+132
0x52F8	0x0003E809 ;_TFT_defaultFont+136
0x52FC	0x00040809 ;_TFT_defaultFont+140
0x5300	0x00042807 ;_TFT_defaultFont+144
0x5304	0x00043807 ;_TFT_defaultFont+148
0x5308	0x00044808 ;_TFT_defaultFont+152
0x530C	0x00045806 ;_TFT_defaultFont+156
0x5310	0x00046806 ;_TFT_defaultFont+160
0x5314	0x00047807 ;_TFT_defaultFont+164
0x5318	0x00048808 ;_TFT_defaultFont+168
0x531C	0x00049804 ;_TFT_defaultFont+172
0x5320	0x0004A805 ;_TFT_defaultFont+176
0x5324	0x0004B807 ;_TFT_defaultFont+180
0x5328	0x0004C806 ;_TFT_defaultFont+184
0x532C	0x0004D80A ;_TFT_defaultFont+188
0x5330	0x0004F807 ;_TFT_defaultFont+192
0x5334	0x00050808 ;_TFT_defaultFont+196
0x5338	0x00051807 ;_TFT_defaultFont+200
0x533C	0x00052808 ;_TFT_defaultFont+204
0x5340	0x00053808 ;_TFT_defaultFont+208
0x5344	0x00054807 ;_TFT_defaultFont+212
0x5348	0x00055806 ;_TFT_defaultFont+216
0x534C	0x00056807 ;_TFT_defaultFont+220
0x5350	0x00057808 ;_TFT_defaultFont+224
0x5354	0x0005880C ;_TFT_defaultFont+228
0x5358	0x0005A808 ;_TFT_defaultFont+232
0x535C	0x0005B808 ;_TFT_defaultFont+236
0x5360	0x0005C806 ;_TFT_defaultFont+240
0x5364	0x0005D805 ;_TFT_defaultFont+244
0x5368	0x0005E806 ;_TFT_defaultFont+248
0x536C	0x0005F805 ;_TFT_defaultFont+252
0x5370	0x00060809 ;_TFT_defaultFont+256
0x5374	0x00062808 ;_TFT_defaultFont+260
0x5378	0x00063805 ;_TFT_defaultFont+264
0x537C	0x00064807 ;_TFT_defaultFont+268
0x5380	0x00065807 ;_TFT_defaultFont+272
0x5384	0x00066806 ;_TFT_defaultFont+276
0x5388	0x00067807 ;_TFT_defaultFont+280
0x538C	0x00068807 ;_TFT_defaultFont+284
0x5390	0x00069805 ;_TFT_defaultFont+288
0x5394	0x0006A807 ;_TFT_defaultFont+292
0x5398	0x0006B807 ;_TFT_defaultFont+296
0x539C	0x0006C802 ;_TFT_defaultFont+300
0x53A0	0x0006D803 ;_TFT_defaultFont+304
0x53A4	0x0006E806 ;_TFT_defaultFont+308
0x53A8	0x0006F802 ;_TFT_defaultFont+312
0x53AC	0x0007080A ;_TFT_defaultFont+316
0x53B0	0x00072807 ;_TFT_defaultFont+320
0x53B4	0x00073807 ;_TFT_defaultFont+324
0x53B8	0x00074807 ;_TFT_defaultFont+328
0x53BC	0x00075807 ;_TFT_defaultFont+332
0x53C0	0x00076805 ;_TFT_defaultFont+336
0x53C4	0x00077806 ;_TFT_defaultFont+340
0x53C8	0x00078805 ;_TFT_defaultFont+344
0x53CC	0x00079807 ;_TFT_defaultFont+348
0x53D0	0x0007A807 ;_TFT_defaultFont+352
0x53D4	0x0007B80A ;_TFT_defaultFont+356
0x53D8	0x0007D806 ;_TFT_defaultFont+360
0x53DC	0x0007E807 ;_TFT_defaultFont+364
0x53E0	0x0007F806 ;_TFT_defaultFont+368
0x53E4	0x00080806 ;_TFT_defaultFont+372
0x53E8	0x00081804 ;_TFT_defaultFont+376
0x53EC	0x00082806 ;_TFT_defaultFont+380
0x53F0	0x0008380A ;_TFT_defaultFont+384
0x53F4	0x0008580B ;_TFT_defaultFont+388
0x53F8	0x00000000 ;_TFT_defaultFont+392
0x53FC	0x00000000 ;_TFT_defaultFont+396
0x5400	0x00000000 ;_TFT_defaultFont+400
0x5404	0x00000000 ;_TFT_defaultFont+404
0x5408	0x00000000 ;_TFT_defaultFont+408
0x540C	0x06060606 ;_TFT_defaultFont+412
0x5410	0x06000606 ;_TFT_defaultFont+416
0x5414	0x00000006 ;_TFT_defaultFont+420
0x5418	0x1B000000 ;_TFT_defaultFont+424
0x541C	0x001B1B1B ;_TFT_defaultFont+428
0x5420	0x00000000 ;_TFT_defaultFont+432
0x5424	0x00000000 ;_TFT_defaultFont+436
0x5428	0x00000000 ;_TFT_defaultFont+440
0x542C	0xFEFE4848 ;_TFT_defaultFont+444
0x5430	0x127F7F24 ;_TFT_defaultFont+448
0x5434	0x00000012 ;_TFT_defaultFont+452
0x5438	0x08080000 ;_TFT_defaultFont+456
0x543C	0x0B0B4B3E ;_TFT_defaultFont+460
0x5440	0x6968683E ;_TFT_defaultFont+464
0x5444	0x0008083E ;_TFT_defaultFont+468
0x5448	0x00000000 ;_TFT_defaultFont+472
0x544C	0x00000000 ;_TFT_defaultFont+476
0x5450	0x0233001E ;_TFT_defaultFont+480
0x5454	0x00B30133 ;_TFT_defaultFont+484
0x5458	0x19A00F5E ;_TFT_defaultFont+488
0x545C	0x19881990 ;_TFT_defaultFont+492
0x5460	0x00000F00 ;_TFT_defaultFont+496
0x5464	0x00000000 ;_TFT_defaultFont+500
0x5468	0x00000000 ;_TFT_defaultFont+504
0x546C	0x00000000 ;_TFT_defaultFont+508
0x5470	0x0066003C ;_TFT_defaultFont+512
0x5474	0x00660066 ;_TFT_defaultFont+516
0x5478	0x0366033C ;_TFT_defaultFont+520
0x547C	0x00C601C6 ;_TFT_defaultFont+524
0x5480	0x000003BC ;_TFT_defaultFont+528
0x5484	0x00000000 ;_TFT_defaultFont+532
0x5488	0x06000000 ;_TFT_defaultFont+536
0x548C	0x00060606 ;_TFT_defaultFont+540
0x5490	0x00000000 ;_TFT_defaultFont+544
0x5494	0x00000000 ;_TFT_defaultFont+548
0x5498	0x18000000 ;_TFT_defaultFont+552
0x549C	0x06060C0C ;_TFT_defaultFont+556
0x54A0	0x06060606 ;_TFT_defaultFont+560
0x54A4	0x180C0C06 ;_TFT_defaultFont+564
0x54A8	0x06000000 ;_TFT_defaultFont+568
0x54AC	0x18180C0C ;_TFT_defaultFont+572
0x54B0	0x18181818 ;_TFT_defaultFont+576
0x54B4	0x060C0C18 ;_TFT_defaultFont+580
0x54B8	0x18000000 ;_TFT_defaultFont+584
0x54BC	0x185A3C5A ;_TFT_defaultFont+588
0x54C0	0x00000000 ;_TFT_defaultFont+592
0x54C4	0x00000000 ;_TFT_defaultFont+596
0x54C8	0x00000000 ;_TFT_defaultFont+600
0x54CC	0x00000000 ;_TFT_defaultFont+604
0x54D0	0x00200000 ;_TFT_defaultFont+608
0x54D4	0x00200020 ;_TFT_defaultFont+612
0x54D8	0x002001FC ;_TFT_defaultFont+616
0x54DC	0x00200020 ;_TFT_defaultFont+620
0x54E0	0x00000000 ;_TFT_defaultFont+624
0x54E4	0x00000000 ;_TFT_defaultFont+628
0x54E8	0x00000000 ;_TFT_defaultFont+632
0x54EC	0x00000000 ;_TFT_defaultFont+636
0x54F0	0x06000000 ;_TFT_defaultFont+640
0x54F4	0x00030306 ;_TFT_defaultFont+644
0x54F8	0x00000000 ;_TFT_defaultFont+648
0x54FC	0x00000000 ;_TFT_defaultFont+652
0x5500	0x0000001F ;_TFT_defaultFont+656
0x5504	0x00000000 ;_TFT_defaultFont+660
0x5508	0x00000000 ;_TFT_defaultFont+664
0x550C	0x00000000 ;_TFT_defaultFont+668
0x5510	0x06000000 ;_TFT_defaultFont+672
0x5514	0x00000006 ;_TFT_defaultFont+676
0x5518	0x20000000 ;_TFT_defaultFont+680
0x551C	0x08101020 ;_TFT_defaultFont+684
0x5520	0x02040408 ;_TFT_defaultFont+688
0x5524	0x00010102 ;_TFT_defaultFont+692
0x5528	0x00000000 ;_TFT_defaultFont+696
0x552C	0x6363633E ;_TFT_defaultFont+700
0x5530	0x63636363 ;_TFT_defaultFont+704
0x5534	0x0000003E ;_TFT_defaultFont+708
0x5538	0x00000000 ;_TFT_defaultFont+712
0x553C	0x18181E18 ;_TFT_defaultFont+716
0x5540	0x18181818 ;_TFT_defaultFont+720
0x5544	0x0000007E ;_TFT_defaultFont+724
0x5548	0x00000000 ;_TFT_defaultFont+728
0x554C	0x6061613E ;_TFT_defaultFont+732
0x5550	0x060C1830 ;_TFT_defaultFont+736
0x5554	0x0000007F ;_TFT_defaultFont+740
0x5558	0x00000000 ;_TFT_defaultFont+744
0x555C	0x6060613E ;_TFT_defaultFont+748
0x5560	0x6160603C ;_TFT_defaultFont+752
0x5564	0x0000003E ;_TFT_defaultFont+756
0x5568	0x00000000 ;_TFT_defaultFont+760
0x556C	0x32343830 ;_TFT_defaultFont+764
0x5570	0x30307F31 ;_TFT_defaultFont+768
0x5574	0x00000030 ;_TFT_defaultFont+772
0x5578	0x00000000 ;_TFT_defaultFont+776
0x557C	0x3E06067E ;_TFT_defaultFont+780
0x5580	0x61606060 ;_TFT_defaultFont+784
0x5584	0x0000003E ;_TFT_defaultFont+788
0x5588	0x00000000 ;_TFT_defaultFont+792
0x558C	0x3F03063C ;_TFT_defaultFont+796
0x5590	0x63636363 ;_TFT_defaultFont+800
0x5594	0x0000003E ;_TFT_defaultFont+804
0x5598	0x00000000 ;_TFT_defaultFont+808
0x559C	0x3030607F ;_TFT_defaultFont+812
0x55A0	0x0C0C1818 ;_TFT_defaultFont+816
0x55A4	0x0000000C ;_TFT_defaultFont+820
0x55A8	0x00000000 ;_TFT_defaultFont+824
0x55AC	0x6363633E ;_TFT_defaultFont+828
0x55B0	0x6363633E ;_TFT_defaultFont+832
0x55B4	0x0000003E ;_TFT_defaultFont+836
0x55B8	0x00000000 ;_TFT_defaultFont+840
0x55BC	0x6363633E ;_TFT_defaultFont+844
0x55C0	0x30607E63 ;_TFT_defaultFont+848
0x55C4	0x0000001E ;_TFT_defaultFont+852
0x55C8	0x00000000 ;_TFT_defaultFont+856
0x55CC	0x06060000 ;_TFT_defaultFont+860
0x55D0	0x06000000 ;_TFT_defaultFont+864
0x55D4	0x00000006 ;_TFT_defaultFont+868
0x55D8	0x00000000 ;_TFT_defaultFont+872
0x55DC	0x06060000 ;_TFT_defaultFont+876
0x55E0	0x06000000 ;_TFT_defaultFont+880
0x55E4	0x00030306 ;_TFT_defaultFont+884
0x55E8	0x00000000 ;_TFT_defaultFont+888
0x55EC	0x00000000 ;_TFT_defaultFont+892
0x55F0	0x01800000 ;_TFT_defaultFont+896
0x55F4	0x00180060 ;_TFT_defaultFont+900
0x55F8	0x00060006 ;_TFT_defaultFont+904
0x55FC	0x00600018 ;_TFT_defaultFont+908
0x5600	0x00000180 ;_TFT_defaultFont+912
0x5604	0x00000000 ;_TFT_defaultFont+916
0x5608	0x00000000 ;_TFT_defaultFont+920
0x560C	0x00000000 ;_TFT_defaultFont+924
0x5610	0x00000000 ;_TFT_defaultFont+928
0x5614	0x000001FE ;_TFT_defaultFont+932
0x5618	0x01FE0000 ;_TFT_defaultFont+936
0x561C	0x00000000 ;_TFT_defaultFont+940
0x5620	0x00000000 ;_TFT_defaultFont+944
0x5624	0x00000000 ;_TFT_defaultFont+948
0x5628	0x00000000 ;_TFT_defaultFont+952
0x562C	0x00000000 ;_TFT_defaultFont+956
0x5630	0x00060000 ;_TFT_defaultFont+960
0x5634	0x00600018 ;_TFT_defaultFont+964
0x5638	0x01800180 ;_TFT_defaultFont+968
0x563C	0x00180060 ;_TFT_defaultFont+972
0x5640	0x00000006 ;_TFT_defaultFont+976
0x5644	0x00000000 ;_TFT_defaultFont+980
0x5648	0x00000000 ;_TFT_defaultFont+984
0x564C	0x1830311E ;_TFT_defaultFont+988
0x5650	0x0C000C0C ;_TFT_defaultFont+992
0x5654	0x0000000C ;_TFT_defaultFont+996
0x5658	0x00000000 ;_TFT_defaultFont+1000
0x565C	0x00000000 ;_TFT_defaultFont+1004
0x5660	0x0082007C ;_TFT_defaultFont+1008
0x5664	0x016D0179 ;_TFT_defaultFont+1012
0x5668	0x016D016D ;_TFT_defaultFont+1016
0x566C	0x00D9016D ;_TFT_defaultFont+1020
0x5670	0x00FC0002 ;_TFT_defaultFont+1024
0x5674	0x00000000 ;_TFT_defaultFont+1028
0x5678	0x00000000 ;_TFT_defaultFont+1032
0x567C	0x00000000 ;_TFT_defaultFont+1036
0x5680	0x00380038 ;_TFT_defaultFont+1040
0x5684	0x006C006C ;_TFT_defaultFont+1044
0x5688	0x00FE00C6 ;_TFT_defaultFont+1048
0x568C	0x018300C6 ;_TFT_defaultFont+1052
0x5690	0x00000183 ;_TFT_defaultFont+1056
0x5694	0x00000000 ;_TFT_defaultFont+1060
0x5698	0x00000000 ;_TFT_defaultFont+1064
0x569C	0x6363633F ;_TFT_defaultFont+1068
0x56A0	0x6363633F ;_TFT_defaultFont+1072
0x56A4	0x0000003F ;_TFT_defaultFont+1076
0x56A8	0x00000000 ;_TFT_defaultFont+1080
0x56AC	0x0343433E ;_TFT_defaultFont+1084
0x56B0	0x43430303 ;_TFT_defaultFont+1088
0x56B4	0x0000003E ;_TFT_defaultFont+1092
0x56B8	0x00000000 ;_TFT_defaultFont+1096
0x56BC	0xC3C3633F ;_TFT_defaultFont+1100
0x56C0	0x63C3C3C3 ;_TFT_defaultFont+1104
0x56C4	0x0000003F ;_TFT_defaultFont+1108
0x56C8	0x00000000 ;_TFT_defaultFont+1112
0x56CC	0x0303033F ;_TFT_defaultFont+1116
0x56D0	0x0303031F ;_TFT_defaultFont+1120
0x56D4	0x0000003F ;_TFT_defaultFont+1124
0x56D8	0x00000000 ;_TFT_defaultFont+1128
0x56DC	0x0303033F ;_TFT_defaultFont+1132
0x56E0	0x0303031F ;_TFT_defaultFont+1136
0x56E4	0x00000003 ;_TFT_defaultFont+1140
0x56E8	0x00000000 ;_TFT_defaultFont+1144
0x56EC	0x0343433E ;_TFT_defaultFont+1148
0x56F0	0x63636373 ;_TFT_defaultFont+1152
0x56F4	0x0000007E ;_TFT_defaultFont+1156
0x56F8	0x00000000 ;_TFT_defaultFont+1160
0x56FC	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x5700	0xC3C3C3FF ;_TFT_defaultFont+1168
0x5704	0x000000C3 ;_TFT_defaultFont+1172
0x5708	0x00000000 ;_TFT_defaultFont+1176
0x570C	0x0606060F ;_TFT_defaultFont+1180
0x5710	0x06060606 ;_TFT_defaultFont+1184
0x5714	0x0000000F ;_TFT_defaultFont+1188
0x5718	0x00000000 ;_TFT_defaultFont+1192
0x571C	0x1818181E ;_TFT_defaultFont+1196
0x5720	0x18181818 ;_TFT_defaultFont+1200
0x5724	0x0000000F ;_TFT_defaultFont+1204
0x5728	0x00000000 ;_TFT_defaultFont+1208
0x572C	0x0F1B3363 ;_TFT_defaultFont+1212
0x5730	0x331B0F07 ;_TFT_defaultFont+1216
0x5734	0x00000063 ;_TFT_defaultFont+1220
0x5738	0x00000000 ;_TFT_defaultFont+1224
0x573C	0x03030303 ;_TFT_defaultFont+1228
0x5740	0x03030303 ;_TFT_defaultFont+1232
0x5744	0x0000003F ;_TFT_defaultFont+1236
0x5748	0x00000000 ;_TFT_defaultFont+1240
0x574C	0x00000000 ;_TFT_defaultFont+1244
0x5750	0x03870387 ;_TFT_defaultFont+1248
0x5754	0x034D034D ;_TFT_defaultFont+1252
0x5758	0x03390339 ;_TFT_defaultFont+1256
0x575C	0x03110311 ;_TFT_defaultFont+1260
0x5760	0x00000301 ;_TFT_defaultFont+1264
0x5764	0x00000000 ;_TFT_defaultFont+1268
0x5768	0x00000000 ;_TFT_defaultFont+1272
0x576C	0x4D4D4747 ;_TFT_defaultFont+1276
0x5770	0x71715959 ;_TFT_defaultFont+1280
0x5774	0x00000061 ;_TFT_defaultFont+1284
0x5778	0x00000000 ;_TFT_defaultFont+1288
0x577C	0xC3C3C37E ;_TFT_defaultFont+1292
0x5780	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x5784	0x0000007E ;_TFT_defaultFont+1300
0x5788	0x00000000 ;_TFT_defaultFont+1304
0x578C	0x6363633F ;_TFT_defaultFont+1308
0x5790	0x03033F63 ;_TFT_defaultFont+1312
0x5794	0x00000003 ;_TFT_defaultFont+1316
0x5798	0x00000000 ;_TFT_defaultFont+1320
0x579C	0xC3C3C37E ;_TFT_defaultFont+1324
0x57A0	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x57A4	0x00C0607E ;_TFT_defaultFont+1332
0x57A8	0x00000000 ;_TFT_defaultFont+1336
0x57AC	0x6363633F ;_TFT_defaultFont+1340
0x57B0	0x63331B3F ;_TFT_defaultFont+1344
0x57B4	0x000000C3 ;_TFT_defaultFont+1348
0x57B8	0x00000000 ;_TFT_defaultFont+1352
0x57BC	0x0343433E ;_TFT_defaultFont+1356
0x57C0	0x6161603E ;_TFT_defaultFont+1360
0x57C4	0x0000003E ;_TFT_defaultFont+1364
0x57C8	0x00000000 ;_TFT_defaultFont+1368
0x57CC	0x0C0C0C3F ;_TFT_defaultFont+1372
0x57D0	0x0C0C0C0C ;_TFT_defaultFont+1376
0x57D4	0x0000000C ;_TFT_defaultFont+1380
0x57D8	0x00000000 ;_TFT_defaultFont+1384
0x57DC	0x63636363 ;_TFT_defaultFont+1388
0x57E0	0x63636363 ;_TFT_defaultFont+1392
0x57E4	0x0000003E ;_TFT_defaultFont+1396
0x57E8	0x00000000 ;_TFT_defaultFont+1400
0x57EC	0x66C3C3C3 ;_TFT_defaultFont+1404
0x57F0	0x183C3C66 ;_TFT_defaultFont+1408
0x57F4	0x00000018 ;_TFT_defaultFont+1412
0x57F8	0x00000000 ;_TFT_defaultFont+1416
0x57FC	0x00000000 ;_TFT_defaultFont+1420
0x5800	0x0C630C63 ;_TFT_defaultFont+1424
0x5804	0x0CF30C63 ;_TFT_defaultFont+1428
0x5808	0x079E06F6 ;_TFT_defaultFont+1432
0x580C	0x030C079E ;_TFT_defaultFont+1436
0x5810	0x0000030C ;_TFT_defaultFont+1440
0x5814	0x00000000 ;_TFT_defaultFont+1444
0x5818	0x00000000 ;_TFT_defaultFont+1448
0x581C	0x3C66C3C3 ;_TFT_defaultFont+1452
0x5820	0xC3663C18 ;_TFT_defaultFont+1456
0x5824	0x000000C3 ;_TFT_defaultFont+1460
0x5828	0x00000000 ;_TFT_defaultFont+1464
0x582C	0x6666C3C3 ;_TFT_defaultFont+1468
0x5830	0x1818183C ;_TFT_defaultFont+1472
0x5834	0x00000018 ;_TFT_defaultFont+1476
0x5838	0x00000000 ;_TFT_defaultFont+1480
0x583C	0x1830303F ;_TFT_defaultFont+1484
0x5840	0x0303060C ;_TFT_defaultFont+1488
0x5844	0x0000003F ;_TFT_defaultFont+1492
0x5848	0x1E000000 ;_TFT_defaultFont+1496
0x584C	0x06060606 ;_TFT_defaultFont+1500
0x5850	0x06060606 ;_TFT_defaultFont+1504
0x5854	0x001E0606 ;_TFT_defaultFont+1508
0x5858	0x01000000 ;_TFT_defaultFont+1512
0x585C	0x04020201 ;_TFT_defaultFont+1516
0x5860	0x10080804 ;_TFT_defaultFont+1520
0x5864	0x00202010 ;_TFT_defaultFont+1524
0x5868	0x1E000000 ;_TFT_defaultFont+1528
0x586C	0x18181818 ;_TFT_defaultFont+1532
0x5870	0x18181818 ;_TFT_defaultFont+1536
0x5874	0x001E1818 ;_TFT_defaultFont+1540
0x5878	0x00000000 ;_TFT_defaultFont+1544
0x587C	0x00000000 ;_TFT_defaultFont+1548
0x5880	0x00480030 ;_TFT_defaultFont+1552
0x5884	0x01020084 ;_TFT_defaultFont+1556
0x5888	0x00000000 ;_TFT_defaultFont+1560
0x588C	0x00000000 ;_TFT_defaultFont+1564
0x5890	0x00000000 ;_TFT_defaultFont+1568
0x5894	0x00000000 ;_TFT_defaultFont+1572
0x5898	0x00000000 ;_TFT_defaultFont+1576
0x589C	0x00000000 ;_TFT_defaultFont+1580
0x58A0	0x00000000 ;_TFT_defaultFont+1584
0x58A4	0x00FF0000 ;_TFT_defaultFont+1588
0x58A8	0x0C000000 ;_TFT_defaultFont+1592
0x58AC	0x00000018 ;_TFT_defaultFont+1596
0x58B0	0x00000000 ;_TFT_defaultFont+1600
0x58B4	0x00000000 ;_TFT_defaultFont+1604
0x58B8	0x00000000 ;_TFT_defaultFont+1608
0x58BC	0x623C0000 ;_TFT_defaultFont+1612
0x58C0	0x63637E60 ;_TFT_defaultFont+1616
0x58C4	0x0000007E ;_TFT_defaultFont+1620
0x58C8	0x03000000 ;_TFT_defaultFont+1624
0x58CC	0x673B0303 ;_TFT_defaultFont+1628
0x58D0	0x63636363 ;_TFT_defaultFont+1632
0x58D4	0x0000003F ;_TFT_defaultFont+1636
0x58D8	0x00000000 ;_TFT_defaultFont+1640
0x58DC	0x231E0000 ;_TFT_defaultFont+1644
0x58E0	0x23030303 ;_TFT_defaultFont+1648
0x58E4	0x0000001E ;_TFT_defaultFont+1652
0x58E8	0x60000000 ;_TFT_defaultFont+1656
0x58EC	0x637E6060 ;_TFT_defaultFont+1660
0x58F0	0x73636363 ;_TFT_defaultFont+1664
0x58F4	0x0000006E ;_TFT_defaultFont+1668
0x58F8	0x00000000 ;_TFT_defaultFont+1672
0x58FC	0x633E0000 ;_TFT_defaultFont+1676
0x5900	0x43037F63 ;_TFT_defaultFont+1680
0x5904	0x0000003E ;_TFT_defaultFont+1684
0x5908	0x1C000000 ;_TFT_defaultFont+1688
0x590C	0x060F0606 ;_TFT_defaultFont+1692
0x5910	0x06060606 ;_TFT_defaultFont+1696
0x5914	0x00000006 ;_TFT_defaultFont+1700
0x5918	0x00000000 ;_TFT_defaultFont+1704
0x591C	0x637E0000 ;_TFT_defaultFont+1708
0x5920	0x73636363 ;_TFT_defaultFont+1712
0x5924	0x3E61606E ;_TFT_defaultFont+1716
0x5928	0x03000000 ;_TFT_defaultFont+1720
0x592C	0x673B0303 ;_TFT_defaultFont+1724
0x5930	0x63636363 ;_TFT_defaultFont+1728
0x5934	0x00000063 ;_TFT_defaultFont+1732
0x5938	0x03000000 ;_TFT_defaultFont+1736
0x593C	0x03030003 ;_TFT_defaultFont+1740
0x5940	0x03030303 ;_TFT_defaultFont+1744
0x5944	0x00000003 ;_TFT_defaultFont+1748
0x5948	0x06000000 ;_TFT_defaultFont+1752
0x594C	0x06070006 ;_TFT_defaultFont+1756
0x5950	0x06060606 ;_TFT_defaultFont+1760
0x5954	0x03060606 ;_TFT_defaultFont+1764
0x5958	0x03000000 ;_TFT_defaultFont+1768
0x595C	0x1B330303 ;_TFT_defaultFont+1772
0x5960	0x1B0F070F ;_TFT_defaultFont+1776
0x5964	0x00000033 ;_TFT_defaultFont+1780
0x5968	0x03000000 ;_TFT_defaultFont+1784
0x596C	0x03030303 ;_TFT_defaultFont+1788
0x5970	0x03030303 ;_TFT_defaultFont+1792
0x5974	0x00000003 ;_TFT_defaultFont+1796
0x5978	0x00000000 ;_TFT_defaultFont+1800
0x597C	0x00000000 ;_TFT_defaultFont+1804
0x5980	0x00000000 ;_TFT_defaultFont+1808
0x5984	0x033301DF ;_TFT_defaultFont+1812
0x5988	0x03330333 ;_TFT_defaultFont+1816
0x598C	0x03330333 ;_TFT_defaultFont+1820
0x5990	0x00000333 ;_TFT_defaultFont+1824
0x5994	0x00000000 ;_TFT_defaultFont+1828
0x5998	0x00000000 ;_TFT_defaultFont+1832
0x599C	0x673B0000 ;_TFT_defaultFont+1836
0x59A0	0x63636363 ;_TFT_defaultFont+1840
0x59A4	0x00000063 ;_TFT_defaultFont+1844
0x59A8	0x00000000 ;_TFT_defaultFont+1848
0x59AC	0x633E0000 ;_TFT_defaultFont+1852
0x59B0	0x63636363 ;_TFT_defaultFont+1856
0x59B4	0x0000003E ;_TFT_defaultFont+1860
0x59B8	0x00000000 ;_TFT_defaultFont+1864
0x59BC	0x673B0000 ;_TFT_defaultFont+1868
0x59C0	0x63636363 ;_TFT_defaultFont+1872
0x59C4	0x0303033F ;_TFT_defaultFont+1876
0x59C8	0x00000000 ;_TFT_defaultFont+1880
0x59CC	0x637E0000 ;_TFT_defaultFont+1884
0x59D0	0x73636363 ;_TFT_defaultFont+1888
0x59D4	0x6060606E ;_TFT_defaultFont+1892
0x59D8	0x00000000 ;_TFT_defaultFont+1896
0x59DC	0x1F1B0000 ;_TFT_defaultFont+1900
0x59E0	0x03030303 ;_TFT_defaultFont+1904
0x59E4	0x00000003 ;_TFT_defaultFont+1908
0x59E8	0x00000000 ;_TFT_defaultFont+1912
0x59EC	0x231E0000 ;_TFT_defaultFont+1916
0x59F0	0x31381E07 ;_TFT_defaultFont+1920
0x59F4	0x0000001E ;_TFT_defaultFont+1924
0x59F8	0x00000000 ;_TFT_defaultFont+1928
0x59FC	0x061F0606 ;_TFT_defaultFont+1932
0x5A00	0x06060606 ;_TFT_defaultFont+1936
0x5A04	0x0000001C ;_TFT_defaultFont+1940
0x5A08	0x00000000 ;_TFT_defaultFont+1944
0x5A0C	0x63630000 ;_TFT_defaultFont+1948
0x5A10	0x73636363 ;_TFT_defaultFont+1952
0x5A14	0x0000006E ;_TFT_defaultFont+1956
0x5A18	0x00000000 ;_TFT_defaultFont+1960
0x5A1C	0x63630000 ;_TFT_defaultFont+1964
0x5A20	0x1C363663 ;_TFT_defaultFont+1968
0x5A24	0x0000001C ;_TFT_defaultFont+1972
0x5A28	0x00000000 ;_TFT_defaultFont+1976
0x5A2C	0x00000000 ;_TFT_defaultFont+1980
0x5A30	0x00000000 ;_TFT_defaultFont+1984
0x5A34	0x03330333 ;_TFT_defaultFont+1988
0x5A38	0x01B601B6 ;_TFT_defaultFont+1992
0x5A3C	0x00CC01CE ;_TFT_defaultFont+1996
0x5A40	0x000000CC ;_TFT_defaultFont+2000
0x5A44	0x00000000 ;_TFT_defaultFont+2004
0x5A48	0x00000000 ;_TFT_defaultFont+2008
0x5A4C	0x33330000 ;_TFT_defaultFont+2012
0x5A50	0x331E0C1E ;_TFT_defaultFont+2016
0x5A54	0x00000033 ;_TFT_defaultFont+2020
0x5A58	0x00000000 ;_TFT_defaultFont+2024
0x5A5C	0x63630000 ;_TFT_defaultFont+2028
0x5A60	0x1C363663 ;_TFT_defaultFont+2032
0x5A64	0x0C0C181C ;_TFT_defaultFont+2036
0x5A68	0x00000000 ;_TFT_defaultFont+2040
0x5A6C	0x303F0000 ;_TFT_defaultFont+2044
0x5A70	0x03060C18 ;_TFT_defaultFont+2048
0x5A74	0x0000003F ;_TFT_defaultFont+2052
0x5A78	0x38000000 ;_TFT_defaultFont+2056
0x5A7C	0x0C0C0C0C ;_TFT_defaultFont+2060
0x5A80	0x0C0C0C07 ;_TFT_defaultFont+2064
0x5A84	0x00380C0C ;_TFT_defaultFont+2068
0x5A88	0x0C000000 ;_TFT_defaultFont+2072
0x5A8C	0x0C0C0C0C ;_TFT_defaultFont+2076
0x5A90	0x0C0C0C0C ;_TFT_defaultFont+2080
0x5A94	0x000C0C0C ;_TFT_defaultFont+2084
0x5A98	0x07000000 ;_TFT_defaultFont+2088
0x5A9C	0x0C0C0C0C ;_TFT_defaultFont+2092
0x5AA0	0x0C0C0C38 ;_TFT_defaultFont+2096
0x5AA4	0x00070C0C ;_TFT_defaultFont+2100
0x5AA8	0x00000000 ;_TFT_defaultFont+2104
0x5AAC	0x00000000 ;_TFT_defaultFont+2108
0x5AB0	0x00000000 ;_TFT_defaultFont+2112
0x5AB4	0x021E0000 ;_TFT_defaultFont+2116
0x5AB8	0x03F1023F ;_TFT_defaultFont+2120
0x5ABC	0x000001E1 ;_TFT_defaultFont+2124
0x5AC0	0x00000000 ;_TFT_defaultFont+2128
0x5AC4	0x00000000 ;_TFT_defaultFont+2132
0x5AC8	0x00000000 ;_TFT_defaultFont+2136
0x5ACC	0x07FE0000 ;_TFT_defaultFont+2140
0x5AD0	0x04020402 ;_TFT_defaultFont+2144
0x5AD4	0x04020402 ;_TFT_defaultFont+2148
0x5AD8	0x04020402 ;_TFT_defaultFont+2152
0x5ADC	0x04020402 ;_TFT_defaultFont+2156
0x5AE0	0x000007FE ;_TFT_defaultFont+2160
0x5AE4	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_1 [2]
; Containing: ?ICSP7_final_project_main_cur_screen_run_flag [1]
;             ?ICSP7_final_project_main_GAME_PHASE [1]
0x5AE8	0x0101 ;_initBlock_1+0 : ?ICSP7_final_project_main_cur_screen_run_flag at 0x5AE8 : ?ICSP7_final_project_main_GAME_PHASE at 0x5AE9
; end of _initBlock_1
;,0 :: _initBlock_2 [2]
; Containing: ?ICSP7_final_project_main_CUR_BRUSH_COLOUR [1]
;             ?ICSP7_final_project_main_snake_direction [1]
0x5AEA	0x0000 ;_initBlock_2+0 : ?ICSP7_final_project_main_CUR_BRUSH_COLOUR at 0x5AEA : ?ICSP7_final_project_main_snake_direction at 0x5AEB
; end of _initBlock_2
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_time_count [4]
0x5AEC	0x00000000 ;?ICSP7_final_project_main_time_count+0
; end of ?ICSP7_final_project_main_time_count
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_offset_x [4]
0x5AF0	0x00000000 ;?ICSP7_final_project_main_offset_x+0
; end of ?ICSP7_final_project_main_offset_x
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_offset_y [4]
0x5AF4	0x00000000 ;?ICSP7_final_project_main_offset_y+0
; end of ?ICSP7_final_project_main_offset_y
;,0 :: _initBlock_6 [42]
; Containing: ?ICS?lstr1_P7_final_project_main [7]
;             ?ICS?lstr2_P7_final_project_main [28]
;             ?ICS?lstr1___Lib_Sprintf [7]
0x5AF8	0x44414552 ;_initBlock_6+0 : ?ICS?lstr1_P7_final_project_main at 0x5AF8
0x5AFC	0x50003F59 ;_initBlock_6+4 : ?ICS?lstr2_P7_final_project_main at 0x5AFF
0x5B00	0x73736572 ;_initBlock_6+8
0x5B04	0x796F4A20 ;_initBlock_6+12
0x5B08	0x6B636974 ;_initBlock_6+16
0x5B0C	0x3143502F ;_initBlock_6+20
0x5B10	0x6F742033 ;_initBlock_6+24
0x5B14	0x61747320 ;_initBlock_6+28
0x5B18	0x28007472 ;_initBlock_6+32 : ?ICS?lstr1___Lib_Sprintf at 0x5B1B
0x5B1C	0x6C6C756E ;_initBlock_6+36
0x5B20	0x0029 ;_initBlock_6+40
; end of _initBlock_6
;,0 :: _initBlock_7 [2]
; Containing: ?ICS__Lib_TFT_FontInitialized [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x5B22	0x0000 ;_initBlock_7+0 : ?ICS__Lib_TFT_FontInitialized at 0x5B22 : ?ICS__Lib_TFT___no_acceleration at 0x5B23
; end of _initBlock_7
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x5B24	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_9 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x5B26	0x0000 ;_initBlock_9+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x5B26 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x5B27
; end of _initBlock_9
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x5B28	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_11 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
;             ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
0x5B2A	0x0000 ;_initBlock_11+0 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x5B2A : ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 at 0x5B2B
; end of _initBlock_11
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_CUR_GAME_PHASE [1]
0x5B2C	0xFF ;?ICSP7_final_project_main_CUR_GAME_PHASE+0
; end of ?ICSP7_final_project_main_CUR_GAME_PHASE
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x5B30	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x5B34	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x5B38	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x5B3C	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x5B40	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x5B44	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x5B48	0x358637BD ;__Lib_Sprintf__npowers_+24
0x5B4C	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x5B50	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x5B54	0x3089705F ;__Lib_Sprintf__npowers_+36
0x5B58	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x5B5C	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x5B60	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x5B64	0x3F800000 ;__Lib_Sprintf__powers_+0
0x5B68	0x41200000 ;__Lib_Sprintf__powers_+4
0x5B6C	0x42C80000 ;__Lib_Sprintf__powers_+8
0x5B70	0x447A0000 ;__Lib_Sprintf__powers_+12
0x5B74	0x461C4000 ;__Lib_Sprintf__powers_+16
0x5B78	0x47C35000 ;__Lib_Sprintf__powers_+20
0x5B7C	0x49742400 ;__Lib_Sprintf__powers_+24
0x5B80	0x4B189680 ;__Lib_Sprintf__powers_+28
0x5B84	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x5B88	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x5B8C	0x501502F9 ;__Lib_Sprintf__powers_+40
0x5B90	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x5B94	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x5B98	0x00000001 ;__Lib_Sprintf_octpowers+0
0x5B9C	0x00000008 ;__Lib_Sprintf_octpowers+4
0x5BA0	0x00000040 ;__Lib_Sprintf_octpowers+8
0x5BA4	0x00000200 ;__Lib_Sprintf_octpowers+12
0x5BA8	0x00001000 ;__Lib_Sprintf_octpowers+16
0x5BAC	0x00008000 ;__Lib_Sprintf_octpowers+20
0x5BB0	0x00040000 ;__Lib_Sprintf_octpowers+24
0x5BB4	0x00200000 ;__Lib_Sprintf_octpowers+28
0x5BB8	0x01000000 ;__Lib_Sprintf_octpowers+32
0x5BBC	0x08000000 ;__Lib_Sprintf_octpowers+36
0x5BC0	0x40000000 ;__Lib_Sprintf_octpowers+40
0x5BC4	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x5BC8	0x00000001 ;__Lib_Sprintf_dpowers+0
0x5BCC	0x0000000A ;__Lib_Sprintf_dpowers+4
0x5BD0	0x00000064 ;__Lib_Sprintf_dpowers+8
0x5BD4	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x5BD8	0x00002710 ;__Lib_Sprintf_dpowers+16
0x5BDC	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x5BE0	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x5BE4	0x00989680 ;__Lib_Sprintf_dpowers+28
0x5BE8	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x5BEC	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x5BF0	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x5BF4	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x5BF8	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x5BFC	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x5C00	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x5C04	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x5C08	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x5C0C	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_18 [34]
; Containing: hexs [17]
;             hexb [17]
0x5C10	0x33323130 ;_initBlock_18+0 : hexs at 0x5C10
0x5C14	0x37363534 ;_initBlock_18+4
0x5C18	0x62613938 ;_initBlock_18+8
0x5C1C	0x66656463 ;_initBlock_18+12
0x5C20	0x32313000 ;_initBlock_18+16 : hexb at 0x5C21
0x5C24	0x36353433 ;_initBlock_18+20
0x5C28	0x41393837 ;_initBlock_18+24
0x5C2C	0x45444342 ;_initBlock_18+28
0x5C30	0x0046 ;_initBlock_18+32
; end of _initBlock_18
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x5C32	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x5C36	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x5C3A	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x5C3E	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;P7_final_project_main.c,0 :: ?lstr_3_P7_final_project_main [10]
0x5C42	0x726F6353 ;?lstr_3_P7_final_project_main+0
0x5C46	0x25203A65 ;?lstr_3_P7_final_project_main+4
0x5C4A	0x0064 ;?lstr_3_P7_final_project_main+8
; end of ?lstr_3_P7_final_project_main
;P7_final_project_main.c,0 :: ?lstr_4_P7_final_project_main [9]
0x5C4C	0x656D6954 ;?lstr_4_P7_final_project_main+0
0x5C50	0x6425203A ;?lstr_4_P7_final_project_main+4
0x5C54	0x00 ;?lstr_4_P7_final_project_main+8
; end of ?lstr_4_P7_final_project_main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [28]    _Delay_1us
0x016C      [28]    __Lib_TFT_Defs_Write_to_Port
0x0188      [26]    _TFT_Color16bitToRGB
0x01A4      [36]    _TFT_RGBToColor16bit
0x01C8      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x0218     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x02DC      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0308      [80]    _TFT_SSD1963_8bit_Set_Index
0x0358     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x0480      [52]    _TFT_Set_Index
0x04B4      [52]    _TFT_Write_Command
0x04E8      [56]    __Lib_TFT_Defs_Read_From_Port
0x0520     [192]    _TFT_GetCurrentColor
0x05E0     [244]    _TFT_V_Line
0x06D4     [404]    _TFT_H_Line
0x0868      [28]    _Delay_5ms
0x0888      [28]    _Delay_10ms
0x08A8      [28]    _Delay_100ms
0x08C4      [16]    _Is_TFT_Rotated_180
0x08D4      [24]    _GPIO_Analog_Input
0x08EC      [66]    __FloatToSignedIntegral
0x0930     [138]    __Mul_FP
0x09BC     [140]    _GPIO_Clk_Enable
0x0A48     [500]    _GPIO_Config
0x0C3C     [164]    __Div_FP
0x0CE0      [70]    __FloatToUnsignedIntegral
0x0D28     [100]    __Lib_TFT__TFT_getHeader
0x0D8C     [136]    _TFT_Dot
0x0E14     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x1128      [44]    __UnsignedIntegralToFloat
0x1154     [258]    __Sub_FP
0x1258     [254]    __Add_FP
0x1358     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x1728      [50]    _get_xy
0x175C     [620]    _TFT_Rectangle
0x19C8      [64]    _TFT_Set_Brush
0x1A08      [24]    _TFT_Move_Cursor
0x1A20      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x1A50      [52]    _ADC1_Init
0x1A84      [16]    _Is_TFT_Set
0x1A94      [24]    _TFT_Set_Pen
0x1AB0     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x1B54      [22]    _isdigit
0x1B6C     [288]    _ADC_Set_Input_Channel
0x1C8C     [380]    __Lib_Sprintf_scale
0x1E08     [104]    __Compare_FP
0x1E70     [196]    __Lib_Sprintf_fround
0x1F34    [5352]    __Lib_Sprintf__doprntf
0x341C     [512]    __Lib_TFT__TFT_Write_Char
0x361C      [28]    _srand
0x3638      [58]    _color_convert_32
0x3674     [788]    __Lib_TFT__TFT_Write_Char_E
0x3988      [16]    _get_offset_y
0x3998      [24]    _set_sprite_offset
0x39B0      [16]    _get_offset_x
0x39C0      [24]    _load_cell_xy
0x39D8     [104]    _draw_cell_pos
0x3A40      [16]    __Lib_TFT_Is_SSD1963_Set
0x3A50     [120]    _TFT_Set_Address
0x3AC8     [360]    _TFT_Set_Address_SSD1963I
0x3C30     [328]    _TFT_Set_Address_SSD1963II
0x3D78     [104]    _TFT_Set_Address_SST7715R
0x3DE0     [104]    _TFT_Set_Address_ILI9481
0x3E48     [104]    _TFT_Set_Address_R61526
0x3EB0     [212]    _TFT_Set_Address_HX8352A
0x3F84      [16]    _TP_TFT_Set_Default_Mode
0x3F94      [28]    _TFT_Set_Default_Mode
0x3FB0      [28]    _GPIO_Digital_Output
0x3FD0      [48]    _Init_ADC
0x4000      [16]    _TP_TFT_Set_ADC_Threshold
0x4010     [236]    _TP_TFT_Init
0x40FC     [220]    _TFT_Init_ILI9341_8bit
0x41D8     [104]    _TFT_Set_Address_ILI9342
0x4240      [92]    _TFT_Write_Data
0x429C      [48]    _TFT_16bit_Write_Data
0x42CC      [96]    _TFT_SSD1963_8bit_Write_Data
0x432C     [104]    _TFT_Set_Address_ILI9340
0x4394      [52]    _sprintf
0x43C8      [48]    _move_snake
0x43F8      [30]    _init_arr
0x4418      [60]    _render_rect_mask
0x4454      [48]    _Init_MCU
0x4484      [52]    P7_final_project_driver_InitializeObjects
0x44B8      [88]    P7_final_project_driver_InitializeTouchPanel
0x4510     [236]    _DrawScreen
0x45FC      [68]    _rand
0x4640     [136]    _TFT_Write_Text
0x46C8      [24]    _snake_sprite
0x46E0     [108]    _TFT_Set_Font
0x474C      [64]    _dump_ds_buffer
0x478C     [144]    _TFT_Fill_Screen
0x481C      [52]    _set_brush_color
0x4850     [220]    _init_cfg_M_CTL
0x4930     [288]    _start_snake_game
0x4A50      [58]    ___FillZeros
0x4A8C      [20]    _update_game_time
0x4AA0      [16]    _get_game_mode
0x4AB0      [20]    ___CC2DW
0x4AC4     [108]    __Lib_System_105_107_SystemClockSetDefault
0x4B30     [200]    _config_USART1
0x4BF8     [160]    _load_snake_game
0x4C98      [16]    _set_cur_screen_run_flag
0x4CA8      [92]    _debug
0x4D04      [24]    _rand_num_gen
0x4D1C      [80]    _init_timer2
0x4D6C     [256]    _init_interrupt
0x4E70     [104]    _Start_TP
0x4ED8      [44]    _EXTIPD2
0x4F04      [96]    _EXTIPA6
0x4F68     [168]    _EXTI15_10
0x5010      [36]    _TIMER2_ISR
0x5034     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x5190     [150]    _main
0x5228      [20]    __Lib_System_105_107_InitialSetUpFosc
0x523C      [44]    _EXTIPD4
0x5268       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    P7_final_project_main_cur_screen_run_flag
0x20000001       [1]    P7_final_project_main_GAME_PHASE
0x20000002       [1]    P7_final_project_main_CUR_BRUSH_COLOUR
0x20000003       [1]    P7_final_project_main_snake_direction
0x20000004       [4]    P7_final_project_main_time_count
0x20000008       [4]    P7_final_project_main_offset_x
0x2000000C       [4]    P7_final_project_main_offset_y
0x20000010       [7]    ?lstr1_P7_final_project_main
0x20000017      [28]    ?lstr2_P7_final_project_main
0x20000033       [7]    ?lstr1___Lib_Sprintf
0x2000003A       [1]    __Lib_TFT_FontInitialized
0x2000003B       [1]    __Lib_TFT___no_acceleration
0x2000003C       [2]    __Lib_TFT_Ptr_Set
0x2000003E       [1]    __Lib_TFT___SSD1963_controller
0x2000003F       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000040       [2]    __Lib_TFT_Defs___controller
0x20000042       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000043       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x20000044       [1]    P7_final_project_main_CUR_GAME_PHASE
0x20000045       [1]    _PenDown
0x20000046       [2]    _PressedObjectType
0x20000048       [4]    _PressedObject
0x2000004C       [2]    _display_width
0x2000004E       [8]    _Screen1
0x20000056       [2]    _display_height
0x20000058       [1]    _object_pressed
0x20000059       [1]    __Lib_TFT_FontOrientation
0x2000005A       [2]    __Lib_CStdlib_randf
0x2000005C       [4]    _CurrentScreen
0x20000060     [300]    _g_DS_BUFFER
0x2000018C       [4]    _ADC_Get_Sample_Ptr
0x20000190       [4]    __Lib_CStdlib_randx
0x20000194       [4]    ___System_CLOCK_IN_KHZ
0x20000198       [2]    __Lib_TFT__fontFirstChar
0x2000019A       [2]    __Lib_TFT__fontLastChar
0x2000019C       [4]    __Lib_TFT_activeExtFont
0x200001A0      [10]    __Lib_TFT_headerBuffer
0x200001AA       [2]    __Lib_TFT__fontHeight
0x200001AC       [4]    _TFT_Get_Ext_Data_Ptr
0x200001B0       [2]    __Lib_TFT_y_cord
0x200001B2       [2]    __Lib_TFT_x_cord
0x200001B4       [2]    __Lib_TFT_FontColor
0x200001B6       [2]    _TFT_DISP_WIDTH
0x200001B8       [2]    _TFT_DISP_HEIGHT
0x200001BA       [1]    __Lib_TFT_PenWidth
0x200001BB       [1]    __Lib_TFT_BrushEnabled
0x200001BC       [4]    _TFT_SSD1963_Set_Address_Ptr
0x200001C0       [4]    _TFT_Set_Address_Ptr
0x200001C4       [4]    _TFT_Write_Data_Ptr
0x200001C8       [4]    __Lib_TFT__font
0x200001CC       [2]    __Lib_TFT_PenColor
0x200001CE       [1]    __Lib_TFT_GradientEnabled
0x200001CF       [1]    __Lib_TFT_GradientOrientation
0x200001D0       [2]    __Lib_TFT_GradColorFrom
0x200001D2       [2]    __Lib_TFT_GradColorTo
0x200001D4       [2]    __Lib_TFT_BrushColor
0x200001D6       [1]    _ExternalFontSet
0x200001D7       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x200001D8       [4]    _TFT_Set_Index_Ptr
0x200001DC       [4]    _TFT_Write_Command_Ptr
0x200001E0       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x200001E2       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x200001E4       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x200001E6       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x200001E8       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x200001EA       [2]    __Lib_TouchPanel_TFT_y_coord_old
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x5270    [2168]    _TFT_defaultFont
0x5AE8       [1]    ?ICSP7_final_project_main_cur_screen_run_flag
0x5AE9       [1]    ?ICSP7_final_project_main_GAME_PHASE
0x5AEA       [1]    ?ICSP7_final_project_main_CUR_BRUSH_COLOUR
0x5AEB       [1]    ?ICSP7_final_project_main_snake_direction
0x5AEC       [4]    ?ICSP7_final_project_main_time_count
0x5AF0       [4]    ?ICSP7_final_project_main_offset_x
0x5AF4       [4]    ?ICSP7_final_project_main_offset_y
0x5AF8       [7]    ?ICS?lstr1_P7_final_project_main
0x5AFF      [28]    ?ICS?lstr2_P7_final_project_main
0x5B1B       [7]    ?ICS?lstr1___Lib_Sprintf
0x5B22       [1]    ?ICS__Lib_TFT_FontInitialized
0x5B23       [1]    ?ICS__Lib_TFT___no_acceleration
0x5B24       [2]    ?ICS__Lib_TFT_Ptr_Set
0x5B26       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x5B27       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x5B28       [2]    ?ICS__Lib_TFT_Defs___controller
0x5B2A       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x5B2B       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
0x5B2C       [1]    ?ICSP7_final_project_main_CUR_GAME_PHASE
0x5B30      [52]    __Lib_Sprintf__npowers_
0x5B64      [52]    __Lib_Sprintf__powers_
0x5B98      [48]    __Lib_Sprintf_octpowers
0x5BC8      [40]    __Lib_Sprintf_dpowers
0x5BF0      [32]    __Lib_Sprintf_hexpowers
0x5C10      [17]    __Lib_Sprintf_hexs
0x5C21      [17]    __Lib_Sprintf_hexb
0x5C32      [16]    __Lib_System_105_107_APBAHBPrescTable
0x5C42      [10]    ?lstr_3_P7_final_project_main
0x5C4C       [9]    ?lstr_4_P7_final_project_main
