

================================================================
== Vitis HLS Report for 'RoPE_1'
================================================================
* Date:           Thu Oct  2 22:23:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.907 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      424|      424|  1.696 us|  1.696 us|  424|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pow_generic_float_s_fu_767  |pow_generic_float_s  |       11|       11|  44.000 ns|  44.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      420|      420|        38|          1|          1|   384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1735|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|        0|      552|     -|
|Memory               |        -|      -|      288|      553|     -|
|Multiplexer          |        -|      -|        0|      309|     -|
|Register             |        -|      -|     1408|       80|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      5|     1696|     3229|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |ctlz_30_30_1_1_U561         |ctlz_30_30_1_1         |        0|   0|  0|   41|    0|
    |ctlz_32_32_1_1_U567         |ctlz_32_32_1_1         |        0|   0|  0|   45|    0|
    |ctlz_32_32_1_1_U568         |ctlz_32_32_1_1         |        0|   0|  0|   43|    0|
    |ctlz_32_32_1_1_U569         |ctlz_32_32_1_1         |        0|   0|  0|   45|    0|
    |ctlz_32_32_1_1_U570         |ctlz_32_32_1_1         |        0|   0|  0|   45|    0|
    |mul_15ns_13s_28_1_1_U566    |mul_15ns_13s_28_1_1    |        0|   1|  0|    0|    0|
    |mul_15ns_14ns_29_1_1_U564   |mul_15ns_14ns_29_1_1   |        0|   1|  0|    0|    0|
    |mul_15ns_15ns_30_1_1_U562   |mul_15ns_15ns_30_1_1   |        0|   1|  0|    0|    0|
    |mul_22ns_21s_43_1_1_U565    |mul_22ns_21s_43_1_1    |        0|   1|  0|    0|    0|
    |mul_22ns_22ns_44_1_1_U563   |mul_22ns_22ns_44_1_1   |        0|   1|  0|    0|    0|
    |sparsemux_17_3_1_1_1_U573   |sparsemux_17_3_1_1_1   |        0|   0|  0|    3|    0|
    |sparsemux_17_4_32_1_1_U574  |sparsemux_17_4_32_1_1  |        0|   0|  0|  160|    0|
    |sparsemux_17_4_32_1_1_U575  |sparsemux_17_4_32_1_1  |        0|   0|  0|  160|    0|
    |sparsemux_33_4_1_1_1_U571   |sparsemux_33_4_1_1_1   |        0|   0|  0|    5|    0|
    |sparsemux_33_4_1_1_1_U572   |sparsemux_33_4_1_1_1   |        0|   0|  0|    5|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                       |                       |        0|   5|  0|  552|    0|
    +----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |         Memory        |                      Module                     | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |ref_4oPi_table_1001_U  |RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R         |        0|  128|  65|    0|    13|  100|     1|         1300|
    |cos_K02_U              |RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   28|     1|         3584|
    |cos_K13_U              |RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   22|     1|         2816|
    |cos_K24_U              |RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R  |        0|   16|  50|    0|   128|   14|     1|         1792|
    |sin_K05_U              |RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   29|     1|         3712|
    |sin_K16_U              |RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R  |        0|   32|  97|    0|   128|   21|     1|         2688|
    |sin_K27_U              |RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R  |        0|   16|  50|    0|   128|   13|     1|         1664|
    +-----------------------+-------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                  |                                                 |        0|  288| 553|    0|   781|  227|     7|        17556|
    +-----------------------+-------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Ex_fu_1086_p2                      |         +|   0|  0|    8|           8|           8|
    |add_ln16_fu_858_p2                 |         +|   0|  0|   10|          10|           2|
    |add_ln300_fu_1816_p2               |         +|   0|  0|   19|           9|           7|
    |add_ln376_fu_944_p2                |         +|   0|  0|    8|           8|           7|
    |add_ln75_1_fu_1431_p2              |         +|   0|  0|   55|          27|          27|
    |add_ln75_fu_1426_p2                |         +|   0|  0|   55|          27|          27|
    |add_ln80_1_fu_1453_p2              |         +|   0|  0|   28|          28|          28|
    |add_ln80_fu_1443_p2                |         +|   0|  0|   21|          21|          21|
    |shift_1_fu_1706_p2                 |         +|   0|  0|    6|           6|           5|
    |shift_4_fu_1791_p2                 |         +|   0|  0|    6|           6|           5|
    |Ex_1_fu_1126_p2                    |         -|   0|  0|    8|           8|           8|
    |Mx_bits_1_fu_1064_p2               |         -|   0|  0|   58|           1|          58|
    |cos_result_fu_1498_p2              |         -|   0|  0|   30|          30|          29|
    |newexp_fu_1822_p2                  |         -|   0|  0|   19|           9|           9|
    |sub_ln506_fu_1155_p2               |         -|   0|  0|    8|           1|           8|
    |and_ln179_fu_1027_p2               |       and|   0|  0|    2|           1|           1|
    |cos_results_sign_1_fu_2069_p2      |       and|   0|  0|    2|           1|           1|
    |cos_results_sign_2_fu_2100_p2      |       and|   0|  0|    2|           1|           1|
    |sin_results_sign_1_fu_2028_p2      |       and|   0|  0|    2|           1|           1|
    |closepath_fu_938_p2                |      icmp|   0|  0|    4|           8|           7|
    |icmp_ln16_fu_852_p2                |      icmp|   0|  0|    6|          10|          10|
    |icmp_ln179_1_fu_1022_p2            |      icmp|   0|  0|    9|          23|           1|
    |icmp_ln179_fu_1017_p2              |      icmp|   0|  0|    3|           8|           1|
    |icmp_ln186_fu_1150_p2              |      icmp|   0|  0|    3|           8|           2|
    |icmp_ln292_1_fu_1786_p2            |      icmp|   0|  0|    3|           6|           5|
    |icmp_ln292_fu_1701_p2              |      icmp|   0|  0|    3|           6|           5|
    |icmp_ln306_fu_1620_p2              |      icmp|   0|  0|   11|          28|           1|
    |lshr_ln506_fu_1173_p2              |      lshr|   0|  0|   86|          32|          32|
    |empty_674_fu_2113_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln186_fu_2041_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln306_fu_1836_p2                |        or|   0|  0|    2|           1|           1|
    |Mx_bits_3_fu_1070_p3               |    select|   0|  0|   56|           1|          58|
    |addr_fu_950_p3                     |    select|   0|  0|    8|           1|           6|
    |c_out_2_fu_2249_p3                 |    select|   0|  0|   29|           1|          32|
    |cos_results_exp_1_fu_2106_p3       |    select|   0|  0|    7|           1|           7|
    |cos_results_exp_2_fu_2117_p3       |    select|   0|  0|    8|           1|           8|
    |cos_results_sig_1_cast_fu_2125_p3  |    select|   0|  0|    2|           1|           2|
    |cos_results_sig_1_fu_2133_p3       |    select|   0|  0|   21|           1|          23|
    |empty_673_fu_1865_p3               |    select|   0|  0|   21|           1|          23|
    |k_fu_1053_p3                       |    select|   0|  0|    3|           1|           1|
    |s_out_2_fu_2242_p3                 |    select|   0|  0|   29|           1|          32|
    |select_ln186_2_fu_2054_p3          |    select|   0|  0|    2|           1|           2|
    |select_ln186_fu_2034_p3            |    select|   0|  0|    2|           1|           2|
    |select_ln453_fu_1091_p3            |    select|   0|  0|    8|           1|           8|
    |select_ln506_1_fu_1185_p3          |    select|   0|  0|   29|           1|          32|
    |select_ln506_fu_1160_p3            |    select|   0|  0|    8|           1|           8|
    |shift_2_fu_1722_p3                 |    select|   0|  0|    6|           1|           6|
    |shift_5_fu_1805_p3                 |    select|   0|  0|    6|           1|           6|
    |significand_fu_1763_p3             |    select|   0|  0|   21|           1|          23|
    |sin_results_exp_1_fu_2081_p3       |    select|   0|  0|    8|           1|           1|
    |sin_results_exp_fu_2046_p3         |    select|   0|  0|    8|           1|           8|
    |sin_results_sig_1_fu_2088_p3       |    select|   0|  0|   21|           1|           1|
    |sin_results_sig_fu_2061_p3         |    select|   0|  0|   21|           1|          23|
    |sin_results_sign_2_fu_2075_p3      |    select|   0|  0|    2|           1|           1|
    |shl_ln291_1_fu_1716_p2             |       shl|   0|  0|   86|          32|          32|
    |shl_ln291_2_fu_1777_p2             |       shl|   0|  0|   86|          32|          32|
    |shl_ln291_3_fu_1800_p2             |       shl|   0|  0|   86|          32|          32|
    |shl_ln291_fu_1692_p2               |       shl|   0|  0|   86|          32|          32|
    |shl_ln379_fu_984_p2                |       shl|   0|  0|  320|         100|         100|
    |shl_ln504_fu_1117_p2               |       shl|   0|  0|  163|          58|          58|
    |shl_ln506_fu_1179_p2               |       shl|   0|  0|   86|          32|          32|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|    2|           2|           1|
    |newexp_2_fu_1733_p2                |       xor|   0|  0|    7|           7|           2|
    |not_and_ln179_fu_2095_p2           |       xor|   0|  0|    2|           2|           1|
    |xor_ln186_fu_2023_p2               |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1735|         689|         959|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   3|          6|    1|          6|
    |ap_enable_reg_pp0_iter1   |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter37  |   1|          2|    1|          2|
    |grp_fu_776_p0             |  32|          2|   32|         64|
    |grp_fu_781_p0             |  32|          2|   32|         64|
    |grp_fu_786_p0             |  32|          2|   32|         64|
    |grp_fu_786_p1             |  32|          2|   32|         64|
    |grp_fu_790_p0             |  32|          2|   32|         64|
    |grp_fu_790_p1             |  32|          2|   32|         64|
    |grp_fu_794_p0             |  32|          2|   32|         64|
    |grp_fu_794_p1             |  32|          2|   32|         64|
    |grp_fu_798_p0             |  32|          3|   32|         96|
    |i_fu_354                  |  16|          2|   10|         20|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 309|         31|  301|        638|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |A_reg_2579                           |   7|   0|    7|          0|
    |B_reg_2573                           |  22|   0|   22|          0|
    |B_reg_2573_pp0_iter28_reg            |  22|   0|   22|          0|
    |B_trunc_reg_2584                     |  15|   0|   15|          0|
    |Ex_1_reg_2545                        |   8|   0|    8|          0|
    |Med_reg_2508                         |  80|   0|   80|          0|
    |Mx_bits_3_reg_2535                   |  58|   0|   58|          0|
    |add_ln75_1_reg_2655                  |  27|   0|   27|          0|
    |add_ln75_1_reg_2655_pp0_iter31_reg   |  27|   0|   27|          0|
    |add_ln80_1_reg_2660                  |  28|   0|   28|          0|
    |and_ln179_reg_2519                   |   1|   0|    1|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |c_2_reg_2719                         |  32|   0|   32|          0|
    |c_3_reg_2697                         |  32|   0|   32|          0|
    |c_4_reg_2708                         |  32|   0|   32|          0|
    |c_out_2_reg_2840                     |  32|   0|   32|          0|
    |closepath_reg_2492                   |   1|   0|    1|          0|
    |conv_reg_2418                        |  32|   0|   32|          0|
    |cos_result_reg_2687                  |  29|   0|   29|          0|
    |cos_results_exp_2_reg_2809           |   8|   0|    8|          0|
    |cos_results_sig_1_reg_2814           |  23|   0|   23|          0|
    |cos_results_sign_2_reg_2804          |   1|   0|    1|          0|
    |din_exp_reg_2479                     |   8|   0|    8|          0|
    |din_sig_reg_2486                     |  23|   0|   23|          0|
    |din_sig_reg_2486_pp0_iter23_reg      |  23|   0|   23|          0|
    |din_sign_reg_2473                    |   1|   0|    1|          0|
    |grp_fu_776_p0_keep                   |  32|   0|   32|          0|
    |grp_fu_781_p0_keep                   |  32|   0|   32|          0|
    |grp_fu_786_p0_keep                   |  32|   0|   32|          0|
    |grp_fu_786_p1_keep                   |  32|   0|   32|          0|
    |grp_fu_790_p0_keep                   |  32|   0|   32|          0|
    |grp_fu_790_p1_keep                   |  32|   0|   32|          0|
    |grp_fu_794_p0_keep                   |  32|   0|   32|          0|
    |grp_fu_794_p1_keep                   |  32|   0|   32|          0|
    |i_24_reg_2424                        |  10|   0|   10|          0|
    |i_fu_354                             |  10|   0|   10|          0|
    |icmp_ln186_reg_2564                  |   1|   0|    1|          0|
    |icmp_ln306_reg_2734                  |   1|   0|    1|          0|
    |k_reg_2529                           |   3|   0|    3|          0|
    |lshr_ln1_reg_2784                    |   7|   0|    7|          0|
    |mul_reg_2451                         |  32|   0|   32|          0|
    |s_out_2_reg_2833                     |  32|   0|   32|          0|
    |sin_results_exp_1_reg_2794           |   8|   0|    8|          0|
    |sin_results_sig_1_reg_2799           |  23|   0|   23|          0|
    |sin_results_sign_2_reg_2789          |   1|   0|    1|          0|
    |tmp_11_reg_2825                      |  32|   0|   32|          0|
    |tmp_16_reg_2552                      |   1|   0|    1|          0|
    |tmp_2_reg_2630                       |  21|   0|   21|          0|
    |tmp_3_reg_2599                       |  15|   0|   15|          0|
    |tmp_4_reg_2540                       |  29|   0|   29|          0|
    |tmp_6_reg_2635                       |  13|   0|   13|          0|
    |tmp_9_reg_2819                       |   1|   0|    1|          0|
    |tmp_reg_2462                         |  32|   0|   32|          0|
    |tmp_s_reg_2558                       |  29|   0|   29|          0|
    |trunc_ln16_1_reg_2437                |   3|   0|    3|          0|
    |trunc_ln16_reg_2779                  |   4|   0|    4|          0|
    |trunc_ln16_reg_2779_pp0_iter34_reg   |   4|   0|    4|          0|
    |trunc_ln1_reg_2625                   |  27|   0|   27|          0|
    |trunc_ln276_reg_2692                 |  13|   0|   13|          0|
    |trunc_ln281_2_reg_2713               |   6|   0|    6|          0|
    |trunc_ln281_3_reg_2724               |   6|   0|    6|          0|
    |trunc_ln281_reg_2702                 |   6|   0|    6|          0|
    |trunc_ln2_reg_2640                   |  20|   0|   20|          0|
    |trunc_ln379_reg_2503                 |   4|   0|    4|          0|
    |trunc_ln3_reg_2645                   |  12|   0|   12|          0|
    |trunc_ln4_reg_2650                   |  28|   0|   28|          0|
    |trunc_ln6_reg_2729                   |  27|   0|   27|          0|
    |val_reg_2468                         |  32|   0|   32|          0|
    |y_assign_reg_2457                    |  32|   0|   32|          0|
    |zext_ln16_1_reg_2675                 |   6|   0|   64|         58|
    |zext_ln16_1_reg_2675_pp0_iter33_reg  |   6|   0|   64|         58|
    |Ex_1_reg_2545                        |   0|   8|    8|          0|
    |and_ln179_reg_2519                   |   0|   2|    1|          0|
    |closepath_reg_2492                   |   0|   2|    1|          0|
    |din_exp_reg_2479                     |   0|   8|    8|          0|
    |din_sign_reg_2473                    |   0|   2|    1|          0|
    |i_24_reg_2424                        |   0|  16|   10|          0|
    |icmp_ln186_reg_2564                  |   0|   2|    1|          0|
    |k_reg_2529                           |   0|   4|    3|          0|
    |lshr_ln1_reg_2784                    |   0|   8|    7|          0|
    |tmp_s_reg_2558                       |   0|  16|   29|          0|
    |trunc_ln16_1_reg_2437                |   0|  12|    3|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1408|  80| 1596|        116|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3553_p_din0                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3553_p_din1                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3553_p_dout0                      |   in|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3557_p_din0                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3557_p_din1                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3557_p_dout0                      |   in|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3561_p_din0                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3561_p_din1                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3561_p_dout0                      |   in|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3565_p_din0                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3565_p_din1                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3565_p_dout0                      |   in|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3569_p_din0                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3569_p_din1                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3569_p_dout0                      |   in|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3573_p_din0                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3573_p_dout0                      |   in|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3573_p_ce                         |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3576_p_din0                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3576_p_din1                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3576_p_din2                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3576_p_din3                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3576_p_dout0                      |   in|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3576_p_ce                         |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3582_p_din0                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3582_p_din1                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3582_p_din2                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3582_p_din3                       |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3582_p_dout0                      |   in|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3582_p_ce                         |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3588_p_din0                       |  out|   29|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3588_p_din1                       |  out|   28|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3588_p_dout0                      |   in|   57|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3588_p_ce                         |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3592_p_din0                       |  out|   80|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3592_p_din1                       |  out|   24|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3592_p_dout0                      |   in|   80|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_fu_3592_p_ce                         |  out|    1|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_pow_generic_float_s_fu_3596_p_din1   |  out|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|grp_pow_generic_float_s_fu_3596_p_dout0  |   in|   32|  ap_ctrl_hs|        RoPE.1|  return value|
|out_0_address0                           |  out|    7|   ap_memory|         out_0|         array|
|out_0_ce0                                |  out|    1|   ap_memory|         out_0|         array|
|out_0_we0                                |  out|    1|   ap_memory|         out_0|         array|
|out_0_d0                                 |  out|   32|   ap_memory|         out_0|         array|
|out_1_address0                           |  out|    7|   ap_memory|         out_1|         array|
|out_1_ce0                                |  out|    1|   ap_memory|         out_1|         array|
|out_1_we0                                |  out|    1|   ap_memory|         out_1|         array|
|out_1_d0                                 |  out|   32|   ap_memory|         out_1|         array|
|out_2_address0                           |  out|    7|   ap_memory|         out_2|         array|
|out_2_ce0                                |  out|    1|   ap_memory|         out_2|         array|
|out_2_we0                                |  out|    1|   ap_memory|         out_2|         array|
|out_2_d0                                 |  out|   32|   ap_memory|         out_2|         array|
|out_3_address0                           |  out|    7|   ap_memory|         out_3|         array|
|out_3_ce0                                |  out|    1|   ap_memory|         out_3|         array|
|out_3_we0                                |  out|    1|   ap_memory|         out_3|         array|
|out_3_d0                                 |  out|   32|   ap_memory|         out_3|         array|
|out_4_address0                           |  out|    7|   ap_memory|         out_4|         array|
|out_4_ce0                                |  out|    1|   ap_memory|         out_4|         array|
|out_4_we0                                |  out|    1|   ap_memory|         out_4|         array|
|out_4_d0                                 |  out|   32|   ap_memory|         out_4|         array|
|out_5_address0                           |  out|    7|   ap_memory|         out_5|         array|
|out_5_ce0                                |  out|    1|   ap_memory|         out_5|         array|
|out_5_we0                                |  out|    1|   ap_memory|         out_5|         array|
|out_5_d0                                 |  out|   32|   ap_memory|         out_5|         array|
|out_6_address0                           |  out|    7|   ap_memory|         out_6|         array|
|out_6_ce0                                |  out|    1|   ap_memory|         out_6|         array|
|out_6_we0                                |  out|    1|   ap_memory|         out_6|         array|
|out_6_d0                                 |  out|   32|   ap_memory|         out_6|         array|
|out_7_address0                           |  out|    7|   ap_memory|         out_7|         array|
|out_7_ce0                                |  out|    1|   ap_memory|         out_7|         array|
|out_7_we0                                |  out|    1|   ap_memory|         out_7|         array|
|out_7_d0                                 |  out|   32|   ap_memory|         out_7|         array|
|in_0_address0                            |  out|    6|   ap_memory|          in_0|         array|
|in_0_ce0                                 |  out|    1|   ap_memory|          in_0|         array|
|in_0_q0                                  |   in|   32|   ap_memory|          in_0|         array|
|in_1_address0                            |  out|    6|   ap_memory|          in_1|         array|
|in_1_ce0                                 |  out|    1|   ap_memory|          in_1|         array|
|in_1_q0                                  |   in|   32|   ap_memory|          in_1|         array|
|in_2_address0                            |  out|    6|   ap_memory|          in_2|         array|
|in_2_ce0                                 |  out|    1|   ap_memory|          in_2|         array|
|in_2_q0                                  |   in|   32|   ap_memory|          in_2|         array|
|in_3_address0                            |  out|    6|   ap_memory|          in_3|         array|
|in_3_ce0                                 |  out|    1|   ap_memory|          in_3|         array|
|in_3_q0                                  |   in|   32|   ap_memory|          in_3|         array|
|in_4_address0                            |  out|    6|   ap_memory|          in_4|         array|
|in_4_ce0                                 |  out|    1|   ap_memory|          in_4|         array|
|in_4_q0                                  |   in|   32|   ap_memory|          in_4|         array|
|in_5_address0                            |  out|    6|   ap_memory|          in_5|         array|
|in_5_ce0                                 |  out|    1|   ap_memory|          in_5|         array|
|in_5_q0                                  |   in|   32|   ap_memory|          in_5|         array|
|in_6_address0                            |  out|    6|   ap_memory|          in_6|         array|
|in_6_ce0                                 |  out|    1|   ap_memory|          in_6|         array|
|in_6_q0                                  |   in|   32|   ap_memory|          in_6|         array|
|in_7_address0                            |  out|    6|   ap_memory|          in_7|         array|
|in_7_ce0                                 |  out|    1|   ap_memory|          in_7|         array|
|in_7_q0                                  |   in|   32|   ap_memory|          in_7|         array|
|in_8_address0                            |  out|    6|   ap_memory|          in_8|         array|
|in_8_ce0                                 |  out|    1|   ap_memory|          in_8|         array|
|in_8_q0                                  |   in|   32|   ap_memory|          in_8|         array|
|in_9_address0                            |  out|    6|   ap_memory|          in_9|         array|
|in_9_ce0                                 |  out|    1|   ap_memory|          in_9|         array|
|in_9_q0                                  |   in|   32|   ap_memory|          in_9|         array|
|in_10_address0                           |  out|    6|   ap_memory|         in_10|         array|
|in_10_ce0                                |  out|    1|   ap_memory|         in_10|         array|
|in_10_q0                                 |   in|   32|   ap_memory|         in_10|         array|
|in_11_address0                           |  out|    6|   ap_memory|         in_11|         array|
|in_11_ce0                                |  out|    1|   ap_memory|         in_11|         array|
|in_11_q0                                 |   in|   32|   ap_memory|         in_11|         array|
|in_12_address0                           |  out|    6|   ap_memory|         in_12|         array|
|in_12_ce0                                |  out|    1|   ap_memory|         in_12|         array|
|in_12_q0                                 |   in|   32|   ap_memory|         in_12|         array|
|in_13_address0                           |  out|    6|   ap_memory|         in_13|         array|
|in_13_ce0                                |  out|    1|   ap_memory|         in_13|         array|
|in_13_q0                                 |   in|   32|   ap_memory|         in_13|         array|
|in_14_address0                           |  out|    6|   ap_memory|         in_14|         array|
|in_14_ce0                                |  out|    1|   ap_memory|         in_14|         array|
|in_14_q0                                 |   in|   32|   ap_memory|         in_14|         array|
|in_15_address0                           |  out|    6|   ap_memory|         in_15|         array|
|in_15_ce0                                |  out|    1|   ap_memory|         in_15|         array|
|in_15_q0                                 |   in|   32|   ap_memory|         in_15|         array|
|pos_r                                    |   in|   32|   ap_stable|         pos_r|        scalar|
+-----------------------------------------+-----+-----+------------+--------------+--------------+

