// Seed: 3171176196
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  supply0 id_5;
  wire [-1 : 1  &&  1] id_6;
  assign id_5 = -1;
  wire id_7;
endmodule
module module_1 (
    input wor  id_0,
    input wire id_1
);
  supply0 id_3;
  assign id_3 = -1;
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = id_1;
endmodule
module module_2 #(
    parameter id_7 = 32'd39
) (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output tri0 id_3,
    output wire id_4,
    input tri id_5,
    output uwire id_6,
    input supply0 _id_7
);
  tri [id_7 : -1] id_9 = -1'b0;
  buf primCall (id_3, id_9);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
