#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Jan 16 23:38:20 2017
# Process ID: 11568
# Current directory: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14056 C:\Users\minit\git\Zybo-Open-Source-Video-IP-Toolbox\video_processing_examples\video_passthrough_vga\video_passthrough_vga.xpr
# Log file: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/vivado.log
# Journal file: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga'
INFO: [Project 1-313] Project file moved from 'D:/Users/Rob/Documents/Class/ECEC662/zybo-toolbox/video_processing_examples/video_passthrough_vga' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/minit/git/zybo-toolbox', nor could it be found using path 'D:/Users/Rob/Documents/Class/ECEC662/zybo-toolbox'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.ip_user_files', nor could it be found using path 'D:/Users/Rob/Documents/Class/ECEC662/zybo-toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.ip_user_files'.
INFO: [Project 1-230] Project 'video_passthrough_vga.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/minit/git/zybo-toolbox'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_processing_system7_0_0
system_zybo_vga_0_0
system_vga_color_test_0_0
system_vga_sync_0_0
system_rgb888_to_rgb565_0_0
system_inverter_0_0
system_clk_wiz_0_0

open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 875.762 ; gain = 165.457
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/minit/git/zybo-toolbox C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/general_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/minit/git/zybo-toolbox'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
set_property  ip_repo_paths  {c:/Users/minit/git/zybo-toolbox c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/general_ip C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/minit/git/zybo-toolbox'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip'.
report_ip_status -name ip_status 
open_bd_design {C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:vga_color_test:1.0 - vga_color_test_0
Adding cell -- xilinx.com:user:vga_sync:1.0 - vga_sync_0
Adding cell -- xilinx.com:user:zybo_vga:1.0 - zybo_vga_0
Adding cell -- xilinx.com:user:rgb888_to_rgb565:1.0 - rgb888_to_rgb565_0
Adding cell -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding cell -- user.org:user:inverter:1.0 - inverter_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /vga_color_test_0/clk_25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /vga_sync_0/clk_25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /inverter_0/x(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /inverter_0/x_not(undef) and /vga_sync_0/rst(rst)
Successfully read diagram <system> from BD file <C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 979.109 ; gain = 68.313
upgrade_ip [get_ips  {system_clk_wiz_0_0 system_processing_system7_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_clk_wiz_0_0 from Clocking Wizard 5.2 to Clocking Wizard 5.3
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'resetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_clk_wiz_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /vga_color_test_0/clk_25(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vga_sync_0/clk_25(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
INFO: [IP_Flow 19-1972] Upgraded system_processing_system7_0_0 from ZYNQ7 Processing System 5.5 to ZYNQ7 Processing System 5.5
WARNING: [BD 41-1731] Type mismatch between connected pins: /inverter_0/x(undef) and /processing_system7_0_upgraded_ipi/FCLK_RESET0_N(rst)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP system_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.605 ; gain = 116.496
export_ip_user_files -of_objects [get_ips {system_clk_wiz_0_0 system_processing_system7_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
open_bd_design {C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
validate_bd_design
reset_run synth_1
save_bd_design
Wrote  : <C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb888_to_rgb565_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
Exporting to file C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.hwdef
[Mon Jan 16 23:58:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1/runme.log
[Mon Jan 16 23:58:24 2017] Launched impl_1...
Run output will be captured here: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1227.473 ; gain = 90.336
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 17 00:02:11 2017] Launched impl_1...
Run output will be captured here: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279651774A
set_property PROGRAM.FILE {C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/impl_1/system_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
current_hw_device [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/impl_1/system_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 17 00:07:25 2017...
