#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000147215203e0 .scope module, "MipsPipelineTestBench" "MipsPipelineTestBench" 2 22;
 .timescale 0 0;
L_000001472157f150 .functor AND 1, L_00000147216848c0, v0000014721671c10_0, C4<1>, C4<1>;
v0000014721679710_0 .net "ALUControl", 3 0, L_0000014721681800;  1 drivers
v0000014721678810_0 .net "ALUData1", 31 0, L_0000014721681760;  1 drivers
v0000014721678630_0 .net "ALUData2", 31 0, L_0000014721682840;  1 drivers
v0000014721677730_0 .net "ALUData2Mux_1Out", 31 0, L_0000014721682c00;  1 drivers
v0000014721679350_0 .net "ALUOpEX", 3 0, v000001472166c890_0;  1 drivers
v0000014721678130_0 .net "ALUOpID", 3 0, v0000014721670450_0;  1 drivers
v0000014721679670_0 .net "ALUResultEX", 31 0, v0000014721600760_0;  1 drivers
v00000147216797b0_0 .net "ALUResultMEM", 31 0, v000001472166ccf0_0;  1 drivers
v0000014721678450_0 .net "ALUResultWB", 31 0, v000001472166ebc0_0;  1 drivers
v00000147216784f0_0 .net "ALUSrcEX", 0 0, v000001472166d6f0_0;  1 drivers
v00000147216786d0_0 .net "ALUSrcID", 0 0, v0000014721671210_0;  1 drivers
v0000014721677ff0_0 .net "MemReadEX", 0 0, v000001472166dd30_0;  1 drivers
v0000014721677f50_0 .net "MemReadID", 0 0, v00000147216712b0_0;  1 drivers
v0000014721679850_0 .net "MemReadMEM", 0 0, v000001472166d3d0_0;  1 drivers
v0000014721678ef0_0 .net "MemWriteEX", 0 0, v000001472166c110_0;  1 drivers
v0000014721678950_0 .net "MemWriteID", 0 0, v0000014721671490_0;  1 drivers
v0000014721678590_0 .net "MemWriteMEM", 0 0, v000001472166dbf0_0;  1 drivers
v0000014721677550_0 .net "MemtoRegEX", 0 0, v000001472166f8e0_0;  1 drivers
v0000014721677910_0 .net "MemtoRegID", 0 0, v0000014721671350_0;  1 drivers
v0000014721677eb0_0 .net "MemtoRegMEM", 0 0, v000001472166de70_0;  1 drivers
v0000014721679030_0 .net "MemtoRegWB", 0 0, v000001472166fe80_0;  1 drivers
v0000014721678770_0 .net "PCMuxSel", 0 0, L_000001472157f150;  1 drivers
v0000014721678a90_0 .net "PCPlus4EX", 31 0, v000001472166fa20_0;  1 drivers
v0000014721677cd0_0 .net "PCPlus4ID", 31 0, v000001472166e940_0;  1 drivers
v00000147216788b0_0 .net "PCPlus4IF", 31 0, L_0000014721684be0;  1 drivers
v00000147216790d0_0 .net "RegDstEX", 0 0, v000001472166ee40_0;  1 drivers
v00000147216792b0_0 .net "RegDstID", 0 0, v00000147216713f0_0;  1 drivers
v00000147216795d0_0 .net "RegWriteEX", 0 0, v000001472166eda0_0;  1 drivers
v0000014721679490_0 .net "RegWriteID", 0 0, v0000014721671b70_0;  1 drivers
v0000014721678f90_0 .net "RegWriteMEM", 0 0, v000001472166c9d0_0;  1 drivers
v00000147216789f0_0 .net "RegWriteWB", 0 0, v000001472166ea80_0;  1 drivers
v0000014721679170_0 .net "branchAddress", 31 0, L_0000014721683380;  1 drivers
v0000014721678d10_0 .net "branchID", 0 0, v0000014721671c10_0;  1 drivers
v00000147216781d0_0 .var "clk", 0 0;
v0000014721679530_0 .net "comparatorMux1Out", 31 0, L_00000147216843c0;  1 drivers
v0000014721678090_0 .net "comparatorMux1Selector", 1 0, v0000014721676930_0;  1 drivers
v00000147216770f0_0 .net "comparatorMux2Out", 31 0, L_0000014721683f60;  1 drivers
v0000014721678bd0_0 .net "comparatorMux2Selector", 1 0, v00000147216758f0_0;  1 drivers
v0000014721678c70_0 .net "controlSignalsID", 9 0, L_0000014721683740;  1 drivers
v0000014721677190_0 .net "equalFlag", 0 0, L_00000147216848c0;  1 drivers
v0000014721678db0_0 .net "hazardMuxSelector", 0 0, v0000014721676250_0;  1 drivers
v0000014721677370_0 .net "holdIF_ID", 0 0, v0000014721676070_0;  1 drivers
v00000147216779b0_0 .net "holdPC", 0 0, v00000147216769d0_0;  1 drivers
v00000147216775f0_0 .net "instructionID", 31 0, v000001472166fb60_0;  1 drivers
v0000014721677410_0 .net "instructionIF", 31 0, v0000014721676bb0_0;  1 drivers
v0000014721678e50_0 .net "lowerMux_sel", 1 0, v0000014721676110_0;  1 drivers
v00000147216777d0_0 .net "memoryReadDataMEM", 31 0, v00000147216757b0_0;  1 drivers
v0000014721679210_0 .net "memoryReadDataWB", 31 0, v000001472166e3a0_0;  1 drivers
v0000014721678270_0 .net "memoryWriteDataMEM", 31 0, v000001472166d150_0;  1 drivers
v0000014721677230_0 .net "nextPC", 31 0, L_0000014721683d80;  1 drivers
v00000147216772d0_0 .net "overFlow", 0 0, v0000014721601ca0_0;  1 drivers
v0000014721677a50_0 .net "rdEX", 4 0, v000001472166f7a0_0;  1 drivers
v00000147216774b0_0 .net "readPC", 31 0, v0000014721670590_0;  1 drivers
v0000014721677690_0 .net "regDstMuxOut", 4 0, L_0000014721681620;  1 drivers
v0000014721677af0_0 .net "regWriteDataMEM", 31 0, L_00000147216828e0;  1 drivers
v0000014721677c30_0 .net "registerData1EX", 31 0, v000001472166ec60_0;  1 drivers
v0000014721677d70_0 .net "registerData1ID", 31 0, v00000147216798f0_0;  1 drivers
v0000014721677e10_0 .net "registerData2EX", 31 0, v000001472166e9e0_0;  1 drivers
v00000147216841e0_0 .net "registerData2ID", 31 0, v000001472167ac50_0;  1 drivers
v0000014721684b40_0 .var "reset", 0 0;
v00000147216840a0_0 .net "rsEX", 4 0, v000001472166e760_0;  1 drivers
v0000014721684000_0 .net "rtEX", 4 0, v000001472166fac0_0;  1 drivers
v0000014721684820_0 .net "shiftOut", 31 0, L_0000014721682b60;  1 drivers
v0000014721684140_0 .net "signExtendOutEX", 31 0, v000001472166ff20_0;  1 drivers
v0000014721684aa0_0 .net "signExtendOutID", 31 0, L_00000147216813a0;  1 drivers
v0000014721684780_0 .net "upperMux_sel", 1 0, v0000014721675e90_0;  1 drivers
v0000014721684640_0 .net "writeRegMEM", 4 0, v000001472166d510_0;  1 drivers
v0000014721683e20_0 .net "writeRegWB", 4 0, v000001472166f200_0;  1 drivers
v0000014721684320_0 .net "zero", 0 0, v0000014721600f80_0;  1 drivers
E_0000014721603ab0 .event anyedge, v000001472166c070_0;
L_0000014721683c40 .part v000001472166fb60_0, 26, 6;
L_0000014721683ec0 .part v000001472166fb60_0, 21, 5;
L_0000014721683b00 .part v000001472166fb60_0, 16, 5;
L_0000014721681580 .part v000001472166fb60_0, 0, 16;
LS_0000014721683100_0_0 .concat [ 1 4 1 1], v00000147216713f0_0, v0000014721670450_0, v0000014721671210_0, v00000147216712b0_0;
LS_0000014721683100_0_4 .concat [ 1 1 1 0], v0000014721671490_0, v0000014721671350_0, v0000014721671b70_0;
L_0000014721683100 .concat [ 7 3 0 0], LS_0000014721683100_0_0, LS_0000014721683100_0_4;
L_0000014721681da0 .part v000001472166fb60_0, 11, 15;
L_0000014721681300 .part v000001472166ff20_0, 0, 6;
L_0000014721681e40 .part v000001472166ff20_0, 6, 5;
S_0000014721520570 .scope module, "ALU" "ALU32Bit" 2 81, 3 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 5 "shiftAmount";
    .port_info 4 /OUTPUT 1 "overFlow";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 32 "ALUResult";
    .port_info 7 /INPUT 1 "reset";
P_000001472151faa0 .param/l "ADD" 0 3 13, C4<0000>;
P_000001472151fad8 .param/l "AND" 0 3 15, C4<0010>;
P_000001472151fb10 .param/l "GREATER" 0 3 20, C4<0111>;
P_000001472151fb48 .param/l "LESS" 0 3 21, C4<1000>;
P_000001472151fb80 .param/l "NOR" 0 3 22, C4<1001>;
P_000001472151fbb8 .param/l "OR" 0 3 16, C4<0011>;
P_000001472151fbf0 .param/l "SHFT_L" 0 3 17, C4<0100>;
P_000001472151fc28 .param/l "SHFT_R_A" 0 3 19, C4<0110>;
P_000001472151fc60 .param/l "SHFT_R_L" 0 3 18, C4<0101>;
P_000001472151fc98 .param/l "SUB" 0 3 14, C4<0001>;
v0000014721601c00_0 .net "ALUControl", 3 0, L_0000014721681800;  alias, 1 drivers
v0000014721600760_0 .var/s "ALUResult", 31 0;
L_0000014721686368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014721600120_0 .net *"_ivl_0", 31 0, L_0000014721686368;  1 drivers
v0000014721601ac0_0 .net/s "data1", 31 0, L_0000014721681760;  alias, 1 drivers
v00000147216001c0_0 .net/s "data2", 31 0, L_0000014721682840;  alias, 1 drivers
v0000014721601660_0 .net "neg_data2", 31 0, L_00000147216814e0;  1 drivers
v0000014721601ca0_0 .var "overFlow", 0 0;
v0000014721601de0_0 .net "reset", 0 0, v0000014721684b40_0;  1 drivers
v0000014721600da0_0 .net "shiftAmount", 4 0, L_0000014721681e40;  1 drivers
v0000014721600f80_0 .var "zero", 0 0;
E_0000014721604070 .event anyedge, v00000147216001c0_0, v0000014721601ac0_0, v0000014721601c00_0;
E_00000147216033f0 .event posedge, v0000014721601de0_0;
L_00000147216814e0 .arith/sub 32, L_0000014721686368, L_0000014721682840;
S_000001472151fce0 .scope module, "ALUData1Mux" "Mux3x1_32Bits" 2 77, 4 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
L_0000014721685828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014721600440_0 .net/2u *"_ivl_0", 1 0, L_0000014721685828;  1 drivers
v0000014721600ee0_0 .net *"_ivl_10", 0 0, L_00000147216827a0;  1 drivers
L_0000014721685900 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000014721600800_0 .net *"_ivl_12", 31 0, L_0000014721685900;  1 drivers
v00000147216004e0_0 .net *"_ivl_14", 31 0, L_0000014721683240;  1 drivers
v00000147216013e0_0 .net *"_ivl_16", 31 0, L_0000014721681d00;  1 drivers
v0000014721601480_0 .net *"_ivl_2", 0 0, L_0000014721681c60;  1 drivers
L_0000014721685870 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000014721600260_0 .net/2u *"_ivl_4", 1 0, L_0000014721685870;  1 drivers
v00000147216015c0_0 .net *"_ivl_6", 0 0, L_0000014721683060;  1 drivers
L_00000147216858b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000014721601fc0_0 .net/2u *"_ivl_8", 1 0, L_00000147216858b8;  1 drivers
v0000014721601020_0 .net "in1", 31 0, v000001472166ec60_0;  alias, 1 drivers
v00000147216017a0_0 .net "in2", 31 0, L_00000147216828e0;  alias, 1 drivers
v0000014721600940_0 .net "in3", 31 0, v000001472166ccf0_0;  alias, 1 drivers
v0000014721600620_0 .net "out", 31 0, L_0000014721681760;  alias, 1 drivers
v00000147216010c0_0 .net "sel", 1 0, v0000014721675e90_0;  alias, 1 drivers
L_0000014721681c60 .cmp/eq 2, v0000014721675e90_0, L_0000014721685828;
L_0000014721683060 .cmp/eq 2, v0000014721675e90_0, L_0000014721685870;
L_00000147216827a0 .cmp/eq 2, v0000014721675e90_0, L_00000147216858b8;
L_0000014721683240 .functor MUXZ 32, L_0000014721685900, v000001472166ccf0_0, L_00000147216827a0, C4<>;
L_0000014721681d00 .functor MUXZ 32, L_0000014721683240, L_00000147216828e0, L_0000014721683060, C4<>;
L_0000014721681760 .functor MUXZ 32, L_0000014721681d00, v000001472166ec60_0, L_0000014721681c60, C4<>;
S_000001472151e030 .scope module, "ALUData2Mux_1" "Mux3x1_32Bits" 2 78, 4 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
L_0000014721685948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000147216008a0_0 .net/2u *"_ivl_0", 1 0, L_0000014721685948;  1 drivers
v0000014721601160_0 .net *"_ivl_10", 0 0, L_00000147216837e0;  1 drivers
L_0000014721685a20 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000014721601200_0 .net *"_ivl_12", 31 0, L_0000014721685a20;  1 drivers
v00000147216009e0_0 .net *"_ivl_14", 31 0, L_0000014721681f80;  1 drivers
v0000014721600b20_0 .net *"_ivl_16", 31 0, L_0000014721682ac0;  1 drivers
v000001472157d9a0_0 .net *"_ivl_2", 0 0, L_0000014721682a20;  1 drivers
L_0000014721685990 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000147215769c0_0 .net/2u *"_ivl_4", 1 0, L_0000014721685990;  1 drivers
v000001472166a1a0_0 .net *"_ivl_6", 0 0, L_0000014721682f20;  1 drivers
L_00000147216859d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001472166a9c0_0 .net/2u *"_ivl_8", 1 0, L_00000147216859d8;  1 drivers
v000001472166aa60_0 .net "in1", 31 0, v000001472166e9e0_0;  alias, 1 drivers
v000001472166a880_0 .net "in2", 31 0, L_00000147216828e0;  alias, 1 drivers
v000001472166ace0_0 .net "in3", 31 0, v000001472166ccf0_0;  alias, 1 drivers
v000001472166bd20_0 .net "out", 31 0, L_0000014721682c00;  alias, 1 drivers
v000001472166a6a0_0 .net "sel", 1 0, v0000014721676110_0;  alias, 1 drivers
L_0000014721682a20 .cmp/eq 2, v0000014721676110_0, L_0000014721685948;
L_0000014721682f20 .cmp/eq 2, v0000014721676110_0, L_0000014721685990;
L_00000147216837e0 .cmp/eq 2, v0000014721676110_0, L_00000147216859d8;
L_0000014721681f80 .functor MUXZ 32, L_0000014721685a20, v000001472166ccf0_0, L_00000147216837e0, C4<>;
L_0000014721682ac0 .functor MUXZ 32, L_0000014721681f80, L_00000147216828e0, L_0000014721682f20, C4<>;
L_0000014721682c00 .functor MUXZ 32, L_0000014721682ac0, v000001472166e9e0_0, L_0000014721682a20, C4<>;
S_000001472151e1c0 .scope module, "ALUData2Mux_2" "Mux2x1_32Bits" 2 79, 5 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 1 "sel";
L_0000014721685a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001472157fcb0 .functor XNOR 1, v000001472166d6f0_0, L_0000014721685a68, C4<0>, C4<0>;
L_0000014721685ab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001472157ee40 .functor XNOR 1, v000001472166d6f0_0, L_0000014721685ab0, C4<0>, C4<0>;
v000001472166b1e0_0 .net/2u *"_ivl_0", 0 0, L_0000014721685a68;  1 drivers
v000001472166b0a0_0 .net *"_ivl_10", 31 0, L_00000147216820c0;  1 drivers
v000001472166a4c0_0 .net *"_ivl_2", 0 0, L_000001472157fcb0;  1 drivers
v000001472166bc80_0 .net/2u *"_ivl_4", 0 0, L_0000014721685ab0;  1 drivers
v000001472166ad80_0 .net *"_ivl_6", 0 0, L_000001472157ee40;  1 drivers
L_0000014721685af8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001472166bdc0_0 .net *"_ivl_8", 31 0, L_0000014721685af8;  1 drivers
v000001472166be60_0 .net "in1", 31 0, L_0000014721682c00;  alias, 1 drivers
v000001472166a920_0 .net "in2", 31 0, v000001472166ff20_0;  alias, 1 drivers
v000001472166b640_0 .net "out", 31 0, L_0000014721682840;  alias, 1 drivers
v000001472166aba0_0 .net "sel", 0 0, v000001472166d6f0_0;  alias, 1 drivers
L_00000147216820c0 .functor MUXZ 32, L_0000014721685af8, v000001472166ff20_0, L_000001472157ee40, C4<>;
L_0000014721682840 .functor MUXZ 32, L_00000147216820c0, L_0000014721682c00, L_000001472157fcb0, C4<>;
S_0000014721516b00 .scope module, "AluControl" "ALUControl" 2 80, 6 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "ALUControl";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /INPUT 6 "funct";
v000001472166b140_0 .net "ALUControl", 3 0, L_0000014721681800;  alias, 1 drivers
v000001472166b500_0 .net "ALUOp", 3 0, v000001472166c890_0;  alias, 1 drivers
L_0000014721685b40 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001472166b280_0 .net/2u *"_ivl_0", 3 0, L_0000014721685b40;  1 drivers
L_0000014721685c18 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001472166b320_0 .net/2u *"_ivl_10", 3 0, L_0000014721685c18;  1 drivers
L_0000014721686320 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v000001472166aec0_0 .net *"_ivl_100", 3 0, L_0000014721686320;  1 drivers
v000001472166ae20_0 .net *"_ivl_102", 3 0, L_00000147216825c0;  1 drivers
v000001472166bf00_0 .net *"_ivl_104", 3 0, L_0000014721681260;  1 drivers
v000001472166b780_0 .net *"_ivl_106", 3 0, L_0000014721681120;  1 drivers
v000001472166a380_0 .net *"_ivl_108", 3 0, L_00000147216811c0;  1 drivers
v000001472166af60_0 .net *"_ivl_110", 3 0, L_0000014721681940;  1 drivers
L_0000014721685c60 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001472166b6e0_0 .net/2u *"_ivl_12", 3 0, L_0000014721685c60;  1 drivers
v000001472166b820_0 .net *"_ivl_14", 0 0, L_0000014721682520;  1 drivers
L_0000014721685ca8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001472166b460_0 .net/2u *"_ivl_16", 3 0, L_0000014721685ca8;  1 drivers
L_0000014721685cf0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001472166ab00_0 .net/2u *"_ivl_18", 3 0, L_0000014721685cf0;  1 drivers
v000001472166b3c0_0 .net *"_ivl_2", 0 0, L_00000147216832e0;  1 drivers
v000001472166ac40_0 .net *"_ivl_20", 0 0, L_0000014721683420;  1 drivers
L_0000014721685d38 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001472166b5a0_0 .net/2u *"_ivl_22", 3 0, L_0000014721685d38;  1 drivers
L_0000014721685d80 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001472166a600_0 .net/2u *"_ivl_24", 3 0, L_0000014721685d80;  1 drivers
v000001472166b000_0 .net *"_ivl_26", 0 0, L_00000147216834c0;  1 drivers
L_0000014721685dc8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001472166a240_0 .net/2u *"_ivl_28", 3 0, L_0000014721685dc8;  1 drivers
L_0000014721685e10 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001472166b8c0_0 .net/2u *"_ivl_30", 3 0, L_0000014721685e10;  1 drivers
v000001472166bbe0_0 .net *"_ivl_32", 0 0, L_0000014721683880;  1 drivers
L_0000014721685e58 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001472166a060_0 .net/2u *"_ivl_34", 5 0, L_0000014721685e58;  1 drivers
v000001472166b960_0 .net *"_ivl_36", 0 0, L_0000014721682020;  1 drivers
L_0000014721685ea0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001472166ba00_0 .net/2u *"_ivl_38", 3 0, L_0000014721685ea0;  1 drivers
L_0000014721685b88 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001472166baa0_0 .net/2u *"_ivl_4", 3 0, L_0000014721685b88;  1 drivers
L_0000014721685ee8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001472166a420_0 .net/2u *"_ivl_40", 5 0, L_0000014721685ee8;  1 drivers
v000001472166bb40_0 .net *"_ivl_42", 0 0, L_00000147216822a0;  1 drivers
L_0000014721685f30 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001472166a100_0 .net/2u *"_ivl_44", 3 0, L_0000014721685f30;  1 drivers
L_0000014721685f78 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001472166a2e0_0 .net/2u *"_ivl_46", 5 0, L_0000014721685f78;  1 drivers
v000001472166a560_0 .net *"_ivl_48", 0 0, L_0000014721682160;  1 drivers
L_0000014721685fc0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001472166a740_0 .net/2u *"_ivl_50", 3 0, L_0000014721685fc0;  1 drivers
L_0000014721686008 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001472166a7e0_0 .net/2u *"_ivl_52", 5 0, L_0000014721686008;  1 drivers
v000001472166c2f0_0 .net *"_ivl_54", 0 0, L_0000014721683600;  1 drivers
L_0000014721686050 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001472166ce30_0 .net/2u *"_ivl_56", 3 0, L_0000014721686050;  1 drivers
L_0000014721686098 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v000001472166d8d0_0 .net/2u *"_ivl_58", 5 0, L_0000014721686098;  1 drivers
L_0000014721685bd0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001472166c750_0 .net/2u *"_ivl_6", 3 0, L_0000014721685bd0;  1 drivers
v000001472166d1f0_0 .net *"_ivl_60", 0 0, L_0000014721682200;  1 drivers
L_00000147216860e0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001472166d0b0_0 .net/2u *"_ivl_62", 3 0, L_00000147216860e0;  1 drivers
L_0000014721686128 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001472166ced0_0 .net/2u *"_ivl_64", 5 0, L_0000014721686128;  1 drivers
v000001472166c390_0 .net *"_ivl_66", 0 0, L_0000014721681440;  1 drivers
L_0000014721686170 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001472166ddd0_0 .net/2u *"_ivl_68", 3 0, L_0000014721686170;  1 drivers
L_00000147216861b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001472166d790_0 .net/2u *"_ivl_70", 5 0, L_00000147216861b8;  1 drivers
v000001472166c430_0 .net *"_ivl_72", 0 0, L_0000014721682340;  1 drivers
L_0000014721686200 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001472166d650_0 .net/2u *"_ivl_74", 3 0, L_0000014721686200;  1 drivers
L_0000014721686248 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001472166dab0_0 .net/2u *"_ivl_76", 5 0, L_0000014721686248;  1 drivers
v000001472166cc50_0 .net *"_ivl_78", 0 0, L_00000147216819e0;  1 drivers
v000001472166d830_0 .net *"_ivl_8", 0 0, L_00000147216818a0;  1 drivers
L_0000014721686290 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001472166d470_0 .net/2u *"_ivl_80", 3 0, L_0000014721686290;  1 drivers
L_00000147216862d8 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v000001472166ca70_0 .net *"_ivl_82", 3 0, L_00000147216862d8;  1 drivers
v000001472166d290_0 .net *"_ivl_84", 3 0, L_0000014721683560;  1 drivers
v000001472166c4d0_0 .net *"_ivl_86", 3 0, L_0000014721682ca0;  1 drivers
v000001472166c570_0 .net *"_ivl_88", 3 0, L_0000014721682e80;  1 drivers
v000001472166c1b0_0 .net *"_ivl_90", 3 0, L_00000147216823e0;  1 drivers
v000001472166cb10_0 .net *"_ivl_92", 3 0, L_0000014721682d40;  1 drivers
v000001472166d010_0 .net *"_ivl_94", 3 0, L_0000014721682480;  1 drivers
v000001472166da10_0 .net *"_ivl_96", 3 0, L_0000014721682fc0;  1 drivers
v000001472166db50_0 .net *"_ivl_98", 3 0, L_00000147216836a0;  1 drivers
v000001472166c070_0 .net "clk", 0 0, v00000147216781d0_0;  1 drivers
v000001472166c250_0 .net "funct", 5 0, L_0000014721681300;  1 drivers
L_00000147216832e0 .cmp/eq 4, v000001472166c890_0, L_0000014721685b40;
L_00000147216818a0 .cmp/eq 4, v000001472166c890_0, L_0000014721685bd0;
L_0000014721682520 .cmp/eq 4, v000001472166c890_0, L_0000014721685c60;
L_0000014721683420 .cmp/eq 4, v000001472166c890_0, L_0000014721685cf0;
L_00000147216834c0 .cmp/eq 4, v000001472166c890_0, L_0000014721685d80;
L_0000014721683880 .cmp/eq 4, v000001472166c890_0, L_0000014721685e10;
L_0000014721682020 .cmp/eq 6, L_0000014721681300, L_0000014721685e58;
L_00000147216822a0 .cmp/eq 6, L_0000014721681300, L_0000014721685ee8;
L_0000014721682160 .cmp/eq 6, L_0000014721681300, L_0000014721685f78;
L_0000014721683600 .cmp/eq 6, L_0000014721681300, L_0000014721686008;
L_0000014721682200 .cmp/eq 6, L_0000014721681300, L_0000014721686098;
L_0000014721681440 .cmp/eq 6, L_0000014721681300, L_0000014721686128;
L_0000014721682340 .cmp/eq 6, L_0000014721681300, L_00000147216861b8;
L_00000147216819e0 .cmp/eq 6, L_0000014721681300, L_0000014721686248;
L_0000014721683560 .functor MUXZ 4, L_00000147216862d8, L_0000014721686290, L_00000147216819e0, C4<>;
L_0000014721682ca0 .functor MUXZ 4, L_0000014721683560, L_0000014721686200, L_0000014721682340, C4<>;
L_0000014721682e80 .functor MUXZ 4, L_0000014721682ca0, L_0000014721686170, L_0000014721681440, C4<>;
L_00000147216823e0 .functor MUXZ 4, L_0000014721682e80, L_00000147216860e0, L_0000014721682200, C4<>;
L_0000014721682d40 .functor MUXZ 4, L_00000147216823e0, L_0000014721686050, L_0000014721683600, C4<>;
L_0000014721682480 .functor MUXZ 4, L_0000014721682d40, L_0000014721685fc0, L_0000014721682160, C4<>;
L_0000014721682fc0 .functor MUXZ 4, L_0000014721682480, L_0000014721685f30, L_00000147216822a0, C4<>;
L_00000147216836a0 .functor MUXZ 4, L_0000014721682fc0, L_0000014721685ea0, L_0000014721682020, C4<>;
L_00000147216825c0 .functor MUXZ 4, L_0000014721686320, L_00000147216836a0, L_0000014721683880, C4<>;
L_0000014721681260 .functor MUXZ 4, L_00000147216825c0, L_0000014721685dc8, L_00000147216834c0, C4<>;
L_0000014721681120 .functor MUXZ 4, L_0000014721681260, L_0000014721685d38, L_0000014721683420, C4<>;
L_00000147216811c0 .functor MUXZ 4, L_0000014721681120, L_0000014721685ca8, L_0000014721682520, C4<>;
L_0000014721681940 .functor MUXZ 4, L_00000147216811c0, L_0000014721685c18, L_00000147216818a0, C4<>;
L_0000014721681800 .functor MUXZ 4, L_0000014721681940, L_0000014721685b88, L_00000147216832e0, C4<>;
S_00000147215145f0 .scope module, "EX_MEM" "EX_MemReg" 2 83, 7 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 32 "ALUresult";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /INPUT 5 "writeReg";
    .port_info 8 /OUTPUT 1 "RegWriteOut";
    .port_info 9 /OUTPUT 1 "MemtoRegOut";
    .port_info 10 /OUTPUT 1 "MemWriteOut";
    .port_info 11 /OUTPUT 1 "MemReadOut";
    .port_info 12 /OUTPUT 32 "ALUresultOut";
    .port_info 13 /OUTPUT 32 "writedataOut";
    .port_info 14 /OUTPUT 5 "writeRegOut";
v000001472166cbb0_0 .net "ALUresult", 31 0, v0000014721600760_0;  alias, 1 drivers
v000001472166ccf0_0 .var "ALUresultOut", 31 0;
v000001472166c610_0 .net "MemRead", 0 0, v000001472166dd30_0;  alias, 1 drivers
v000001472166d3d0_0 .var "MemReadOut", 0 0;
v000001472166d970_0 .net "MemWrite", 0 0, v000001472166c110_0;  alias, 1 drivers
v000001472166dbf0_0 .var "MemWriteOut", 0 0;
v000001472166cd90_0 .net "MemtoReg", 0 0, v000001472166f8e0_0;  alias, 1 drivers
v000001472166de70_0 .var "MemtoRegOut", 0 0;
v000001472166c6b0_0 .net "RegWrite", 0 0, v000001472166eda0_0;  alias, 1 drivers
v000001472166c9d0_0 .var "RegWriteOut", 0 0;
v000001472166cf70_0 .net "clk", 0 0, v00000147216781d0_0;  alias, 1 drivers
v000001472166c7f0_0 .net "writeReg", 4 0, L_0000014721681620;  alias, 1 drivers
v000001472166d510_0 .var "writeRegOut", 4 0;
v000001472166d330_0 .net "writedata", 31 0, L_0000014721682c00;  alias, 1 drivers
v000001472166d150_0 .var "writedataOut", 31 0;
E_0000014721603630 .event posedge, v000001472166c070_0;
S_0000014721514780 .scope module, "ID_EX" "ID_EX_reg" 2 71, 8 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 1 "MemtoReg";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 4 "ALUOp";
    .port_info 6 /INPUT 1 "RegDst";
    .port_info 7 /INPUT 32 "PCplus4";
    .port_info 8 /INPUT 32 "ReadData1_in";
    .port_info 9 /INPUT 32 "ReadData2_in";
    .port_info 10 /INPUT 32 "SignExtendResult_in";
    .port_info 11 /INPUT 15 "regAddresss_in";
    .port_info 12 /OUTPUT 32 "PCplus4out";
    .port_info 13 /OUTPUT 32 "ReadData1_out";
    .port_info 14 /OUTPUT 32 "ReadData2_out";
    .port_info 15 /OUTPUT 32 "SignExtendResult_out";
    .port_info 16 /OUTPUT 5 "rsOut";
    .port_info 17 /OUTPUT 5 "rtOut";
    .port_info 18 /OUTPUT 5 "rdOut";
    .port_info 19 /OUTPUT 1 "RegWriteOut";
    .port_info 20 /OUTPUT 1 "MemtoRegOut";
    .port_info 21 /OUTPUT 1 "MemWriteOut";
    .port_info 22 /OUTPUT 1 "MemReadOut";
    .port_info 23 /OUTPUT 1 "ALUSrcOut";
    .port_info 24 /OUTPUT 4 "ALUOpOut";
    .port_info 25 /OUTPUT 1 "RegDstOut";
    .port_info 26 /INPUT 1 "clk";
v000001472166d5b0_0 .net "ALUOp", 3 0, v0000014721670450_0;  alias, 1 drivers
v000001472166c890_0 .var "ALUOpOut", 3 0;
v000001472166c930_0 .net "ALUSrc", 0 0, v0000014721671210_0;  alias, 1 drivers
v000001472166d6f0_0 .var "ALUSrcOut", 0 0;
v000001472166dc90_0 .net "MemRead", 0 0, v00000147216712b0_0;  alias, 1 drivers
v000001472166dd30_0 .var "MemReadOut", 0 0;
v000001472166df10_0 .net "MemWrite", 0 0, v0000014721671490_0;  alias, 1 drivers
v000001472166c110_0 .var "MemWriteOut", 0 0;
v000001472166e580_0 .net "MemtoReg", 0 0, v0000014721671350_0;  alias, 1 drivers
v000001472166f8e0_0 .var "MemtoRegOut", 0 0;
v000001472166f980_0 .net "PCplus4", 31 0, v000001472166e940_0;  alias, 1 drivers
v000001472166fa20_0 .var "PCplus4out", 31 0;
v000001472166e620_0 .net "ReadData1_in", 31 0, v00000147216798f0_0;  alias, 1 drivers
v000001472166ec60_0 .var "ReadData1_out", 31 0;
v000001472166ef80_0 .net "ReadData2_in", 31 0, v000001472167ac50_0;  alias, 1 drivers
v000001472166e9e0_0 .var "ReadData2_out", 31 0;
v000001472166e080_0 .net "RegDst", 0 0, v00000147216713f0_0;  alias, 1 drivers
v000001472166ee40_0 .var "RegDstOut", 0 0;
v000001472166e6c0_0 .net "RegWrite", 0 0, v0000014721671b70_0;  alias, 1 drivers
v000001472166eda0_0 .var "RegWriteOut", 0 0;
v000001472166e1c0_0 .net "SignExtendResult_in", 31 0, L_00000147216813a0;  alias, 1 drivers
v000001472166ff20_0 .var "SignExtendResult_out", 31 0;
v000001472166f5c0_0 .net "clk", 0 0, v00000147216781d0_0;  alias, 1 drivers
v000001472166f7a0_0 .var "rdOut", 4 0;
v000001472166ed00_0 .net "regAddresss_in", 14 0, L_0000014721681da0;  1 drivers
v000001472166e760_0 .var "rsOut", 4 0;
v000001472166fac0_0 .var "rtOut", 4 0;
S_0000014721511680 .scope module, "ID_EXRegMux" "Mux2x1_10Bits" 2 69, 9 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "out";
    .port_info 1 /INPUT 10 "in1";
    .port_info 2 /INPUT 10 "in2";
    .port_info 3 /INPUT 1 "sel";
L_0000014721685708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001472157fa10 .functor XNOR 1, v0000014721676250_0, L_0000014721685708, C4<0>, C4<0>;
L_0000014721685750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001472157f230 .functor XNOR 1, v0000014721676250_0, L_0000014721685750, C4<0>, C4<0>;
v000001472166fca0_0 .net/2u *"_ivl_0", 0 0, L_0000014721685708;  1 drivers
v000001472166e440_0 .net *"_ivl_10", 9 0, L_0000014721682980;  1 drivers
v000001472166eb20_0 .net *"_ivl_2", 0 0, L_000001472157fa10;  1 drivers
v000001472166e120_0 .net/2u *"_ivl_4", 0 0, L_0000014721685750;  1 drivers
v000001472166f3e0_0 .net *"_ivl_6", 0 0, L_000001472157f230;  1 drivers
L_0000014721685798 .functor BUFT 1, C4<xxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001472166fc00_0 .net *"_ivl_8", 9 0, L_0000014721685798;  1 drivers
v000001472166f660_0 .net "in1", 9 0, L_0000014721683100;  1 drivers
L_00000147216857e0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001472166f0c0_0 .net "in2", 9 0, L_00000147216857e0;  1 drivers
v000001472166e800_0 .net "out", 9 0, L_0000014721683740;  alias, 1 drivers
v000001472166e300_0 .net "sel", 0 0, v0000014721676250_0;  alias, 1 drivers
L_0000014721682980 .functor MUXZ 10, L_0000014721685798, L_00000147216857e0, L_000001472157f230, C4<>;
L_0000014721683740 .functor MUXZ 10, L_0000014721682980, L_0000014721683100, L_000001472157fa10, C4<>;
S_0000014721509ae0 .scope module, "IF_ID" "IF_ID_reg" 2 56, 10 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCplus4";
    .port_info 1 /INPUT 32 "instrIn";
    .port_info 2 /OUTPUT 32 "instrOut";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "hold";
    .port_info 5 /OUTPUT 32 "PCplus4Out";
    .port_info 6 /INPUT 1 "IF_flush";
v000001472166eee0_0 .net "IF_flush", 0 0, L_000001472157f150;  alias, 1 drivers
v000001472166e8a0_0 .net "PCplus4", 31 0, L_0000014721684be0;  alias, 1 drivers
v000001472166e940_0 .var "PCplus4Out", 31 0;
v000001472166fd40_0 .net "clk", 0 0, v00000147216781d0_0;  alias, 1 drivers
v000001472166f700_0 .net "hold", 0 0, v0000014721676070_0;  alias, 1 drivers
v000001472166fde0_0 .net "instrIn", 31 0, v0000014721676bb0_0;  alias, 1 drivers
v000001472166fb60_0 .var "instrOut", 31 0;
S_0000014721509c70 .scope module, "MEM_WB" "Mem_WbReg" 2 91, 11 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 1 "MemtoReg";
    .port_info 2 /INPUT 32 "ALUresult";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "readData";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /OUTPUT 1 "RegWriteOut";
    .port_info 7 /OUTPUT 1 "MemtoRegOut";
    .port_info 8 /OUTPUT 32 "readDataOut";
    .port_info 9 /OUTPUT 32 "ALUresultOut";
    .port_info 10 /OUTPUT 5 "writeRegOut";
v000001472166f840_0 .net "ALUresult", 31 0, v000001472166ccf0_0;  alias, 1 drivers
v000001472166ebc0_0 .var "ALUresultOut", 31 0;
v000001472166e260_0 .net "MemtoReg", 0 0, v000001472166de70_0;  alias, 1 drivers
v000001472166fe80_0 .var "MemtoRegOut", 0 0;
v000001472166f2a0_0 .net "RegWrite", 0 0, v000001472166c9d0_0;  alias, 1 drivers
v000001472166ea80_0 .var "RegWriteOut", 0 0;
v000001472166f020_0 .net "clk", 0 0, v00000147216781d0_0;  alias, 1 drivers
v000001472166f160_0 .net "readData", 31 0, v00000147216757b0_0;  alias, 1 drivers
v000001472166e3a0_0 .var "readDataOut", 31 0;
v000001472166e4e0_0 .net "writeReg", 4 0, v000001472166d510_0;  alias, 1 drivers
v000001472166f200_0 .var "writeRegOut", 4 0;
S_0000014721504180 .scope module, "PCAdder" "Adder" 2 53, 12 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
v000001472166f340_0 .net/s "in1", 31 0, v0000014721670590_0;  alias, 1 drivers
L_00000147216850d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001472166f480_0 .net/s "in2", 31 0, L_00000147216850d8;  1 drivers
v000001472166f520_0 .net "out", 31 0, L_0000014721684be0;  alias, 1 drivers
L_0000014721684be0 .arith/sum 32, v0000014721670590_0, L_00000147216850d8;
S_0000014721504310 .scope module, "PCRegister" "PC" 2 51, 13 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "nextPC";
    .port_info 1 /OUTPUT 32 "outPC";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "holdPC";
v0000014721670270_0 .net "Reset", 0 0, v0000014721684b40_0;  alias, 1 drivers
v00000147216701d0_0 .net "clk", 0 0, v00000147216781d0_0;  alias, 1 drivers
v0000014721670e50_0 .net "holdPC", 0 0, v00000147216769d0_0;  alias, 1 drivers
v0000014721670f90_0 .net "nextPC", 31 0, L_0000014721683d80;  alias, 1 drivers
v0000014721670590_0 .var "outPC", 31 0;
S_00000147214fc850 .scope module, "branchAdder" "Adder" 2 67, 12 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
v0000014721671d50_0 .net/s "in1", 31 0, L_0000014721682b60;  alias, 1 drivers
v0000014721671850_0 .net/s "in2", 31 0, v000001472166e940_0;  alias, 1 drivers
v0000014721671670_0 .net "out", 31 0, L_0000014721683380;  alias, 1 drivers
L_0000014721683380 .arith/sum 32, L_0000014721682b60, v000001472166e940_0;
S_00000147214fc9e0 .scope module, "comparator" "Comparator" 2 64, 14 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inData1";
    .port_info 1 /INPUT 32 "inData2";
    .port_info 2 /OUTPUT 1 "equalFlag";
v00000147216704f0_0 .net *"_ivl_0", 0 0, L_0000014721683920;  1 drivers
L_0000014721685438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000147216718f0_0 .net/2u *"_ivl_2", 0 0, L_0000014721685438;  1 drivers
L_0000014721685480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014721670950_0 .net/2u *"_ivl_4", 0 0, L_0000014721685480;  1 drivers
v0000014721670a90_0 .net "equalFlag", 0 0, L_00000147216848c0;  alias, 1 drivers
v0000014721671e90_0 .net "inData1", 31 0, L_00000147216843c0;  alias, 1 drivers
v0000014721670b30_0 .net "inData2", 31 0, L_0000014721683f60;  alias, 1 drivers
L_0000014721683920 .cmp/eq 32, L_00000147216843c0, L_0000014721683f60;
L_00000147216848c0 .functor MUXZ 1, L_0000014721685480, L_0000014721685438, L_0000014721683920, C4<>;
S_00000147214f7e80 .scope module, "comparatorMux1" "Mux3x1_32Bits" 2 62, 4 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
L_00000147216851f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014721670770_0 .net/2u *"_ivl_0", 1 0, L_00000147216851f8;  1 drivers
v00000147216710d0_0 .net *"_ivl_10", 0 0, L_0000014721684d20;  1 drivers
L_00000147216852d0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000014721670db0_0 .net *"_ivl_12", 31 0, L_00000147216852d0;  1 drivers
v0000014721671710_0 .net *"_ivl_14", 31 0, L_0000014721684fa0;  1 drivers
v0000014721671a30_0 .net *"_ivl_16", 31 0, L_0000014721684dc0;  1 drivers
v0000014721670c70_0 .net *"_ivl_2", 0 0, L_0000014721684280;  1 drivers
L_0000014721685240 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000014721670ef0_0 .net/2u *"_ivl_4", 1 0, L_0000014721685240;  1 drivers
v0000014721671f30_0 .net *"_ivl_6", 0 0, L_0000014721684c80;  1 drivers
L_0000014721685288 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000014721670630_0 .net/2u *"_ivl_8", 1 0, L_0000014721685288;  1 drivers
v00000147216706d0_0 .net "in1", 31 0, v00000147216798f0_0;  alias, 1 drivers
v0000014721671990_0 .net "in2", 31 0, v000001472166ccf0_0;  alias, 1 drivers
v00000147216703b0_0 .net "in3", 31 0, L_00000147216828e0;  alias, 1 drivers
v0000014721670810_0 .net "out", 31 0, L_00000147216843c0;  alias, 1 drivers
v0000014721671530_0 .net "sel", 1 0, v0000014721676930_0;  alias, 1 drivers
L_0000014721684280 .cmp/eq 2, v0000014721676930_0, L_00000147216851f8;
L_0000014721684c80 .cmp/eq 2, v0000014721676930_0, L_0000014721685240;
L_0000014721684d20 .cmp/eq 2, v0000014721676930_0, L_0000014721685288;
L_0000014721684fa0 .functor MUXZ 32, L_00000147216852d0, L_00000147216828e0, L_0000014721684d20, C4<>;
L_0000014721684dc0 .functor MUXZ 32, L_0000014721684fa0, v000001472166ccf0_0, L_0000014721684c80, C4<>;
L_00000147216843c0 .functor MUXZ 32, L_0000014721684dc0, v00000147216798f0_0, L_0000014721684280, C4<>;
S_00000147214f8010 .scope module, "comparatorMux2" "Mux3x1_32Bits" 2 63, 4 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
L_0000014721685318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014721670bd0_0 .net/2u *"_ivl_0", 1 0, L_0000014721685318;  1 drivers
v00000147216708b0_0 .net *"_ivl_10", 0 0, L_00000147216846e0;  1 drivers
L_00000147216853f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000147216709f0_0 .net *"_ivl_12", 31 0, L_00000147216853f0;  1 drivers
v0000014721670090_0 .net *"_ivl_14", 31 0, L_0000014721683ce0;  1 drivers
v00000147216715d0_0 .net *"_ivl_16", 31 0, L_0000014721684f00;  1 drivers
v00000147216717b0_0 .net *"_ivl_2", 0 0, L_0000014721684460;  1 drivers
L_0000014721685360 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000014721670130_0 .net/2u *"_ivl_4", 1 0, L_0000014721685360;  1 drivers
v0000014721671cb0_0 .net *"_ivl_6", 0 0, L_0000014721684e60;  1 drivers
L_00000147216853a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000014721671ad0_0 .net/2u *"_ivl_8", 1 0, L_00000147216853a8;  1 drivers
v0000014721670d10_0 .net "in1", 31 0, v000001472167ac50_0;  alias, 1 drivers
v0000014721671030_0 .net "in2", 31 0, v000001472166ccf0_0;  alias, 1 drivers
v0000014721671df0_0 .net "in3", 31 0, L_00000147216828e0;  alias, 1 drivers
v0000014721670310_0 .net "out", 31 0, L_0000014721683f60;  alias, 1 drivers
v0000014721671170_0 .net "sel", 1 0, v00000147216758f0_0;  alias, 1 drivers
L_0000014721684460 .cmp/eq 2, v00000147216758f0_0, L_0000014721685318;
L_0000014721684e60 .cmp/eq 2, v00000147216758f0_0, L_0000014721685360;
L_00000147216846e0 .cmp/eq 2, v00000147216758f0_0, L_00000147216853a8;
L_0000014721683ce0 .functor MUXZ 32, L_00000147216853f0, L_00000147216828e0, L_00000147216846e0, C4<>;
L_0000014721684f00 .functor MUXZ 32, L_0000014721683ce0, v000001472166ccf0_0, L_0000014721684e60, C4<>;
L_0000014721683f60 .functor MUXZ 32, L_0000014721684f00, v000001472167ac50_0, L_0000014721684460, C4<>;
S_0000014721673560 .scope module, "controlUnit" "ControlUnit" 2 60, 15 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "Memread";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 4 "ALUop";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "AluSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "reset";
P_00000147214f00b0 .param/l "R_type" 0 15 9, C4<000000>;
P_00000147214f00e8 .param/l "addi" 0 15 13, C4<001000>;
P_00000147214f0120 .param/l "andi" 0 15 14, C4<001100>;
P_00000147214f0158 .param/l "beq" 0 15 12, C4<000100>;
P_00000147214f0190 .param/l "lw" 0 15 10, C4<100011>;
P_00000147214f01c8 .param/l "ori" 0 15 15, C4<001101>;
P_00000147214f0200 .param/l "slti" 0 15 16, C4<001010>;
P_00000147214f0238 .param/l "sw" 0 15 11, C4<101011>;
v0000014721670450_0 .var "ALUop", 3 0;
v0000014721671210_0 .var "AluSrc", 0 0;
v0000014721671490_0 .var "MemWrite", 0 0;
v00000147216712b0_0 .var "Memread", 0 0;
v0000014721671350_0 .var "MemtoReg", 0 0;
v00000147216713f0_0 .var "RegDst", 0 0;
v0000014721671b70_0 .var "RegWrite", 0 0;
v0000014721671c10_0 .var "branch", 0 0;
v0000014721676b10_0 .net "opcode", 5 0, L_0000014721683c40;  1 drivers
v0000014721675df0_0 .net "reset", 0 0, v0000014721684b40_0;  alias, 1 drivers
E_0000014721603cf0 .event anyedge, v0000014721676b10_0;
S_0000014721673240 .scope module, "dataMemory" "DataMemory" 2 90, 16 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "Memread";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "readData";
v0000014721675670_0 .net "MemWrite", 0 0, v000001472166dbf0_0;  alias, 1 drivers
v0000014721675c10_0 .net "Memread", 0 0, v000001472166d3d0_0;  alias, 1 drivers
v0000014721675170_0 .net "address", 31 0, v000001472166ccf0_0;  alias, 1 drivers
v0000014721675f30_0 .net "clk", 0 0, v00000147216781d0_0;  alias, 1 drivers
v0000014721676d90 .array "memory", 31 0, 31 0;
v00000147216757b0_0 .var "readData", 31 0;
v0000014721675530_0 .net "writeData", 31 0, v000001472166d150_0;  alias, 1 drivers
E_0000014721603d70 .event anyedge, v000001472166d3d0_0, v0000014721600940_0;
E_00000147216043f0 .event negedge, v000001472166c070_0;
S_00000147216736f0 .scope module, "forwardingUnit" "ForwardingUnit" 2 85, 17 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MemRegwrite";
    .port_info 1 /INPUT 5 "EX_MemWriteReg";
    .port_info 2 /INPUT 1 "Mem_WbRegwrite";
    .port_info 3 /INPUT 5 "Mem_WbWriteReg";
    .port_info 4 /INPUT 5 "ID_Ex_Rs";
    .port_info 5 /INPUT 5 "ID_Ex_Rt";
    .port_info 6 /OUTPUT 2 "upperMux_sel";
    .port_info 7 /OUTPUT 2 "lowerMux_sel";
    .port_info 8 /OUTPUT 2 "comparatorMux1Selector";
    .port_info 9 /OUTPUT 2 "comparatorMux2Selector";
v0000014721675350_0 .net "EX_MemRegwrite", 0 0, v000001472166c9d0_0;  alias, 1 drivers
v0000014721675990_0 .net "EX_MemWriteReg", 4 0, v000001472166d510_0;  alias, 1 drivers
v0000014721675ad0_0 .net "ID_Ex_Rs", 4 0, v000001472166e760_0;  alias, 1 drivers
v0000014721675a30_0 .net "ID_Ex_Rt", 4 0, v000001472166fac0_0;  alias, 1 drivers
v0000014721675850_0 .net "Mem_WbRegwrite", 0 0, v000001472166ea80_0;  alias, 1 drivers
v0000014721675fd0_0 .net "Mem_WbWriteReg", 4 0, v000001472166f200_0;  alias, 1 drivers
v0000014721676930_0 .var "comparatorMux1Selector", 1 0;
v00000147216758f0_0 .var "comparatorMux2Selector", 1 0;
v0000014721676110_0 .var "lowerMux_sel", 1 0;
v0000014721675e90_0 .var "upperMux_sel", 1 0;
E_0000014721603d30/0 .event anyedge, v000001472166fac0_0, v000001472166e760_0, v000001472166f200_0, v000001472166ea80_0;
E_0000014721603d30/1 .event anyedge, v000001472166d510_0, v000001472166c9d0_0;
E_0000014721603d30 .event/or E_0000014721603d30/0, E_0000014721603d30/1;
S_0000014721673a10 .scope module, "hazardUnit" "HazardDetectionUnit" 2 68, 18 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_ExMemRead";
    .port_info 1 /INPUT 1 "EX_MemMemRead";
    .port_info 2 /INPUT 5 "ID_Ex_Rt";
    .port_info 3 /INPUT 32 "IF_ID_Instr";
    .port_info 4 /OUTPUT 1 "holdPC";
    .port_info 5 /OUTPUT 1 "holdIF_ID";
    .port_info 6 /OUTPUT 1 "muxSelector";
P_0000014721604170 .param/l "beqOPcode" 0 18 7, C4<000100>;
v0000014721675b70_0 .net "EX_MemMemRead", 0 0, v000001472166d3d0_0;  alias, 1 drivers
v00000147216767f0_0 .net "ID_ExMemRead", 0 0, v000001472166dd30_0;  alias, 1 drivers
v0000014721675210_0 .net "ID_Ex_Rt", 4 0, v000001472166fac0_0;  alias, 1 drivers
v00000147216753f0_0 .net "IF_ID_Instr", 31 0, v000001472166fb60_0;  alias, 1 drivers
v0000014721676070_0 .var "holdIF_ID", 0 0;
v00000147216769d0_0 .var "holdPC", 0 0;
v0000014721676250_0 .var "muxSelector", 0 0;
E_0000014721604cf0 .event anyedge, v000001472166fb60_0, v000001472166fac0_0, v000001472166c610_0;
S_00000147216733d0 .scope module, "instructionMemory" "InstructionMemory" 2 52, 19 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /OUTPUT 32 "readdata";
v0000014721676890 .array "Imemory", 1023 0, 31 0;
v0000014721675490_0 .net "clk", 0 0, v00000147216781d0_0;  alias, 1 drivers
v00000147216766b0_0 .net "pc", 31 0, v0000014721670590_0;  alias, 1 drivers
v0000014721676bb0_0 .var "readdata", 31 0;
E_00000147216050b0 .event anyedge, v000001472166f340_0;
S_0000014721673ec0 .scope module, "nextPCMux" "Mux2x1_32Bits" 2 54, 5 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 1 "sel";
L_0000014721685120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001472157fc40 .functor XNOR 1, L_000001472157f150, L_0000014721685120, C4<0>, C4<0>;
L_0000014721685168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001472157f7e0 .functor XNOR 1, L_000001472157f150, L_0000014721685168, C4<0>, C4<0>;
v0000014721676570_0 .net/2u *"_ivl_0", 0 0, L_0000014721685120;  1 drivers
v00000147216752b0_0 .net *"_ivl_10", 31 0, L_0000014721684960;  1 drivers
v00000147216755d0_0 .net *"_ivl_2", 0 0, L_000001472157fc40;  1 drivers
v0000014721675710_0 .net/2u *"_ivl_4", 0 0, L_0000014721685168;  1 drivers
v0000014721675cb0_0 .net *"_ivl_6", 0 0, L_000001472157f7e0;  1 drivers
L_00000147216851b0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000147216764d0_0 .net *"_ivl_8", 31 0, L_00000147216851b0;  1 drivers
v0000014721675d50_0 .net "in1", 31 0, L_0000014721684be0;  alias, 1 drivers
v0000014721676a70_0 .net "in2", 31 0, L_0000014721683380;  alias, 1 drivers
v00000147216761b0_0 .net "out", 31 0, L_0000014721683d80;  alias, 1 drivers
v00000147216762f0_0 .net "sel", 0 0, L_000001472157f150;  alias, 1 drivers
L_0000014721684960 .functor MUXZ 32, L_00000147216851b0, L_0000014721683380, L_000001472157f7e0, C4<>;
L_0000014721683d80 .functor MUXZ 32, L_0000014721684960, L_0000014721684be0, L_000001472157fc40, C4<>;
S_0000014721673880 .scope module, "regDstMux" "Mux2x1_5Bits" 2 82, 20 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "out";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 5 "in2";
    .port_info 3 /INPUT 1 "sel";
L_00000147216863b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001472157f700 .functor XNOR 1, v000001472166ee40_0, L_00000147216863b0, C4<0>, C4<0>;
L_00000147216863f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001472157f2a0 .functor XNOR 1, v000001472166ee40_0, L_00000147216863f8, C4<0>, C4<0>;
v0000014721676c50_0 .net/2u *"_ivl_0", 0 0, L_00000147216863b0;  1 drivers
v0000014721676cf0_0 .net *"_ivl_10", 4 0, L_0000014721682660;  1 drivers
v0000014721676390_0 .net *"_ivl_2", 0 0, L_000001472157f700;  1 drivers
v0000014721676430_0 .net/2u *"_ivl_4", 0 0, L_00000147216863f8;  1 drivers
v00000147216750d0_0 .net *"_ivl_6", 0 0, L_000001472157f2a0;  1 drivers
L_0000014721686440 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0000014721676610_0 .net *"_ivl_8", 4 0, L_0000014721686440;  1 drivers
v0000014721676750_0 .net "in1", 4 0, v000001472166fac0_0;  alias, 1 drivers
v0000014721676e30_0 .net "in2", 4 0, v000001472166f7a0_0;  alias, 1 drivers
v0000014721676ed0_0 .net "out", 4 0, L_0000014721681620;  alias, 1 drivers
v0000014721676f70_0 .net "sel", 0 0, v000001472166ee40_0;  alias, 1 drivers
L_0000014721682660 .functor MUXZ 5, L_0000014721686440, v000001472166f7a0_0, L_000001472157f2a0, C4<>;
L_0000014721681620 .functor MUXZ 5, L_0000014721682660, v000001472166fac0_0, L_000001472157f700, C4<>;
S_0000014721673ba0 .scope module, "regiterFile" "RegisterFile" 2 61, 21 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadReg1";
    .port_info 1 /INPUT 5 "ReadReg2";
    .port_info 2 /INPUT 5 "WriteReg";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
    .port_info 8 /INPUT 1 "reset";
v0000014721679df0_0 .net "Clk", 0 0, v00000147216781d0_0;  alias, 1 drivers
v00000147216798f0_0 .var "ReadData1", 31 0;
v000001472167ac50_0 .var "ReadData2", 31 0;
v000001472167a250_0 .net "ReadReg1", 4 0, L_0000014721683ec0;  1 drivers
v000001472167a7f0_0 .net "ReadReg2", 4 0, L_0000014721683b00;  1 drivers
v0000014721679e90_0 .net "RegWrite", 0 0, v000001472166ea80_0;  alias, 1 drivers
v000001472167ab10_0 .net "WriteData", 31 0, L_00000147216828e0;  alias, 1 drivers
v0000014721679ad0_0 .net "WriteReg", 4 0, v000001472166f200_0;  alias, 1 drivers
v0000014721679f30 .array "memory", 31 0, 31 0;
v0000014721679b70_0 .net "reset", 0 0, v0000014721684b40_0;  alias, 1 drivers
E_0000014721604df0 .event anyedge, v000001472167a7f0_0, v000001472167a250_0;
S_0000014721673d30 .scope module, "shiftLeft2" "ShiftLeft2" 2 66, 22 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in";
v0000014721679990_0 .net *"_ivl_2", 29 0, L_0000014721681ee0;  1 drivers
L_00000147216856c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014721679fd0_0 .net *"_ivl_4", 1 0, L_00000147216856c0;  1 drivers
v0000014721679a30_0 .net "in", 31 0, L_00000147216813a0;  alias, 1 drivers
v000001472167aed0_0 .net "out", 31 0, L_0000014721682b60;  alias, 1 drivers
L_0000014721681ee0 .part L_00000147216813a0, 0, 30;
L_0000014721682b60 .concat [ 2 30 0 0], L_00000147216856c0, L_0000014721681ee0;
S_00000147216730b0 .scope module, "signExtend" "SignExtend" 2 65, 23 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001472167a930_0 .net *"_ivl_1", 0 0, L_00000147216839c0;  1 drivers
L_0000014721685558 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0000014721679c10_0 .net/2u *"_ivl_10", 15 0, L_0000014721685558;  1 drivers
v0000014721679cb0_0 .net *"_ivl_12", 31 0, L_0000014721684a00;  1 drivers
v000001472167a430_0 .net *"_ivl_15", 0 0, L_0000014721684500;  1 drivers
v0000014721679d50_0 .net *"_ivl_16", 31 0, L_0000014721683ba0;  1 drivers
L_00000147216855a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001472167ad90_0 .net *"_ivl_19", 30 0, L_00000147216855a0;  1 drivers
v000001472167a070_0 .net *"_ivl_2", 31 0, L_00000147216845a0;  1 drivers
L_00000147216855e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001472167a110_0 .net/2u *"_ivl_20", 31 0, L_00000147216855e8;  1 drivers
v000001472167a1b0_0 .net *"_ivl_22", 0 0, L_00000147216831a0;  1 drivers
L_0000014721685630 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001472167a2f0_0 .net/2u *"_ivl_24", 15 0, L_0000014721685630;  1 drivers
v000001472167a6b0_0 .net *"_ivl_26", 31 0, L_0000014721682de0;  1 drivers
L_0000014721685678 .functor BUFT 1, C4<0000000000000000xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001472167a390_0 .net *"_ivl_28", 31 0, L_0000014721685678;  1 drivers
v000001472167a4d0_0 .net *"_ivl_30", 31 0, L_0000014721682700;  1 drivers
L_00000147216854c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001472167a570_0 .net *"_ivl_5", 30 0, L_00000147216854c8;  1 drivers
L_0000014721685510 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001472167acf0_0 .net/2u *"_ivl_6", 31 0, L_0000014721685510;  1 drivers
v000001472167ae30_0 .net *"_ivl_8", 0 0, L_0000014721683a60;  1 drivers
v000001472167a9d0_0 .net "in", 15 0, L_0000014721681580;  1 drivers
v000001472167af70_0 .net "out", 31 0, L_00000147216813a0;  alias, 1 drivers
L_00000147216839c0 .part L_0000014721681580, 15, 1;
L_00000147216845a0 .concat [ 1 31 0 0], L_00000147216839c0, L_00000147216854c8;
L_0000014721683a60 .cmp/eq 32, L_00000147216845a0, L_0000014721685510;
L_0000014721684a00 .concat [ 16 16 0 0], L_0000014721681580, L_0000014721685558;
L_0000014721684500 .part L_0000014721681580, 15, 1;
L_0000014721683ba0 .concat [ 1 31 0 0], L_0000014721684500, L_00000147216855a0;
L_00000147216831a0 .cmp/eq 32, L_0000014721683ba0, L_00000147216855e8;
L_0000014721682de0 .concat [ 16 16 0 0], L_0000014721681580, L_0000014721685630;
L_0000014721682700 .functor MUXZ 32, L_0000014721685678, L_0000014721682de0, L_00000147216831a0, C4<>;
L_00000147216813a0 .functor MUXZ 32, L_0000014721682700, L_0000014721684a00, L_0000014721683a60, C4<>;
S_000001472167bf00 .scope module, "writeBackMux" "Mux2x1_32Bits" 2 96, 5 1 0, S_00000147215203e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 1 "sel";
L_0000014721686488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001472157f540 .functor XNOR 1, v000001472166fe80_0, L_0000014721686488, C4<0>, C4<0>;
L_00000147216864d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001472157f310 .functor XNOR 1, v000001472166fe80_0, L_00000147216864d0, C4<0>, C4<0>;
v000001472167a610_0 .net/2u *"_ivl_0", 0 0, L_0000014721686488;  1 drivers
v000001472167a750_0 .net *"_ivl_10", 31 0, L_00000147216816c0;  1 drivers
v000001472167a890_0 .net *"_ivl_2", 0 0, L_000001472157f540;  1 drivers
v000001472167aa70_0 .net/2u *"_ivl_4", 0 0, L_00000147216864d0;  1 drivers
v0000014721678b30_0 .net *"_ivl_6", 0 0, L_000001472157f310;  1 drivers
L_0000014721686518 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000014721678310_0 .net *"_ivl_8", 31 0, L_0000014721686518;  1 drivers
v0000014721677870_0 .net "in1", 31 0, v000001472166ebc0_0;  alias, 1 drivers
v0000014721677b90_0 .net "in2", 31 0, v000001472166e3a0_0;  alias, 1 drivers
v00000147216783b0_0 .net "out", 31 0, L_00000147216828e0;  alias, 1 drivers
v00000147216793f0_0 .net "sel", 0 0, v000001472166fe80_0;  alias, 1 drivers
L_00000147216816c0 .functor MUXZ 32, L_0000014721686518, v000001472166e3a0_0, L_000001472157f310, C4<>;
L_00000147216828e0 .functor MUXZ 32, L_00000147216816c0, v000001472166ebc0_0, L_000001472157f540, C4<>;
    .scope S_0000014721504310;
T_0 ;
    %wait E_00000147216033f0;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v0000014721670590_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000014721504310;
T_1 ;
    %wait E_0000014721603630;
    %load/vec4 v0000014721670e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000014721670f90_0;
    %assign/vec4 v0000014721670590_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000147216733d0;
T_2 ;
    %vpi_call 19 10 "$readmemh", "code.txt", v0000014721676890 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000147216733d0;
T_3 ;
    %wait E_00000147216050b0;
    %load/vec4 v00000147216766b0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000014721676890, 4;
    %assign/vec4 v0000014721676bb0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014721509ae0;
T_4 ;
    %wait E_0000014721603630;
    %load/vec4 v000001472166f700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001472166e8a0_0;
    %assign/vec4 v000001472166e940_0, 0;
    %load/vec4 v000001472166fde0_0;
    %assign/vec4 v000001472166fb60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001472166eee0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001472166e8a0_0;
    %assign/vec4 v000001472166e940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001472166fb60_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014721673560;
T_5 ;
    %wait E_00000147216033f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216713f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216712b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014721670450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671b70_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000014721673560;
T_6 ;
    %wait E_0000014721603cf0;
    %load/vec4 v0000014721676b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147216713f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216712b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671b70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014721670450_0, 0;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216713f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147216712b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014721670450_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216712b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014721670450_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216712b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671b70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014721670450_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216713f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216712b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014721670450_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216713f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216712b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671b70_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014721670450_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216713f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216712b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671b70_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014721670450_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216713f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216712b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721671490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721671b70_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000014721670450_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014721673ba0;
T_7 ;
    %wait E_00000147216033f0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014721673ba0;
T_8 ;
    %wait E_0000014721604df0;
    %load/vec4 v000001472167a250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000014721679f30, 4;
    %assign/vec4 v00000147216798f0_0, 0;
    %load/vec4 v000001472167a7f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000014721679f30, 4;
    %assign/vec4 v000001472167ac50_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000014721673ba0;
T_9 ;
    %wait E_00000147216043f0;
    %load/vec4 v0000014721679e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001472167ab10_0;
    %load/vec4 v0000014721679ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721679f30, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000014721673a10;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216769d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721676070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721676250_0, 0;
    %end;
    .thread T_10;
    .scope S_0000014721673a10;
T_11 ;
    %wait E_0000014721604cf0;
    %load/vec4 v00000147216767f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v00000147216769d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0000014721676070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000014721675210_0;
    %load/vec4 v00000147216753f0_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %jmp/1 T_11.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000014721675210_0;
    %pad/u 6;
    %load/vec4 v00000147216753f0_0;
    %parti/s 6, 15, 5;
    %cmp/e;
    %flag_or 4, 8;
T_11.6;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147216769d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721676070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721676250_0, 0;
T_11.4 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000147216753f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_11.10, 4;
    %load/vec4 v00000147216769d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0000014721676070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000147216769d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721676070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721676250_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216769d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721676070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721676250_0, 0;
T_11.8 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000014721514780;
T_12 ;
    %wait E_0000014721603630;
    %load/vec4 v000001472166f980_0;
    %assign/vec4 v000001472166fa20_0, 0;
    %load/vec4 v000001472166e620_0;
    %assign/vec4 v000001472166ec60_0, 0;
    %load/vec4 v000001472166ef80_0;
    %assign/vec4 v000001472166e9e0_0, 0;
    %load/vec4 v000001472166e1c0_0;
    %assign/vec4 v000001472166ff20_0, 0;
    %load/vec4 v000001472166ed00_0;
    %parti/s 5, 10, 5;
    %assign/vec4 v000001472166e760_0, 0;
    %load/vec4 v000001472166ed00_0;
    %parti/s 5, 5, 4;
    %assign/vec4 v000001472166fac0_0, 0;
    %load/vec4 v000001472166ed00_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v000001472166f7a0_0, 0;
    %load/vec4 v000001472166e6c0_0;
    %assign/vec4 v000001472166eda0_0, 0;
    %load/vec4 v000001472166e580_0;
    %assign/vec4 v000001472166f8e0_0, 0;
    %load/vec4 v000001472166df10_0;
    %assign/vec4 v000001472166c110_0, 0;
    %load/vec4 v000001472166dc90_0;
    %assign/vec4 v000001472166dd30_0, 0;
    %load/vec4 v000001472166c930_0;
    %assign/vec4 v000001472166d6f0_0, 0;
    %load/vec4 v000001472166d5b0_0;
    %assign/vec4 v000001472166c890_0, 0;
    %load/vec4 v000001472166e080_0;
    %assign/vec4 v000001472166ee40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014721520570;
T_13 ;
    %wait E_00000147216033f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721600f80_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000014721520570;
T_14 ;
    %wait E_0000014721604070;
    %load/vec4 v0000014721601ac0_0;
    %load/vec4 v00000147216001c0_0;
    %cmp/e;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721600f80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721600f80_0, 0;
T_14.1 ;
    %load/vec4 v0000014721601c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.2 ;
    %load/vec4 v0000014721601ac0_0;
    %load/vec4 v00000147216001c0_0;
    %add;
    %assign/vec4 v0000014721600760_0, 0;
    %load/vec4 v0000014721601ac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000147216001c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_14.15, 4;
    %load/vec4 v0000014721600760_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000014721601ac0_0;
    %parti/s 1, 31, 6;
    %inv;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721601ca0_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721601ca0_0, 0;
T_14.14 ;
    %jmp T_14.12;
T_14.3 ;
    %load/vec4 v0000014721601ac0_0;
    %load/vec4 v0000014721601660_0;
    %add;
    %assign/vec4 v0000014721600760_0, 0;
    %load/vec4 v0000014721601ac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000014721601660_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_14.18, 4;
    %load/vec4 v0000014721600760_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000014721601ac0_0;
    %parti/s 1, 31, 6;
    %inv;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721601ca0_0, 0;
    %jmp T_14.17;
T_14.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721601ca0_0, 0;
T_14.17 ;
    %jmp T_14.12;
T_14.4 ;
    %load/vec4 v0000014721601ac0_0;
    %load/vec4 v00000147216001c0_0;
    %and;
    %assign/vec4 v0000014721600760_0, 0;
    %jmp T_14.12;
T_14.5 ;
    %load/vec4 v0000014721601ac0_0;
    %load/vec4 v00000147216001c0_0;
    %or;
    %assign/vec4 v0000014721600760_0, 0;
    %jmp T_14.12;
T_14.6 ;
    %load/vec4 v0000014721601ac0_0;
    %ix/getv 4, v0000014721600da0_0;
    %shiftl 4;
    %assign/vec4 v0000014721600760_0, 0;
    %jmp T_14.12;
T_14.7 ;
    %load/vec4 v0000014721601ac0_0;
    %ix/getv 4, v0000014721600da0_0;
    %shiftr 4;
    %assign/vec4 v0000014721600760_0, 0;
    %jmp T_14.12;
T_14.8 ;
    %load/vec4 v0000014721601ac0_0;
    %ix/getv 4, v0000014721600da0_0;
    %shiftr/s 4;
    %assign/vec4 v0000014721600760_0, 0;
    %jmp T_14.12;
T_14.9 ;
    %load/vec4 v00000147216001c0_0;
    %load/vec4 v0000014721601ac0_0;
    %cmp/s;
    %jmp/0xz  T_14.19, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014721600760_0, 0;
    %jmp T_14.20;
T_14.19 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014721600760_0, 0;
T_14.20 ;
    %jmp T_14.12;
T_14.10 ;
    %load/vec4 v0000014721601ac0_0;
    %load/vec4 v00000147216001c0_0;
    %cmp/s;
    %jmp/0xz  T_14.21, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014721600760_0, 0;
    %jmp T_14.22;
T_14.21 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014721600760_0, 0;
T_14.22 ;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0000014721601ac0_0;
    %load/vec4 v00000147216001c0_0;
    %or;
    %inv;
    %assign/vec4 v0000014721600760_0, 0;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000147215145f0;
T_15 ;
    %wait E_0000014721603630;
    %load/vec4 v000001472166c6b0_0;
    %assign/vec4 v000001472166c9d0_0, 0;
    %load/vec4 v000001472166cd90_0;
    %assign/vec4 v000001472166de70_0, 0;
    %load/vec4 v000001472166d970_0;
    %assign/vec4 v000001472166dbf0_0, 0;
    %load/vec4 v000001472166c610_0;
    %assign/vec4 v000001472166d3d0_0, 0;
    %load/vec4 v000001472166cbb0_0;
    %assign/vec4 v000001472166ccf0_0, 0;
    %load/vec4 v000001472166d330_0;
    %assign/vec4 v000001472166d150_0, 0;
    %load/vec4 v000001472166c7f0_0;
    %assign/vec4 v000001472166d510_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_00000147216736f0;
T_16 ;
    %wait E_0000014721603d30;
    %load/vec4 v0000014721675350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0000014721675990_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000014721675990_0;
    %load/vec4 v0000014721675ad0_0;
    %cmp/e;
    %jmp/0xz  T_16.3, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014721675e90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014721676930_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014721675e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014721676930_0, 0;
T_16.4 ;
    %load/vec4 v0000014721675990_0;
    %load/vec4 v0000014721675a30_0;
    %cmp/e;
    %jmp/0xz  T_16.5, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014721676110_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000147216758f0_0, 0;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014721676110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000147216758f0_0, 0;
T_16.6 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000014721675850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.9, 9;
    %load/vec4 v0000014721675fd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0000014721675fd0_0;
    %load/vec4 v0000014721675ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_16.12, 4;
    %load/vec4 v0000014721675990_0;
    %load/vec4 v0000014721675ad0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014721675e90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014721676930_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014721675e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014721676930_0, 0;
T_16.11 ;
    %load/vec4 v0000014721675fd0_0;
    %load/vec4 v0000014721675a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_16.15, 4;
    %load/vec4 v0000014721675990_0;
    %load/vec4 v0000014721675a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014721676110_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000147216758f0_0, 0;
    %jmp T_16.14;
T_16.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014721676110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000147216758f0_0, 0;
T_16.14 ;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014721675e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014721676110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014721676930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000147216758f0_0, 0;
T_16.8 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000014721673240;
T_17 ;
    %wait E_00000147216043f0;
    %load/vec4 v0000014721675670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0000014721675530_0;
    %ix/getv 3, v0000014721675170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014721676d90, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000014721673240;
T_18 ;
    %wait E_0000014721603d70;
    %load/vec4 v0000014721675c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %ix/getv 4, v0000014721675170_0;
    %load/vec4a v0000014721676d90, 4;
    %store/vec4 v00000147216757b0_0, 0, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000014721509c70;
T_19 ;
    %wait E_0000014721603630;
    %load/vec4 v000001472166f2a0_0;
    %assign/vec4 v000001472166ea80_0, 0;
    %load/vec4 v000001472166e260_0;
    %assign/vec4 v000001472166fe80_0, 0;
    %load/vec4 v000001472166f160_0;
    %assign/vec4 v000001472166e3a0_0, 0;
    %load/vec4 v000001472166f840_0;
    %assign/vec4 v000001472166ebc0_0, 0;
    %load/vec4 v000001472166e4e0_0;
    %assign/vec4 v000001472166f200_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_00000147215203e0;
T_20 ;
    %wait E_0000014721603ab0;
    %delay 100, 0;
    %load/vec4 v00000147216781d0_0;
    %inv;
    %assign/vec4 v00000147216781d0_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000147215203e0;
T_21 ;
    %vpi_call 2 106 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 107 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000147215203e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000147216781d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014721684b40_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014721684b40_0, 0;
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "MipsPipelineTestBench.v";
    "./ALU32Bit.v";
    "./Mux3x1_32Bits.v";
    "./Mux2x1_32Bits.v";
    "./ALUControl.v";
    "./EX_MemReg.v";
    "./ID_EX_reg.v";
    "./Mux2x1_10Bits.v";
    "./IF_IDReg.v";
    "./Mem_WbReg.v";
    "./Adder.v";
    "./PC.v";
    "./Comparator.v";
    "./ControlUnit.v";
    "./DataMemory.v";
    "./ForwardingUnit.v";
    "./HazardDetectionUnit.v";
    "./InstructionMemory.v";
    "./Mux2x1_5Bits.v";
    "./RegisterFile.v";
    "./ShiftLeft2.v";
    "./SignExtend.v";
