;redcode
;assert 1
	SPL 0, <332
	CMP -232, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV -7, <-20
	SUB 300, 90
	SUB 300, 90
	MOV -31, <-20
	SUB 0, @0
	SUB 0, @0
	SUB @-122, 100
	SUB 306, 93
	SUB 306, 93
	MOV 0, 332
	SUB @0, @2
	SUB 610, 0
	SUB @127, 106
	SUB -232, <-120
	SUB @127, 106
	CMP @127, 106
	ADD 270, 60
	MOV 0, 332
	CMP @122, 106
	SUB @-122, 100
	CMP 306, 93
	SUB @127, 106
	ADD #6, -40
	MOV -7, <-20
	SUB 300, 90
	SUB 300, 90
	JMP @72, #200
	SUB 0, @0
	MOV -7, <-20
	SUB 61, 0
	SUB 100, -100
	SUB 0, @0
	SUB #2, @0
	SLT <-30, 9
	CMP -232, <-120
	SPL 0, <332
	JMN @306, 93
	JMN @306, 93
	SUB 0, @0
	CMP -232, <-120
	CMP -232, <-120
	JMN 610, 0
	JMN 2, #0
	CMP -232, <-120
	CMP -232, <-120
