-- generated by newgenasym Wed Apr 19 14:37:00 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity AD8132AR is
    port (    
	\+in\:     INOUT  STD_LOGIC;    
	\+out\:    INOUT  STD_LOGIC;    
	\-in\:     INOUT  STD_LOGIC;    
	\-out\:    INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC;    
	VOCM:      INOUT  STD_LOGIC);
end AD8132AR;
