[{"id": "1", "content": "Define a module named TopModule with the specified input and output ports. The input port 'in' should be 16 bits wide, and the output ports 'out_hi' and 'out_lo' should each be 8 bits wide.\n\nRetrieved Related Information:\n- in: 16-bit input half-word (Type:Signal)\n- out_hi: Upper 8 bits of the input (Type:Signal)\n- out_lo: Lower 8 bits of the input (Type:Signal)\n\n", "source": "input  in     (16 bits)\noutput out_hi ( 8 bits)\noutput out_lo ( 8 bits)", "parent_tasks": []}, {"id": "2", "content": "Implement the logic to extract the upper 8 bits [15:8] from the input 'in' and assign it to the output 'out_hi'.\n\nRetrieved Related Information:\n- in: 16-bit input half-word (Type:Signal)\n- out_hi: Upper 8 bits of the input (Type:Signal)\n\n", "source": "The module should implement a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement the logic to extract the lower 8 bits [7:0] from the input 'in' and assign it to the output 'out_lo'.\n\nRetrieved Related Information:\n- in: 16-bit input half-word (Type:Signal)\n- out_lo: Lower 8 bits of the input (Type:Signal)\n\n", "source": "The module should implement a combinational circuit that splits an input half-word (16 bits, [15:0] ) into lower [7:0] and upper [15:8] bytes.", "parent_tasks": ["2"]}]