{"vcs1":{"timestamp_begin":1726729207.352289239, "rt":1.48, "ut":0.49, "st":0.33}}
{"vcselab":{"timestamp_begin":1726729208.928054145, "rt":1.87, "ut":0.25, "st":0.06}}
{"link":{"timestamp_begin":1726729210.886525528, "rt":0.45, "ut":0.30, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726729206.560001083}
{"VCS_COMP_START_TIME": 1726729206.560001083}
{"VCS_COMP_END_TIME": 1726729212.793443141}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 350080}}
{"stitch_vcselab": {"peak_mem": 225712}}
