

================================================================
== Vivado HLS Report for 'operator_int_mul3'
================================================================
* Date:           Wed Aug 29 09:58:47 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        int_mul
* Solution:       mul3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.785|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_mul3_chunk_fu_80   |lut_mul3_chunk  |    2|    2|    2|    2|   none  |
        |grp_lut_mul3_chunk_fu_101  |lut_mul3_chunk  |    2|    2|    2|    2|   none  |
        |grp_lut_mul3_chunk_fu_122  |lut_mul3_chunk  |    2|    2|    2|    2|   none  |
        |grp_lut_mul3_chunk_fu_143  |lut_mul3_chunk  |    2|    2|    2|    2|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     158|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     104|     128|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      63|
|Register         |        -|      -|     137|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     241|     349|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----+----+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------+---------+-------+----+----+
    |grp_lut_mul3_chunk_fu_80   |lut_mul3_chunk  |        0|      0|  26|  32|
    |grp_lut_mul3_chunk_fu_101  |lut_mul3_chunk  |        0|      0|  26|  32|
    |grp_lut_mul3_chunk_fu_122  |lut_mul3_chunk  |        0|      0|  26|  32|
    |grp_lut_mul3_chunk_fu_143  |lut_mul3_chunk  |        0|      0|  26|  32|
    +---------------------------+----------------+---------+-------+----+----+
    |Total                      |                |        0|      0| 104| 128|
    +---------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_return                        |     +    |      0|  0|  39|          32|          32|
    |tmp1_fu_256_p2                   |     +    |      0|  0|  34|          27|          27|
    |tmp2_fu_299_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_285_p2                    |     +    |      0|  0|  34|          27|          27|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   6|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   6|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 158|         120|         120|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  33|          6|    1|          6|
    |grp_lut_mul3_chunk_fu_101_d_V  |  15|          3|    6|         18|
    |grp_lut_mul3_chunk_fu_80_d_V   |  15|          3|    6|         18|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  63|         12|   13|         42|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |chunk_24_29_V_reg_348                   |   8|   0|    8|          0|
    |grp_lut_mul3_chunk_fu_101_ap_start_reg  |   1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_143_ap_start_reg  |   1|   0|    1|          0|
    |grp_lut_mul3_chunk_fu_80_ap_start_reg   |   1|   0|    1|          0|
    |p_Result_1_i_reg_323                    |   6|   0|    6|          0|
    |p_Result_2_i_reg_328                    |   6|   0|    6|          0|
    |p_Result_3_i_reg_333                    |   6|   0|    6|          0|
    |p_Result_4_i_reg_338                    |   2|   0|    2|          0|
    |p_Result_i_reg_318                      |   6|   0|    6|          0|
    |reg_164                                 |   8|   0|    8|          0|
    |reg_168                                 |   8|   0|    8|          0|
    |this_assign_5_i_reg_343                 |   2|   0|    6|          4|
    |tmp1_reg_353                            |  15|   0|   27|         12|
    |tmp2_reg_368                            |  32|   0|   32|          0|
    |tmp_1_reg_313                           |   6|   0|    6|          0|
    |tmp_2_reg_358                           |   2|   0|    2|          0|
    |tmp_reg_363                             |  21|   0|   27|          6|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 137|   0|  159|         22|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_int_mul3 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_int_mul3 | return value |
|in_r       |  in |   32|   ap_none  |        in_r       |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

