vendor_name = ModelSim
source_file = 1, C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/RAM_2_PORT/RAM_2_PORT.qip
source_file = 1, C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/RAM_2_PORT/RAM_2_PORT.v
source_file = 1, C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/main.bdf
source_file = 1, C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/RAM_2_PORT_TEST/RAM_2_PORT_TEST.qip
source_file = 1, C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/RAM_2_PORT_TEST/RAM_2_PORT_TEST.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/db/altsyncram_eg14.tdf
source_file = 1, ./src/RAM_2_PORT_TEST/init
source_file = 1, src/ram_2_port_test/init
design_name = main
instance = comp, \LEDR[7]~output\, LEDR[7]~output, main, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, main, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, main, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, main, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, main, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, main, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, main, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, main, 1
instance = comp, \KEY_N[0]~input\, KEY_N[0]~input, main, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, main, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, main, 1
instance = comp, \SW34~input\, SW34~input, main, 1
instance = comp, \SW35~input\, SW35~input, main, 1
instance = comp, \SW36~input\, SW36~input, main, 1
instance = comp, \SW37~input\, SW37~input, main, 1
instance = comp, \SW0~input\, SW0~input, main, 1
instance = comp, \SW1~input\, SW1~input, main, 1
instance = comp, \SW2~input\, SW2~input, main, 1
instance = comp, \SW3~input\, SW3~input, main, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0\, inst|altsyncram_component|auto_generated|ram_block1a0, main, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, main, 1
