# Tue Aug  6 15:18:35 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 173MB)

@N: MO111 :"c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":168:8:168:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":161:8:161:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":154:8:154:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":147:8:147:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v":60:18:60:27|Tristate driver DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v":59:18:59:27|Tristate driver DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v":58:18:58:27|Tristate driver ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v":57:18:57:27|Tristate driver ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver DRV_TDO_t (in view: work.MIV_RV32IMA_L1_AHB_C0(rtl)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0(rtl)) has its enable tied to GND.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance _T_650[20:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance _T_167_hburst[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\risc-v\mi-v\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd":423:0:423:3|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.CAPB3i0il_5[2:1] (in view: work.top(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\risc-v\mi-v\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd":423:0:423:3|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.CAPB3i0il_5[2:1] (in view: work.top(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\risc-v\mi-v\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd":423:0:423:3|Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.CAPB3i0il_5[2:1] (in view: work.top(rtl)) with 16 words by 2 bits.
@N: BN362 :"c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd":343:6:343:7|Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing sequential instance _T_282[25:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing sequential instance _T_278[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 

Only the first 100 messages of id 'FX1172' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_fpga_mapper.srr -id FX1172' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1172} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 180MB)

@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[24] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[25] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[26] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[27] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Register bit CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ahbcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd":264:6:264:7|Found counter in view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated) instance count[4:0] 
@N: BN362 :"c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd":135:6:135:7|Removing sequential instance HADDR_d[15] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd":135:6:135:7|Removing sequential instance HADDR_d[16] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd":135:6:135:7|Removing sequential instance HADDR_d[17] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd":135:6:135:7|Removing sequential instance HADDR_d[18] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd":135:6:135:7|Removing sequential instance HADDR_d[19] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd":251:6:251:7|Register bit burst_count_reg[1] (in view view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sramcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf_work_top_rtl_0layer0(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[4] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[5] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[6] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[7] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[8] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[9] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[10] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[11] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[12] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[13] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[14] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[15] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[16] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[17] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[18] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[19] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[20] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[21] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[22] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[23] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[24] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[25] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[26] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[27] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[28] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[29] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[30] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":121:6:121:7|Removing sequential instance U_ApbAddrData.hwdataReg[31] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[31] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[30] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[29] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[28] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[27] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[26] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[25] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[24] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[23] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[22] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[21] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[20] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[19] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[18] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[17] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[16] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[15] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[14] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[13] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[12] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[11] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[10] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[9] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[8] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[7] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[6] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[5] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":146:6:146:7|Register bit U_ApbAddrData.HRDATA[4] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ahbToApbSMState[0:4] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM_work_top_rtl_0layer0(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Removing sequential instance COREAHBTOAPB3_C1_0.COREAHBTOAPB3_C1_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_C1_0.COREAHBTOAPB3_C1_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[0:2] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler_work_top_rtl_0layer0(trans))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 4 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v":90:2:90:7|RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_tag[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_cmd[4] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit pstore1_cmd[4] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1662:25:1662:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1836:18:1836:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1671:19:1671:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":1727:19:1727:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@W: FX107 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache.v":238:18:238:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog))
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|RAM _T_1151_1[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|RAM _T_1151[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[30] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[29] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[28] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[27] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[26] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[25] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@N: MF179 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 200MB peak: 201MB)

@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 238MB peak: 266MB)

@N: FF150 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v":289:35:289:52|Multiplier MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 256MB peak: 267MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 256MB peak: 267MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 257MB peak: 314MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 261MB peak: 314MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 286MB peak: 314MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 282MB peak: 314MB)


Finished preparing to map (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:55s; Memory used current: 279MB peak: 314MB)


Finished technology mapping (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:02s; Memory used current: 285MB peak: 345MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:04s		    -1.94ns		11486 /      5016
   2		0h:01m:05s		    -1.64ns		10507 /      5016
   3		0h:01m:05s		    -1.64ns		10505 /      5016
@N: FX271 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v":509:2:509:7|Replicating instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2 (in view: work.top(rtl)) with 41 loads 2 times to improve timing.
@N: FX271 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system.v":1807:95:1807:97|Replicating instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.un1__GEN_2_i_0_a2 (in view: work.top(rtl)) with 45 loads 3 times to improve timing.
@N: FX271 :"c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":222:17:222:37|Replicating instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid (in view: work.top(rtl)) with 33 loads 2 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   4		0h:01m:07s		    -0.96ns		10518 /      5016


   5		0h:01m:08s		    -0.96ns		10516 /      5016
@N: FP130 |Promoting Net AND2_0_Y_0 on CLKINT  I_2771 
@N: FP130 |Promoting Net MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.AsyncResetSynchronizerShiftReg_w1_d3_i0_io_q on CLKINT  I_2772 
@N: FP130 |Promoting Net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.iURSTB on CLKINT  I_2773 
@N: FP130 |Promoting Net MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner_io_innerCtrl_sink_reset_n on CLKINT  I_2774 
@N: FP130 |Promoting Net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.iUDRCK on CLKINT  I_2775 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:16s; Memory used current: 296MB peak: 345MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:17s; Memory used current: 304MB peak: 345MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5021 clock pin(s) of sequential element(s)
0 instances converted, 5021 sequential instances remain driven by gated/generated clocks

=========================================================================================== Non-Gated/Non-Generated Clocks ===========================================================================================
Clock Tree ID     Driving Element                                                                            Drive Element Type     Fanout     Sample Instance                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                  17         COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
======================================================================================================================================================================================================================
======================================================================================================================================================== Gated/Generated Clocks =========================================================================================================================================================
Clock Tree ID     Driving Element                                                                   Drive Element Type     Fanout     Sample Instance                                                                      Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST                                                      CCC                    4724       CoreGPIO_OUT_inst_0.CoreGPIO_OUT_0.GPOUT_reg[0]                                      Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK_0     CFG4                   297        MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                                                     
=========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:18s; Memory used current: 212MB peak: 345MB)

Writing Analyst data base C:\RISC-V\mi-v\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:20s; Memory used current: 265MB peak: 345MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:24s; Memory used current: 258MB peak: 345MB)


Start final timing analysis (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:25s; Memory used current: 255MB peak: 345MB)

@W: MT246 :"c:\risc-v\mi-v\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug  6 15:20:03 2019
#


Top view:               top
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\RISC-V\mi-v\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.378

                                                     Requested     Estimated     Requested     Estimated                Clock                                                          Clock              
Starting Clock                                       Frequency     Frequency     Period        Period        Slack      Type                                                           Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     100.0 MHz     93.0 MHz      10.000        10.756        -0.378     inferred                                                       Inferred_clkgroup_1
FCCC_C0_0/FCCC_C0_0/GL0                              50.0 MHz      57.9 MHz      20.000        17.267        2.733      generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT            50.0 MHz      NA            20.000        NA            NA         declared                                                       default_clkgroup   
System                                               100.0 MHz     161.5 MHz     10.000        6.192         3.808      system                                                         system_clkgroup    
==========================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                          Ending                                            |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            FCCC_C0_0/FCCC_C0_0/GL0                           |  20.000      10.488  |  No paths    -      |  No paths    -       |  No paths    -     
System                                            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  10.000      3.808   |  No paths    -      |  10.000      5.847   |  No paths    -     
FCCC_C0_0/FCCC_C0_0/GL0                           FCCC_C0_0/FCCC_C0_0/GL0                           |  20.000      2.733   |  No paths    -      |  No paths    -       |  No paths    -     
FCCC_C0_0/FCCC_C0_0/GL0                           COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  System                                            |  10.000      8.362   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  FCCC_C0_0/FCCC_C0_0/GL0                           |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  10.000      2.361   |  10.000      6.050  |  5.000       -0.377  |  5.000       -0.378
=============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                         Starting                                                                                                             Arrival           
Instance                                                                                                                 Reference                                            Type     Pin     Net                                            Time        Slack 
                                                                                                                         Clock                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.108       -0.378
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[4]                                       0.108       -0.377
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.108       -0.374
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.108       -0.325
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[3]                                       0.108       -0.313
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.108       -0.266
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.108       -0.144
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[2]                                       0.108       -0.141
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[0]                                       0.108       -0.061
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[1]                                       0.108       -0.018
================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                     Starting                                                                                                 Required           
Instance                                                                             Reference                                            Type     Pin     Net                                Time         Slack 
                                                                                     Clock                                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[5]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[6]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
=================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[7] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_rep1                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_rep1                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_rep1                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_rep1_RNI3TBA                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_rep1_RNI3TBA                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_rep1_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[7]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[1] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[1]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[2] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[2]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[3] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[3]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                                       Starting                                                        Arrival          
Instance                                                                                                                                                                                                                               Reference                   Type     Pin     Net                Time        Slack
                                                                                                                                                                                                                                       Clock                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                              FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       value_1            0.108       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                                                                                                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_cmd[0]      0.108       2.853
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]                                                                                                                                                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_cmd[1]      0.108       2.940
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]                                                                                                                                                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_cmd[2]      0.108       2.985
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[3]                                                                                                                                                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_cmd[3]      0.108       3.076
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1                                                                                                                                     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       value_1            0.108       3.277
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                                                    FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       value_1            0.108       3.906
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value                                                                                                                                       FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       value              0.108       4.153
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       ram1_4_1           0.108       4.343
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_addr[6]                                                                                                                                                  FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_addr[6]     0.108       4.361
========================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                        Required          
Instance                                                                       Reference                   Type     Pin     Net                Time         Slack
                                                                               Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[2]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[3]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[4]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[5]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[6]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[7]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[8]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[9]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.337
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.663

    - Propagation time:                      16.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.733

    Number of logic level(s):                14
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1 / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[0] / EN
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                                                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                                      SLE      Q        Out     0.108     0.108       -         
value_1                                                                                                                                                                                                                                        Net      -        -       1.904     -           84        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIDNMM[4]     CFG3     B        In      -         2.012       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIDNMM[4]     CFG3     Y        Out     0.165     2.177       -         
PeripheryBus_auto_out_0_a_bits_size[1]                                                                                                                                                                                                         Net      -        -       0.896     -           6         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.io_deq_bits_size[1]                                                                                              CFG3     B        In      -         3.072       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.io_deq_bits_size[1]                                                                                              CFG3     Y        Out     0.164     3.236       -         
Repeater_2_io_deq_bits_size[1]                                                                                                                                                                                                                 Net      -        -       0.855     -           5         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1196_1_0_1                                                                                                                                  CFG4     D        In      -         4.092       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1196_1_0_1                                                                                                                                  CFG4     Y        Out     0.317     4.409       -         
_T_1196_1_1[0]                                                                                                                                                                                                                                 Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1196_1[4]                                                                                                                                   CFG3     C        In      -         4.906       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1196_1[4]                                                                                                                                   CFG3     Y        Out     0.203     5.109       -         
_T_1196_1_0[4]                                                                                                                                                                                                                                 Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1219[2]                                                                                                                                     CFG4     C        In      -         5.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1219[2]                                                                                                                                     CFG4     Y        Out     0.226     6.080       -         
debug_1_auto_dmInner_dmInner_tl_in_d_bits_source[2]                                                                                                                                                                                            Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_a0_2                                                                                                                                           CFG2     B        In      -         6.894       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_a0_2                                                                                                                                           CFG2     Y        Out     0.148     7.043       -         
auto_out_1_d_ready_a0_2                                                                                                                                                                                                                        Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_a0                                                                                                                                             CFG4     C        In      -         7.857       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_a0                                                                                                                                             CFG4     Y        Out     0.203     8.060       -         
auto_out_1_d_ready_a0                                                                                                                                                                                                                          Net      -        -       0.248     -           1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_0                                                                                                                                              CFG4     D        In      -         8.309       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_0                                                                                                                                              CFG4     Y        Out     0.326     8.635       -         
PeripheryBus_auto_out_1_d_ready                                                                                                                                                                                                                Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1670                                                                                                                                                                       CFG4     D        In      -         9.381       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1670                                                                                                                                                                       CFG4     Y        Out     0.288     9.668       -         
_T_1670                                                                                                                                                                                                                                        Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1714                                                                                                                                                                       CFG4     B        In      -         10.483      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1714                                                                                                                                                                       CFG4     Y        Out     0.164     10.647      -         
_T_1714                                                                                                                                                                                                                                        Net      -        -       0.855     -           5         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1195                                                                                                                                                                       CFG2     A        In      -         11.502      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1195                                                                                                                                                                       CFG2     Y        Out     0.087     11.589      -         
_T_1195                                                                                                                                                                                                                                        Net      -        -       1.153     -           17        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448                                                                                                                                                                        CFG4     D        In      -         12.742      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448                                                                                                                                                                        CFG4     Y        Out     0.288     13.030      -         
_T_448                                                                                                                                                                                                                                         Net      -        -       1.651     -           65        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448_RNIPLQM                                                                                                                                                                CFG2     A        In      -         14.681      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448_RNIPLQM                                                                                                                                                                CFG2     Y        Out     0.087     14.768      -         
time\$e                                                                                                                                                                                                                                        Net      -        -       0.248     -           1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448_RNILN1P                                                                                                                                                                CFG2     A        In      -         15.016      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448_RNILN1P                                                                                                                                                                CFG2     Y        Out     0.087     15.104      -         
_T_448_RNILN1P                                                                                                                                                                                                                                 Net      -        -       1.826     -           64        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[0]                                                                                                                                                                     SLE      EN       In      -         16.930      -         
=========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 17.267 is 3.199(18.5%) logic and 14.068(81.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                           Starting                                                              Arrival          
Instance                                                                                   Reference     Type      Pin          Net                              Time        Slack
                                                                                           Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UTDI         COREJTAGDEBUG_C0_0_TGT_TDI_0     0.000       3.808
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]                      0.000       3.948
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]                      0.000       4.003
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]                      0.000       4.016
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]                      0.000       4.051
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]                      0.000       4.055
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]                      0.000       4.142
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]                      0.000       4.522
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]                      0.000       4.571
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt                         0.000       5.008
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                              Required          
Instance                                                                     Reference     Type     Pin     Net                    Time         Slack
                                                                             Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]     System        SLE      D       state_24[0]            9.745        3.808
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4]     System        SLE      D       state_24[4]            9.745        3.948
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[3]     System        SLE      D       state_24[3]            9.745        3.967
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[2]     System        SLE      D       state_24_1_iv_i[2]     9.745        3.969
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[1]     System        SLE      D       N_46_i                 9.745        4.335
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count[2]     System        SLE      D       count_19[2]            9.745        4.543
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count[4]     System        SLE      D       count_19[4]            9.745        4.543
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tckgo        System        SLE      D       tckgo_10               9.745        4.711
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count[3]     System        SLE      D       count_19[3]            9.745        4.869
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count[5]     System        SLE      D       count_19[5]            9.745        4.869
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.937
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.808

    Number of logic level(s):                7
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst / UTDI
    Ending point:                            COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG     UTDI     Out     0.000     0.000       -         
COREJTAGDEBUG_C0_0_TGT_TDI_0                                                               Net       -        -       1.058     -           10        
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un6_countnext_RNIMM421     CFG3      B        In      -         1.058       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un6_countnext_RNIMM421     CFG3      Y        Out     0.143     1.201       -         
countnext_m4_0_1                                                                           Net       -        -       0.248     -           1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count_RNIMIPA2[2]          CFG4      D        In      -         1.450       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count_RNIMIPA2[2]          CFG4      Y        Out     0.288     1.737       -         
count_RNIMIPA2[2]                                                                          Net       -        -       0.745     -           3         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.countnextzero              CFG4      B        In      -         2.483       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.countnextzero              CFG4      Y        Out     0.164     2.647       -         
countnextzero                                                                              Net       -        -       0.936     -           7         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tckgo_2_sqmuxa_1_0_a2      CFG4      C        In      -         3.583       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tckgo_2_sqmuxa_1_0_a2      CFG4      Y        Out     0.223     3.806       -         
tckgo_2_sqmuxa_1                                                                           Net       -        -       0.815     -           4         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un1_tckgo_2_sqmuxa         CFG3      C        In      -         4.621       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un1_tckgo_2_sqmuxa         CFG3      Y        Out     0.203     4.824       -         
un1_tckgo_2_sqmuxa                                                                         Net       -        -       0.248     -           1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_4[0]         CFG4      B        In      -         5.072       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_4[0]         CFG4      Y        Out     0.165     5.237       -         
state_24_1_iv_4[0]                                                                         Net       -        -       0.248     -           1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv[0]           CFG4      C        In      -         5.485       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv[0]           CFG4      Y        Out     0.203     5.688       -         
state_24[0]                                                                                Net       -        -       0.248     -           1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                   SLE       D        In      -         5.937       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 6.192 is 1.644(26.6%) logic and 4.548(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:25s; Memory used current: 255MB peak: 345MB)


Finished timing report (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:25s; Memory used current: 255MB peak: 345MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: m2s025vf256std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          7 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           21 uses
CFG2           1217 uses
CFG3           3643 uses
CFG4           4475 uses

Carry cells:
ARI1            806 uses - used for arithmetic functions
ARI1            432 uses - used for Wide-Mux implementation
Total ARI1      1238 uses


Sequential Cells: 
SLE            4978 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 Mult
 MACC:         1 MultAdd

I/O ports: 12
I/O primitives: 6
INBUF          2 uses
OUTBUF         4 uses


Global Clock Buffers: 7

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 18 of 31 (58%)
Total Block RAMs (RAM64x18) : 8 of 34 (23%)

Total LUTs:    10594

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18  Interface Logic : SLEs = 648; LUTs = 648;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  4978 + 288 + 648 + 72 = 5986;
Total number of LUTs after P&R:  10594 + 288 + 648 + 72 = 11602;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:25s; Memory used current: 68MB peak: 345MB)

Process took 0h:01m:27s realtime, 0h:01m:25s cputime
# Tue Aug  6 15:20:03 2019

###########################################################]
