/// Auto-generated register definitions for SCB_ACTRL
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::scb_actrl {

// ============================================================================
// SCB_ACTRL - System control block ACTLR
// Base Address: 0xE000E008
// ============================================================================

/// SCB_ACTRL Register Structure
struct SCB_ACTRL_Registers {

    /// Auxiliary control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ACTRL;
};

static_assert(sizeof(SCB_ACTRL_Registers) >= 4, "SCB_ACTRL_Registers size mismatch");

/// SCB_ACTRL peripheral instance
inline SCB_ACTRL_Registers* SCB_ACTRL() {
    return reinterpret_cast<SCB_ACTRL_Registers*>(0xE000E008);
}

}  // namespace alloy::hal::st::stm32f4::scb_actrl
