###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-16.ucsd.edu)
#  Generated on:      Sun Mar  9 15:37:15 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[69]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_69_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.391
= Slack Time                   -0.591
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.065
     = Beginpoint Arrival Time       1.065
     +----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell | Delay | Arrival | Required | 
     |                             |               |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_69_ | CP ^          |       |       |   1.065 |    0.475 | 
     | psum_mem_instance/Q_reg_69_ | CP ^ -> Q ^   | DFQD1 | 0.218 |   1.284 |    0.693 | 
     | FE_PSC4817_sum_out_69_      | I ^ -> Z ^    | CKBD4 | 0.107 |   1.391 |    0.800 | 
     |                             | sum_out[69] ^ |       | 0.000 |   1.391 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[72]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_72_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.383
= Slack Time                   -0.583
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.065
     = Beginpoint Arrival Time       1.065
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                             |               |        |       |  Time   |   Time   | 
     |-----------------------------+---------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_72_ | CP ^          |        |       |   1.065 |    0.482 | 
     | psum_mem_instance/Q_reg_72_ | CP ^ -> Q ^   | DFQD1  | 0.194 |   1.259 |    0.676 | 
     | FE_PSC4815_sum_out_72_      | I ^ -> Z ^    | BUFFD3 | 0.124 |   1.383 |    0.800 | 
     |                             | sum_out[72] ^ |        | 0.000 |   1.383 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[75]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_75_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.382
= Slack Time                   -0.582
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.065
     = Beginpoint Arrival Time       1.065
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell  | Delay | Arrival | Required | 
     |                             |               |        |       |  Time   |   Time   | 
     |-----------------------------+---------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_75_ | CP ^          |        |       |   1.065 |    0.483 | 
     | psum_mem_instance/Q_reg_75_ | CP ^ -> Q ^   | DFQD1  | 0.186 |   1.252 |    0.670 | 
     | FE_PSC4819_sum_out_75_      | I ^ -> Z ^    | BUFFD3 | 0.130 |   1.382 |    0.800 | 
     |                             | sum_out[75] ^ |        | 0.000 |   1.382 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[60]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_60_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.380
= Slack Time                   -0.580
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.065
     = Beginpoint Arrival Time       1.065
     +----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell | Delay | Arrival | Required | 
     |                             |               |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_60_ | CP ^          |       |       |   1.065 |    0.485 | 
     | psum_mem_instance/Q_reg_60_ | CP ^ -> Q ^   | DFQD1 | 0.315 |   1.380 |    0.800 | 
     |                             | sum_out[60] ^ |       | 0.000 |   1.380 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[77]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_77_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.374
= Slack Time                   -0.574
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.065
     = Beginpoint Arrival Time       1.065
     +----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell | Delay | Arrival | Required | 
     |                             |               |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_77_ | CP ^          |       |       |   1.065 |    0.491 | 
     | psum_mem_instance/Q_reg_77_ | CP ^ -> Q ^   | DFQD1 | 0.309 |   1.374 |    0.800 | 
     |                             | sum_out[77] ^ |       | 0.000 |   1.374 |    0.800 | 
     +----------------------------------------------------------------------------------+ 

