$date
	Sat Nov  5 15:08:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q4_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module Q_4 $end
$var wire 1 # cin $end
$var wire 4 & x [3:0] $end
$var wire 4 ' y [3:0] $end
$var wire 4 ( s [3:0] $end
$var wire 1 " cout $end
$var wire 3 ) c [2:0] $end
$scope module a1 $end
$var wire 1 # cin $end
$var wire 1 * cout $end
$var wire 1 + s $end
$var wire 1 , x $end
$var wire 1 - y $end
$upscope $end
$scope module a2 $end
$var wire 1 . cin $end
$var wire 1 / cout $end
$var wire 1 0 s $end
$var wire 1 1 x $end
$var wire 1 2 y $end
$upscope $end
$scope module a3 $end
$var wire 1 3 cin $end
$var wire 1 4 cout $end
$var wire 1 5 s $end
$var wire 1 6 x $end
$var wire 1 7 y $end
$upscope $end
$scope module a4 $end
$var wire 1 8 cin $end
$var wire 1 " cout $end
$var wire 1 9 s $end
$var wire 1 : x $end
$var wire 1 ; y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
0:
09
08
07
16
15
04
03
02
01
10
0/
1.
1-
1,
0+
1*
b1 )
b110 (
b101 '
b101 &
b101 %
b101 $
0#
0"
b110 !
$end
#20
1"
18
0.
03
14
0*
b100 )
0/
05
09
1+
b11 !
b11 (
10
17
1;
0-
11
b1000 %
b1000 '
b111 $
b111 &
#40
