/*
 * Copyright 2017 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

/memreserve/ 0x8000fff8 0x00010000;

/ {
	compatible = "arm,vexpress";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
	};


	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x8000fff8>;
		};
		cpu@1 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x1>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x8000fff8>;
		};
		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x8000fff8>;
		};
		cpu@101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x101>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x8000fff8>;
		};
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0 0x3c 0x4>,
			     <0 0x3d 0x4>,
			     <0 0x3e 0x4>,
			     <0 0x3f 0x4>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 13 0xf08>,
			     <1 14 0xf08>,
			     <1 11 0xf08>,
			     <1 10 0xf08>;
		clock-frequency = <10000000>;
	};

	gic: interrupt-controller@50800000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		interrupt-controller;
		reg = <0 0x50800000 0 0x10000>,
		      <0 0x50880000 0 0x200000>,
		      <0 0x50400000 0 0x2000>,
		      <0 0x50410000 0 0x2000>,
		      <0 0x50420000 0 0x2000>;
		interrupts = <1 9 0xf04>;
	};

	stm0: stm@40104000{
		compatible = "fsl,s32v234-stm";
		reg = <0x0 0x40104000 0x0 0x1000>;
		interrupts= <0 24 4>;
		clocks = <&sysclk>;
		clock-names = "stm";
		cpu = <2>;
		status = "disabled";
	};

	stm1: stm@40105000{
		compatible = "fsl,s32v234-stm";
		reg = <0x0 0x40105000 0x0 0x1000>;
		interrupts= <0 25 4>;
		clocks = <&sysclk>;
		clock-names = "stm";
		cpu = <3>;
		status = "disabled";
	};

	pit0: pit@40151000{
		compatible = "fsl,s32v234-pit";
		reg = <0x0 0x40151000 0x0 0x1000>;
		interrupts= <0 53 4>;
		clocks = <&sysclk>;
		clock-names = "pit";
		cpu = <0>;
		status = "disabled";
	};

	uart0:serial@40168000 {
		compatible = "fsl,s32-linflexuart";
		reg = <0x0 0x40168000 0x0 0x1000>;
		interrupts = <0 82 1>;
		clocks = <&sysclk>, <&sysclk>;
		clock-names = "lin", "ipg";
	};

	uart1:serial@40169000 {
		compatible = "fsl,s32-linflexuart";
		reg = <0x0 0x40169000 0x0 0x1000>;
		interrupts = <0 83 1>;
		clocks = <&sysclk>, <&sysclk>;
		clock-names = "lin", "ipg";
	};

	pit1: pit@40251000{
		compatible = "fsl,s32v234-pit";
		reg = <0x0 0x40251000 0x0 0x1000>;
		interrupts= <0 54 4>;
		cpu = <1>;
		clocks = <&sysclk>;
		clock-names = "pit";
		status = "disabled";
	};

	uart2:serial@40268000 {
		compatible = "fsl,s32-linflexuart";
		reg = <0x0 0x40268000 0x0 0x1000>;
		interrupts = <0 84 1>;
		clocks = <&sysclk>, <&sysclk>;
		clock-names = "lin", "ipg";
	};

	memory_DDR0@80000000 {
		device_type = "memory";
		reg = <0 0x80000000 0 0x40000000>;
	};

	memory_DDR1@c0000000 {
		device_type = "memory";
		reg = <0 0xc0000000 0 0x40000000>;
	};
};
