#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 23 20:46:16 2023
# Process ID: 986911
# Current directory: /home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1
# Command line: vivado -log pulpino_nexys_a7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pulpino_nexys_a7.tcl
# Log file: /home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1/pulpino_nexys_a7.vds
# Journal file: /home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source pulpino_nexys_a7.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/utils_1/imports/synth_1/pulpino_nexys_a7.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/utils_1/imports/synth_1/pulpino_nexys_a7.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pulpino_nexys_a7 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 987461 
WARNING: [Synth 8-2306] macro REG_STATUS redefined [/home/student_28/Files/Pulpino/submodules/apb/apb_pulpino/apb_pulpino.sv:16]
WARNING: [Synth 8-2306] macro REGS_MAX_ADR redefined [/home/student_28/Files/Pulpino/submodules/apb/apb_timer/apb_timer.sv:11]
WARNING: [Synth 8-2306] macro REGS_MAX_ADR redefined [/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/include/defines_event_unit.sv:31]
WARNING: [Synth 8-2306] macro REG_STATUS redefined [/home/student_28/Files/Pulpino/submodules/apb/apb_spi_master/spi_master_apb_if.sv:13]
WARNING: [Synth 8-2306] macro SPI_QUAD_TX redefined [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv:13]
WARNING: [Synth 8-2306] macro SPI_QUAD_RX redefined [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv:14]
WARNING: [Synth 8-2306] macro REGS_MAX_IDX redefined [/home/student_28/Files/Pulpino/submodules/apb/apb_timer/timer.sv:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1843.754 ; gain = 210.656 ; free physical = 109721 ; free virtual = 122358
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pulpino_nexys_a7' [/home/student_28/Files/Pulpino/rtl/pulpino_nexys_a7.sv:1]
	Parameter DATA_RAM_INIT_FILE bound to: test_cipher_emb_data.dat - type: string 
	Parameter INSTR_RAM_INIT_FILE bound to: test_cipher_emb_text.dat - type: string 
	Parameter GPIO_DIR_IN bound to: 0 - type: integer 
	Parameter GPIO_DIR_OUT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_mmcm' [/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1/.Xil/Vivado-986911-students-ct/realtime/xilinx_mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_mmcm' (1#1) [/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1/.Xil/Vivado-986911-students-ct/realtime/xilinx_mmcm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pulpino_top' [/home/student_28/Files/Pulpino/rtl/pulpino_top.sv:20]
	Parameter USE_ZERO_RISCY bound to: 1 - type: integer 
	Parameter RISCY_RV32F bound to: 0 - type: integer 
	Parameter ZERO_RV32M bound to: 1 - type: integer 
	Parameter ZERO_RV32E bound to: 0 - type: integer 
	Parameter DATA_RAM_INIT_FILE bound to: test_cipher_emb_data.dat - type: string 
	Parameter INSTR_RAM_INIT_FILE bound to: test_cipher_emb_text.dat - type: string 
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (1#1) [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (1#1) [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (1#1) [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (1#1) [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (1#1) [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (1#1) [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DEBUG_BUS' [/home/student_28/Files/Pulpino/rtl/includes/debug_bus.sv:16]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DEBUG_BUS' (1#1) [/home/student_28/Files/Pulpino/rtl/includes/debug_bus.sv:16]
INFO: [Synth 8-6157] synthesizing module 'clk_rst_gen' [/home/student_28/Files/Pulpino/rtl/clk_rst_gen.sv:12]
INFO: [Synth 8-6157] synthesizing module 'cluster_clock_mux2' [/home/student_28/Files/Pulpino/rtl/components/cluster_clock_mux2.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'cluster_clock_mux2' (2#1) [/home/student_28/Files/Pulpino/rtl/components/cluster_clock_mux2.sv:11]
INFO: [Synth 8-6157] synthesizing module 'rstgen' [/home/student_28/Files/Pulpino/rtl/components/rstgen.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'rstgen' (3#1) [/home/student_28/Files/Pulpino/rtl/components/rstgen.sv:11]
WARNING: [Synth 8-3848] Net clk_fll_int in module/entity clk_rst_gen does not have driver. [/home/student_28/Files/Pulpino/rtl/clk_rst_gen.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'clk_rst_gen' (4#1) [/home/student_28/Files/Pulpino/rtl/clk_rst_gen.sv:12]
INFO: [Synth 8-6157] synthesizing module 'core_region' [/home/student_28/Files/Pulpino/rtl/core_region.sv:15]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_MASTER_WIDTH bound to: 2 - type: integer 
	Parameter AXI_ID_SLAVE_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter DATA_RAM_SIZE bound to: 32768 - type: integer 
	Parameter INSTR_RAM_SIZE bound to: 32768 - type: integer 
	Parameter USE_ZERO_RISCY bound to: 1 - type: integer 
	Parameter RISCY_RV32F bound to: 0 - type: integer 
	Parameter ZERO_RV32M bound to: 1 - type: integer 
	Parameter ZERO_RV32E bound to: 0 - type: integer 
	Parameter DATA_RAM_INIT_FILE bound to: test_cipher_emb_data.dat - type: string 
	Parameter INSTR_RAM_INIT_FILE bound to: test_cipher_emb_text.dat - type: string 
	Parameter INSTR_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter AXI_B_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_core' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_core.sv:33]
	Parameter N_EXT_PERF_COUNTERS bound to: 0 - type: integer 
	Parameter RV32E bound to: 0 - type: integer 
	Parameter RV32M bound to: 1 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cluster_clock_gating' [/home/student_28/Files/Pulpino/rtl/components/cluster_clock_gating.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'cluster_clock_gating' (5#1) [/home/student_28/Files/Pulpino/rtl/components/cluster_clock_gating.sv:11]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_if_stage' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_if_stage.sv:32]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_if_stage.sv:98]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_if_stage.sv:112]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_prefetch_buffer' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_prefetch_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_fetch_fifo' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_fetch_fifo.sv:26]
	Parameter DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element addr_Q_reg[2] was removed.  [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_fetch_fifo.sv:205]
WARNING: [Synth 8-6014] Unused sequential element addr_Q_reg[1] was removed.  [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_fetch_fifo.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_fetch_fifo' (6#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_fetch_fifo.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_prefetch_buffer.sv:120]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_prefetch_buffer.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_prefetch_buffer' (7#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_prefetch_buffer.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_if_stage.sv:170]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_if_stage.sv:170]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_compressed_decoder' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv:27]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv:49]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv:52]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv:77]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv:111]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv:127]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_compressed_decoder' (8#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_compressed_decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_if_stage' (9#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_if_stage.sv:32]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_id_stage' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv:40]
	Parameter RV32M bound to: 1 - type: integer 
	Parameter RV32E bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv:322]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv:322]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv:352]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_register_file' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_register_file_ff.sv:29]
	Parameter RV32E bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_register_file' (10#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_register_file_ff.sv:29]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_decoder' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:33]
	Parameter RV32M bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:145]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:206]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:257]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:284]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:300]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:354]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:354]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:392]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:485]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:531]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_decoder' (11#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_decoder.sv:33]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_controller' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_controller.sv:33]
	Parameter REG_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_controller.sv:200]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_controller.sv:292]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_controller.sv:316]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_controller.sv:424]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_controller' (12#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_controller.sv:33]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_int_controller' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_int_controller.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_int_controller.sv:64]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_int_controller.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_int_controller' (13#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_int_controller.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv:697]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv:697]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv:703]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv:749]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_id_stage' (14#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_id_stage.sv:40]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_ex_block' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_ex_block.sv:33]
	Parameter RV32M bound to: 1 - type: integer 
	Parameter MULT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_multdiv_fast' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:28]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:97]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:156]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:215]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:232]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:263]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:263]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:284]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:303]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_multdiv_fast' (15#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_multdiv_fast.sv:28]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_alu' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_alu.sv:30]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_alu.sv:79]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_alu.sv:175]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_alu.sv:223]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_alu.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_alu' (16#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_alu.sv:30]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_ex_block.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_ex_block' (17#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_ex_block.sv:33]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_load_store_unit' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_load_store_unit.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_load_store_unit' (18#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_load_store_unit.sv:30]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_cs_registers' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:37]
	Parameter N_EXT_CNT bound to: 0 - type: integer 
	Parameter N_PERF_COUNTERS bound to: 11 - type: integer 
	Parameter N_PERF_REGS bound to: 11 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:212]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:215]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:245]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:245]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:344]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:427]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:436]
WARNING: [Synth 8-6014] Unused sequential element id_valid_q_reg was removed.  [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:450]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_cs_registers' (19#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_cs_registers.sv:37]
INFO: [Synth 8-6157] synthesizing module 'zeroriscy_debug_unit' [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:29]
	Parameter REG_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:162]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:166]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:200]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:233]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:274]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:304]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:304]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:355]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_debug_unit' (20#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_debug_unit.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'zeroriscy_core' (21#1) [/home/student_28/Files/Pulpino/submodules/zero-riscy/zeroriscy_core.sv:33]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (21#1) [/home/student_28/Files/Pulpino/rtl/includes/axi_bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'core2axi_wrap' [/home/student_28/Files/Pulpino/rtl/core2axi_wrap.sv:14]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter REGISTERED_GRANT bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'core2axi' [/home/student_28/Files/Pulpino/submodules/axi/core2axi/core2axi.sv:16]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter REGISTERED_GRANT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'core2axi' (22#1) [/home/student_28/Files/Pulpino/submodules/axi/core2axi/core2axi.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'core2axi_wrap' (23#1) [/home/student_28/Files/Pulpino/rtl/core2axi_wrap.sv:14]
INFO: [Synth 8-6157] synthesizing module 'axi_slice_wrap' [/home/student_28/Files/Pulpino/rtl/axi_slice_wrap.sv:12]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter SLICE_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_slice' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_slice.sv:42]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter SLICE_DEPTH bound to: 2 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_aw_buffer' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_aw_buffer.sv:41]
	Parameter ID_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_fifo' [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo' (24#1) [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_aw_buffer' (25#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_aw_buffer.sv:41]
INFO: [Synth 8-6157] synthesizing module 'axi_ar_buffer' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_ar_buffer.sv:41]
	Parameter ID_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ar_buffer' (26#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_ar_buffer.sv:41]
INFO: [Synth 8-6157] synthesizing module 'axi_w_buffer' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_w_buffer.sv:42]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_fifo__parameterized0' [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo__parameterized0' (26#1) [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_w_buffer' (27#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_w_buffer.sv:42]
INFO: [Synth 8-6157] synthesizing module 'axi_r_buffer' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_r_buffer.sv:41]
	Parameter ID_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_r_buffer' (28#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_r_buffer.sv:41]
INFO: [Synth 8-6157] synthesizing module 'axi_b_buffer' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_b_buffer.sv:40]
	Parameter ID_WIDTH bound to: 2 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_fifo__parameterized1' [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo__parameterized1' (28#1) [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_b_buffer' (29#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_b_buffer.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'axi_slice' (30#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_slice.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'axi_slice_wrap' (31#1) [/home/student_28/Files/Pulpino/rtl/axi_slice_wrap.sv:12]
INFO: [Synth 8-6157] synthesizing module 'instr_ram_wrap' [/home/student_28/Files/Pulpino/rtl/instr_ram_wrap.sv:14]
	Parameter RAM_SIZE bound to: 32768 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INIT_FILE bound to: test_cipher_emb_text.dat - type: string 
INFO: [Synth 8-6157] synthesizing module 'sp_ram_wrap' [/home/student_28/Files/Pulpino/rtl/sp_ram_wrap.sv:13]
	Parameter RAM_SIZE bound to: 32768 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INIT_FILE bound to: test_cipher_emb_text.dat - type: string 
INFO: [Synth 8-6157] synthesizing module 'xilinx_spram' [/home/student_28/Files/Pulpino/rtl/xilinx_spram.v:7]
	Parameter NB_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 8192 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: test_cipher_emb_text.dat - type: string 
INFO: [Synth 8-3876] $readmem data file 'test_cipher_emb_text.dat' is read successfully [/home/student_28/Files/Pulpino/rtl/xilinx_spram.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_spram' (32#1) [/home/student_28/Files/Pulpino/rtl/xilinx_spram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sp_ram_wrap' (33#1) [/home/student_28/Files/Pulpino/rtl/sp_ram_wrap.sv:13]
INFO: [Synth 8-6157] synthesizing module 'boot_rom_wrap' [/home/student_28/Files/Pulpino/rtl/boot_rom_wrap.sv:14]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'boot_code' [/home/student_28/Files/Pulpino/rtl/boot_code.sv:11]
	Parameter INIT_FILE bound to: boot_code.dat - type: string 
INFO: [Synth 8-3876] $readmem data file 'boot_code.dat' is read successfully [/home/student_28/Files/Pulpino/rtl/boot_code.sv:579]
INFO: [Synth 8-6155] done synthesizing module 'boot_code' (34#1) [/home/student_28/Files/Pulpino/rtl/boot_code.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'boot_rom_wrap' (35#1) [/home/student_28/Files/Pulpino/rtl/boot_rom_wrap.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'instr_ram_wrap' (36#1) [/home/student_28/Files/Pulpino/rtl/instr_ram_wrap.sv:14]
INFO: [Synth 8-6157] synthesizing module 'axi_mem_if_SP_wrap' [/home/student_28/Files/Pulpino/rtl/axi_mem_if_SP_wrap.sv:13]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_mem_if_SP' [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv:11]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BUFF_DEPTH_SLAVE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_aw_buffer__parameterized0' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_aw_buffer.sv:41]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_fifo__parameterized2' [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter DATA_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo__parameterized2' (36#1) [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_aw_buffer__parameterized0' (36#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_aw_buffer.sv:41]
INFO: [Synth 8-6157] synthesizing module 'axi_ar_buffer__parameterized0' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_ar_buffer.sv:41]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ar_buffer__parameterized0' (36#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_ar_buffer.sv:41]
INFO: [Synth 8-6157] synthesizing module 'axi_w_buffer__parameterized0' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_w_buffer.sv:42]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_fifo__parameterized3' [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter DATA_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo__parameterized3' (36#1) [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_w_buffer__parameterized0' (36#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_w_buffer.sv:42]
INFO: [Synth 8-6157] synthesizing module 'axi_r_buffer__parameterized0' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_r_buffer.sv:41]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_fifo__parameterized4' [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter DATA_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo__parameterized4' (36#1) [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_r_buffer__parameterized0' (36#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_r_buffer.sv:41]
INFO: [Synth 8-6157] synthesizing module 'axi_b_buffer__parameterized0' [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_b_buffer.sv:40]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_fifo__parameterized5' [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo__parameterized5' (36#1) [/home/student_28/Files/Pulpino/rtl/components/generic_fifo.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_b_buffer__parameterized0' (36#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice/axi_b_buffer.sv:40]
INFO: [Synth 8-6157] synthesizing module 'axi_write_only_ctrl' [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv:16]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter OFFSET_BIT bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element AWADDR_REG_incr_reg was removed.  [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'axi_write_only_ctrl' (37#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_read_only_ctrl' [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:16]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter OFFSET_BIT bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:140]
INFO: [Synth 8-6155] done synthesizing module 'axi_read_only_ctrl' (38#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_mem_if_SP' (39#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_mem_if_SP_wrap' (40#1) [/home/student_28/Files/Pulpino/rtl/axi_mem_if_SP_wrap.sv:13]
INFO: [Synth 8-6157] synthesizing module 'ram_mux' [/home/student_28/Files/Pulpino/rtl/ram_mux.sv:11]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter IN0_WIDTH bound to: 32 - type: integer 
	Parameter IN1_WIDTH bound to: 32 - type: integer 
	Parameter IN0_ADDR_HIGH bound to: 1 - type: integer 
	Parameter IN0_ADDR_LOW bound to: 2 - type: integer 
	Parameter IN0_RATIO bound to: 1 - type: integer 
	Parameter IN1_ADDR_HIGH bound to: 1 - type: integer 
	Parameter IN1_ADDR_LOW bound to: 2 - type: integer 
	Parameter IN1_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_mux' (41#1) [/home/student_28/Files/Pulpino/rtl/ram_mux.sv:11]
INFO: [Synth 8-6157] synthesizing module 'sp_ram_wrap__parameterized0' [/home/student_28/Files/Pulpino/rtl/sp_ram_wrap.sv:13]
	Parameter RAM_SIZE bound to: 32768 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INIT_FILE bound to: test_cipher_emb_data.dat - type: string 
INFO: [Synth 8-6157] synthesizing module 'xilinx_spram__parameterized0' [/home/student_28/Files/Pulpino/rtl/xilinx_spram.v:7]
	Parameter NB_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 8192 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: test_cipher_emb_data.dat - type: string 
INFO: [Synth 8-3876] $readmem data file 'test_cipher_emb_data.dat' is read successfully [/home/student_28/Files/Pulpino/rtl/xilinx_spram.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_spram__parameterized0' (41#1) [/home/student_28/Files/Pulpino/rtl/xilinx_spram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sp_ram_wrap__parameterized0' (41#1) [/home/student_28/Files/Pulpino/rtl/sp_ram_wrap.sv:13]
INFO: [Synth 8-6157] synthesizing module 'axi_mem_if_SP_wrap__parameterized0' [/home/student_28/Files/Pulpino/rtl/axi_mem_if_SP_wrap.sv:13]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_mem_if_SP__parameterized0' [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv:11]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BUFF_DEPTH_SLAVE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_write_only_ctrl__parameterized0' [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv:16]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter OFFSET_BIT bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element AWADDR_REG_incr_reg was removed.  [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'axi_write_only_ctrl__parameterized0' (41#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_read_only_ctrl__parameterized0' [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:16]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter OFFSET_BIT bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:140]
INFO: [Synth 8-6155] done synthesizing module 'axi_read_only_ctrl__parameterized0' (41#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_mem_if_SP__parameterized0' (41#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'axi_mem_if_SP_wrap__parameterized0' (41#1) [/home/student_28/Files/Pulpino/rtl/axi_mem_if_SP_wrap.sv:13]
INFO: [Synth 8-6157] synthesizing module 'ram_mux__parameterized0' [/home/student_28/Files/Pulpino/rtl/ram_mux.sv:11]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter IN0_WIDTH bound to: 32 - type: integer 
	Parameter IN1_WIDTH bound to: 32 - type: integer 
	Parameter IN0_ADDR_HIGH bound to: 1 - type: integer 
	Parameter IN0_ADDR_LOW bound to: 2 - type: integer 
	Parameter IN0_RATIO bound to: 1 - type: integer 
	Parameter IN1_ADDR_HIGH bound to: 1 - type: integer 
	Parameter IN1_ADDR_LOW bound to: 2 - type: integer 
	Parameter IN1_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_mux__parameterized0' (41#1) [/home/student_28/Files/Pulpino/rtl/ram_mux.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adv_dbg_if' [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adv_dbg_if.sv:16]
	Parameter NB_CORES bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adbg_tap_top' [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_top.v:73]
INFO: [Synth 8-6157] synthesizing module 'cluster_clock_inverter' [/home/student_28/Files/Pulpino/rtl/components/cluster_clock_inverter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'cluster_clock_inverter' (42#1) [/home/student_28/Files/Pulpino/rtl/components/cluster_clock_inverter.sv:11]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_top.v:236]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_top.v:343]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_top.v:488]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_top.v:515]
INFO: [Synth 8-6155] done synthesizing module 'adbg_tap_top' (43#1) [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_tap_top.v:73]
INFO: [Synth 8-6157] synthesizing module 'adbg_top' [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_top.sv:44]
	Parameter NB_CORES bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adbg_axi_module' [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_module.sv:69]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adbg_axi_biu' [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_biu.sv:66]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adbg_axi_biu' (44#1) [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_biu.sv:66]
INFO: [Synth 8-6157] synthesizing module 'adbg_crc32' [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_crc32.v:52]
INFO: [Synth 8-6155] done synthesizing module 'adbg_crc32' (45#1) [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_crc32.v:52]
WARNING: [Synth 8-6014] Unused sequential element internal_register_select_reg was removed.  [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_module.sv:328]
INFO: [Synth 8-6155] done synthesizing module 'adbg_axi_module' (46#1) [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_axi_module.sv:69]
INFO: [Synth 8-6157] synthesizing module 'adbg_or1k_module' [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_module.sv:69]
	Parameter NB_CORES bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adbg_or1k_status_reg' [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_status_reg.sv:68]
	Parameter NB_CORES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adbg_or1k_status_reg' (47#1) [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_status_reg.sv:68]
INFO: [Synth 8-6157] synthesizing module 'adbg_or1k_biu' [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_biu.sv:59]
	Parameter NB_CORES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adbg_or1k_biu' (48#1) [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_biu.sv:59]
WARNING: [Synth 8-6014] Unused sequential element internal_register_select_reg was removed.  [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_module.sv:215]
INFO: [Synth 8-6155] done synthesizing module 'adbg_or1k_module' (49#1) [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_or1k_module.sv:69]
WARNING: [Synth 8-3848] Net cpu_rst_o in module/entity adbg_top does not have driver. [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_top.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'adbg_top' (50#1) [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adbg_top.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'adv_dbg_if' (51#1) [/home/student_28/Files/Pulpino/submodules/adv_dbg_if/rtl/adv_dbg_if.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'core_region' (52#1) [/home/student_28/Files/Pulpino/rtl/core_region.sv:15]
INFO: [Synth 8-6157] synthesizing module 'peripherals' [/home/student_28/Files/Pulpino/rtl/peripherals.sv:16]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_SLAVE_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_MASTER_ID_WIDTH bound to: 2 - type: integer 
	Parameter ROM_START_ADDR bound to: 32768 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_NUM_SLAVES bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (52#1) [/home/student_28/Files/Pulpino/rtl/includes/apb_bus.sv:77]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_slave_wrap' [/home/student_28/Files/Pulpino/rtl/axi_spi_slave_wrap.sv:12]
	Parameter AXI_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_spi_slave' [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/axi_spi_slave.sv:11]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter DUMMY_CYCLES bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spi_slave_rx' [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_rx.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave_rx' (53#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_rx.sv:11]
INFO: [Synth 8-6157] synthesizing module 'spi_slave_tx' [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_tx.sv:11]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_inverter' [/home/student_28/Files/Pulpino/rtl/components/pulp_clock_inverter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_inverter' (54#1) [/home/student_28/Files/Pulpino/rtl/components/pulp_clock_inverter.sv:11]
INFO: [Synth 8-6157] synthesizing module 'pulp_clock_mux2' [/home/student_28/Files/Pulpino/rtl/components/pulp_clock_mux2.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pulp_clock_mux2' (55#1) [/home/student_28/Files/Pulpino/rtl/components/pulp_clock_mux2.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave_tx' (56#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_tx.sv:11]
INFO: [Synth 8-6157] synthesizing module 'spi_slave_controller' [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv:16]
	Parameter DUMMY_CYCLES bound to: 32 - type: integer 
	Parameter REG_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spi_slave_cmd_parser' [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_cmd_parser.sv:11]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_cmd_parser.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave_cmd_parser' (57#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_cmd_parser.sv:11]
	Parameter REG_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_slave_regs' (58#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_regs.sv:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv:133]
WARNING: [Synth 8-6014] Unused sequential element mode_reg_reg was removed.  [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv:339]
WARNING: [Synth 8-6014] Unused sequential element data_reg_reg was removed.  [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv:340]
INFO: [Synth 8-6155] done synthesizing module 'spi_slave_controller' (59#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_controller.sv:16]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dc_data_buffer' (60#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_data_buffer.v:11]
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dc_token_ring' (61#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_token_ring.v:11]
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'dc_synchronizer' (62#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_synchronizer.v:11]
INFO: [Synth 8-6155] done synthesizing module 'dc_full_detector' (63#1) [/home/student_28/Files/Pulpino/submodules/axi/axi_slice_dc/dc_full_detector.v:11]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_axi_plug.sv:166]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_slave/spi_slave_axi_plug.sv:219]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter BUFF_DEPTH_SLAVE bound to: 2 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_MASTER bound to: 10 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NB_MASTER bound to: 10 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter NB_MASTER bound to: 10 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apb_uart' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:66]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_SIN' of component 'slib_input_sync' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:396]
INFO: [Synth 8-638] synthesizing module 'slib_input_sync' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'slib_input_sync' (76#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_sync.vhd:37]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_CTS' of component 'slib_input_sync' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:397]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_DSR' of component 'slib_input_sync' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:398]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_DCD' of component 'slib_input_sync' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:399]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_RI' of component 'slib_input_sync' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:400]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd:28' bound to instance 'UART_IF_CTS' of component 'slib_input_filter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:403]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter' (77#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd:28' bound to instance 'UART_IF_DSR' of component 'slib_input_filter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:404]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd:28' bound to instance 'UART_IF_DCD' of component 'slib_input_filter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:405]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd:28' bound to instance 'UART_IF_RI' of component 'slib_input_filter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:406]
INFO: [Synth 8-3491] module 'uart_interrupt' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_interrupt.vhd:33' bound to instance 'UART_IIC' of component 'uart_interrupt' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:444]
INFO: [Synth 8-638] synthesizing module 'uart_interrupt' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_interrupt.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_interrupt' (78#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_interrupt.vhd:49]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_IIC_THRE_ED' of component 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:457]
INFO: [Synth 8-638] synthesizing module 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'slib_edge_detect' (79#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:38]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_PEDET' of component 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:657]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_FEDET' of component 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:658]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_BIDET' of component 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:659]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_ED_CTS' of component 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:683]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DSR' of component 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:684]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_ED_RI' of component 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:685]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DCD' of component 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:686]
INFO: [Synth 8-3491] module 'uart_baudgen' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_baudgen.vhd:29' bound to instance 'UART_BG16' of component 'uart_baudgen' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:747]
INFO: [Synth 8-638] synthesizing module 'uart_baudgen' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_baudgen.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'uart_baudgen' (80#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_baudgen.vhd:40]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'slib_clock_div' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_clock_div.vhd:29' bound to instance 'UART_BG2' of component 'slib_clock_div' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:754]
INFO: [Synth 8-638] synthesizing module 'slib_clock_div' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_clock_div.vhd:41]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_clock_div' (81#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_clock_div.vhd:41]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_RCLK' of component 'slib_edge_detect' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:760]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_fifo.vhd:29' bound to instance 'UART_TXFF' of component 'slib_fifo' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:767]
INFO: [Synth 8-638] synthesizing module 'slib_fifo' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo' (82#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_fifo.vhd:29' bound to instance 'UART_RXFF' of component 'slib_fifo' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:786]
INFO: [Synth 8-638] synthesizing module 'slib_fifo__parameterized1' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo__parameterized1' (82#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_fifo.vhd:48]
INFO: [Synth 8-3491] module 'uart_transmitter' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_transmitter.vhd:29' bound to instance 'UART_TX' of component 'uart_transmitter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:822]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_transmitter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (83#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_transmitter.vhd:48]
INFO: [Synth 8-3491] module 'uart_receiver' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_receiver.vhd:29' bound to instance 'UART_RX' of component 'uart_receiver' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:840]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_receiver.vhd:49]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_counter' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_counter.vhd:29' bound to instance 'RX_BRC' of component 'slib_counter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_receiver.vhd:122]
INFO: [Synth 8-638] synthesizing module 'slib_counter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_counter' (84#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'slib_mv_filter' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_mv_filter.vhd:29' bound to instance 'RX_MVF' of component 'slib_mv_filter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_receiver.vhd:137]
INFO: [Synth 8-638] synthesizing module 'slib_mv_filter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_mv_filter.vhd:44]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_mv_filter' (85#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_mv_filter.vhd:44]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at '/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd:28' bound to instance 'RX_IFSB' of component 'slib_input_filter' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_receiver.vhd:150]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter__parameterized2' [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter__parameterized2' (85#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_input_filter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (86#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/uart_receiver.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:880]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:919]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:1006]
WARNING: [Synth 8-6014] Unused sequential element iFCR_DMAMode_reg was removed.  [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:516]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iIER_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:429]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iMCR_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'apb_uart' (87#1) [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:66]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/apb/apb_gpio/apb_gpio.sv:147]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/apb/apb_gpio/apb_gpio.sv:223]
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter FILL_BITS bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/apb/apb_spi_master/apb_spi_master.sv:214]
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/apb/apb_spi_master/spi_master_apb_if.sv:119]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_controller.sv:156]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_controller.sv:209]
WARNING: [Synth 8-6014] Unused sequential element do_tx_reg was removed.  [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_controller.sv:525]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter TIMER_CNT bound to: 2 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/apb/apb_timer/timer.sv:93]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/apb/apb_timer/timer.sv:117]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/generic_service_unit.sv:102]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/generic_service_unit.sv:130]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/sleep_unit.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/sleep_unit.sv:173]
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/apb/apb_event_unit/sleep_unit.sv:192]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/apb_i2c.sv:96]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_bit_ctrl.sv:374]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_bit_ctrl.sv:374]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_bit_ctrl.sv:378]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_bit_ctrl.sv:378]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_byte_ctrl.sv:220]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/student_28/Files/Pulpino/submodules/apb/apb_i2c/i2c_master_byte_ctrl.sv:220]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/apb/apb_fll_if/apb_fll_if.sv:105]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/apb/apb_fll_if/apb_fll_if.sv:181]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/apb/apb_fll_if/apb_fll_if.sv:218]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter BOOT_ADDR bound to: 32768 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/student_28/Files/Pulpino/submodules/apb/apb_pulpino/apb_pulpino.sv:89]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/student_28/Files/Pulpino/submodules/apb/apb_pulpino/apb_pulpino.sv:174]
	Parameter PER_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/apb/apb2per/apb2per.sv:86]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_RST bound to: 12'b000000000000 
	Parameter ADDR_REQ bound to: 12'b000000000100 
	Parameter ADDR_ACK bound to: 12'b000000001000 
	Parameter ADDR_VALID bound to: 12'b000000001100 
	Parameter ADDR_BUSY bound to: 12'b000000010000 
	Parameter ADDR_DATA_IN_0 bound to: 12'b000000010100 
	Parameter ADDR_DATA_IN_1 bound to: 12'b000000011000 
	Parameter ADDR_DATA_IN_2 bound to: 12'b000000011100 
	Parameter ADDR_DATA_IN_3 bound to: 12'b000000100000 
	Parameter ADDR_DATA_OUT_0 bound to: 12'b000000100100 
	Parameter ADDR_DATA_OUT_1 bound to: 12'b000000101000 
	Parameter ADDR_DATA_OUT_2 bound to: 12'b000000101100 
	Parameter ADDR_DATA_OUT_3 bound to: 12'b000000110000 
	Parameter IDLE bound to: 3'b000 
	Parameter Key_phase bound to: 3'b001 
	Parameter S_phase bound to: 3'b010 
	Parameter L_phase bound to: 3'b011 
	Parameter Finish bound to: 3'b100 
INFO: [Synth 8-3876] $readmem data file 'keys.mem' is read successfully [/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv:42]
INFO: [Synth 8-3876] $readmem data file 'S_box.mem' is read successfully [/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv:43]
INFO: [Synth 8-3876] $readmem data file 'L_16.mem' is read successfully [/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv:45]
INFO: [Synth 8-3876] $readmem data file 'L_32.mem' is read successfully [/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv:46]
INFO: [Synth 8-3876] $readmem data file 'L_133.mem' is read successfully [/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv:47]
INFO: [Synth 8-3876] $readmem data file 'L_148.mem' is read successfully [/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv:48]
INFO: [Synth 8-3876] $readmem data file 'L_192.mem' is read successfully [/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv:49]
INFO: [Synth 8-3876] $readmem data file 'L_194.mem' is read successfully [/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv:50]
INFO: [Synth 8-3876] $readmem data file 'L_251.mem' is read successfully [/home/student_28/Files/Pulpino/rtl/kuznechik_cipher.sv:51]
WARNING: [Synth 8-689] width (32) of port connection 'apb_paddr_i' does not match port width (12) of module 'kuznechik_cipher_apb_wrapper' [/home/student_28/Files/Pulpino/rtl/peripherals.sv:567]
	Parameter NB_MASTER bound to: 3 - type: integer 
	Parameter NB_SLAVE bound to: 3 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 4 - type: integer 
	Parameter NB_REGION bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_TARG bound to: 2 - type: integer 
	Parameter AXI_ID_WIDTH_INIT bound to: 4 - type: integer 
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 32 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_MASTER_PORT bound to: 3 - type: integer 
	Parameter N_SLAVE_PORT bound to: 3 - type: integer 
	Parameter AXI_ID_IN bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter FIFO_DEPTH_DW bound to: 8 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 32 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_INIT_PORT bound to: 3 - type: integer 
	Parameter N_TARG_PORT bound to: 3 - type: integer 
	Parameter FIFO_DW_DEPTH bound to: 8 - type: integer 
	Parameter AXI_ID_IN bound to: 2 - type: integer 
	Parameter LOG_N_TARG bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_TARG_PORT bound to: 3 - type: integer 
	Parameter LOG_N_TARG bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter AUX_WIDTH bound to: 64 - type: integer 
	Parameter AUX_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter N_MASTER bound to: 3 - type: integer 
	Parameter LOG_MASTER bound to: 2 - type: integer 
	Parameter TOTAL_N_MASTER bound to: 4 - type: integer 
	Parameter N_WIRE bound to: 2 - type: integer 
	Parameter AUX_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter MAX_COUNT bound to: 3 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_TARG_PORT bound to: 3 - type: integer 
	Parameter LOG_N_TARG bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter AUX_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_TARG_PORT bound to: 3 - type: integer 
	Parameter LOG_N_TARG bound to: 2 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter AXI_DATA_W bound to: 32 - type: integer 
	Parameter AXI_NUMBYTES bound to: 4 - type: integer 
	Parameter AUX_WIDTH bound to: 38 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter DATA_DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_DW_allocator.sv:168]
	Parameter DATA_WIDTH bound to: 38 - type: integer 
	Parameter N_IN bound to: 3 - type: integer 
	Parameter SEL_WIDTH bound to: 2 - type: integer 
	Parameter N_TARG_PORT bound to: 3 - type: integer 
	Parameter AXI_ID_IN bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter N_TARG_PORT bound to: 3 - type: integer 
	Parameter AXI_ID_IN bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 32 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_INIT_PORT bound to: 3 - type: integer 
	Parameter N_TARG_PORT bound to: 3 - type: integer 
	Parameter FIFO_DEPTH_DW bound to: 8 - type: integer 
	Parameter AXI_ID_IN bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_INIT_PORT bound to: 3 - type: integer 
	Parameter N_TARG_PORT bound to: 3 - type: integer 
	Parameter AXI_DATA_W bound to: 32 - type: integer 
	Parameter AXI_ID_IN bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter AUX_WIDTH bound to: 3 - type: integer 
	Parameter AUX_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 2 - type: integer 
	Parameter N_MASTER bound to: 3 - type: integer 
	Parameter LOG_MASTER bound to: 2 - type: integer 
	Parameter TOTAL_N_MASTER bound to: 4 - type: integer 
	Parameter N_WIRE bound to: 2 - type: integer 
	Parameter AUX_WIDTH bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_USER_W bound to: 1 - type: integer 
	Parameter N_INIT_PORT bound to: 3 - type: integer 
	Parameter N_TARG_PORT bound to: 3 - type: integer 
	Parameter AXI_DATA_W bound to: 32 - type: integer 
	Parameter AXI_ID_IN bound to: 2 - type: integer 
	Parameter LOG_N_TARG bound to: 2 - type: integer 
	Parameter LOG_N_INIT bound to: 2 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter AUX_WIDTH bound to: 36 - type: integer 
	Parameter AUX_WIDTH bound to: 36 - type: integer 
	Parameter ID_WIDTH bound to: 2 - type: integer 
	Parameter N_MASTER bound to: 3 - type: integer 
	Parameter LOG_MASTER bound to: 2 - type: integer 
	Parameter TOTAL_N_MASTER bound to: 4 - type: integer 
	Parameter N_WIRE bound to: 2 - type: integer 
	Parameter AUX_WIDTH bound to: 36 - type: integer 
	Parameter ID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_BR_allocator.sv:208]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_INIT_PORT bound to: 3 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_AR.sv:172]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_INIT_PORT bound to: 3 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/student_28/Files/Pulpino/submodules/axi/axi_node/axi_address_decoder_AW.sv:202]
	Parameter N_INIT_PORT bound to: 3 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DATA_DEPTH bound to: 8 - type: integer 
	Parameter ADDR_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-3917] design pulpino_nexys_a7 has port ja[7] driven by constant 0
WARNING: [Synth 8-3917] design pulpino_nexys_a7 has port ja[6] driven by constant 0
WARNING: [Synth 8-3917] design pulpino_nexys_a7 has port ja[5] driven by constant 0
WARNING: [Synth 8-3331] design generic_fifo__parameterized10 has unconnected port test_mode_i
WARNING: [Synth 8-3331] design axi_address_decoder_AW has unconnected port full_counter_i
WARNING: [Synth 8-3331] design axi_address_decoder_AR has unconnected port full_counter_i
WARNING: [Synth 8-3331] design axi_BR_allocator has unconnected port rid_i[2][3]
WARNING: [Synth 8-3331] design axi_BR_allocator has unconnected port rid_i[2][2]
WARNING: [Synth 8-3331] design axi_BR_allocator has unconnected port rid_i[1][3]
WARNING: [Synth 8-3331] design axi_BR_allocator has unconnected port rid_i[1][2]
WARNING: [Synth 8-3331] design axi_BR_allocator has unconnected port rid_i[0][3]
WARNING: [Synth 8-3331] design axi_BR_allocator has unconnected port rid_i[0][2]
WARNING: [Synth 8-3331] design axi_BW_allocator has unconnected port bid_i[2][3]
WARNING: [Synth 8-3331] design axi_BW_allocator has unconnected port bid_i[2][2]
WARNING: [Synth 8-3331] design axi_BW_allocator has unconnected port bid_i[1][3]
WARNING: [Synth 8-3331] design axi_BW_allocator has unconnected port bid_i[1][2]
WARNING: [Synth 8-3331] design axi_BW_allocator has unconnected port bid_i[0][3]
WARNING: [Synth 8-3331] design axi_BW_allocator has unconnected port bid_i[0][2]
WARNING: [Synth 8-3331] design axi_address_decoder_BR has unconnected port rid_i[1]
WARNING: [Synth 8-3331] design axi_address_decoder_BR has unconnected port rid_i[0]
WARNING: [Synth 8-3331] design axi_address_decoder_BW has unconnected port bid_i[1]
WARNING: [Synth 8-3331] design axi_address_decoder_BW has unconnected port bid_i[0]
WARNING: [Synth 8-3331] design generic_fifo__parameterized9 has unconnected port test_mode_i
WARNING: [Synth 8-3331] design cluster_clock_gating has unconnected port en_i
WARNING: [Synth 8-3331] design cluster_clock_gating has unconnected port test_en_i
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[31]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[30]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[29]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[28]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[27]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[26]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[25]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[24]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[23]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[22]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[21]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[20]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[19]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[18]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[17]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[16]
WARNING: [Synth 8-3331] design apb2per has unconnected port PADDR[15]
WARNING: [Synth 8-3331] design apb2per has unconnected port per_master_r_opc_i
WARNING: [Synth 8-3331] design apb_pulpino has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design apb_pulpino has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design apb_pulpino has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design apb_pulpino has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design apb_pulpino has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design apb_pulpino has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design apb_pulpino has unconnected port PADDR[1]
WARNING: [Synth 8-3331] design apb_pulpino has unconnected port PADDR[0]
WARNING: [Synth 8-3331] design apb_fll_if has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design apb_fll_if has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design apb_fll_if has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design apb_fll_if has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design apb_fll_if has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design apb_fll_if has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design apb_fll_if has unconnected port PADDR[1]
WARNING: [Synth 8-3331] design apb_fll_if has unconnected port PADDR[0]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PADDR[1]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PADDR[0]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[19]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[18]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[17]
WARNING: [Synth 8-3331] design apb_i2c has unconnected port PWDATA[16]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[4]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[3]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[1]
WARNING: [Synth 8-3331] design sleep_unit has unconnected port PADDR[0]
WARNING: [Synth 8-3331] design generic_service_unit has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design generic_service_unit has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design generic_service_unit has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design generic_service_unit has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design generic_service_unit has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design generic_service_unit has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design generic_service_unit has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design generic_service_unit has unconnected port PADDR[4]
WARNING: [Synth 8-3331] design generic_service_unit has unconnected port PADDR[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.629 ; gain = 366.531 ; free physical = 109658 ; free virtual = 122299
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.473 ; gain = 381.375 ; free physical = 109671 ; free virtual = 122311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.473 ; gain = 381.375 ; free physical = 109670 ; free virtual = 122311
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2014.473 ; gain = 0.000 ; free physical = 109648 ; free virtual = 122289
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm/xilinx_mmcm_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm/xilinx_mmcm_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led16_b'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led16_g'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led16_r'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led17_b'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led17_g'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led17_r'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'btnc'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'btnu'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'btnl'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'btnr'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'btnd'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:79]
WARNING: [Vivado 12-507] No nets matched 'ja_IBUF[3]'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'jb[3]'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'jb[4]'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'jb[5]'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'jb[6]'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'jb[7]'. [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc:103]
Finished Parsing XDC File [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pulpino_nexys_a7_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student_28/Files/Pulpino/xdc/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pulpino_nexys_a7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pulpino_nexys_a7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2196.223 ; gain = 0.000 ; free physical = 109486 ; free virtual = 122126
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2196.223 ; gain = 0.000 ; free physical = 109495 ; free virtual = 122136
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2196.223 ; gain = 563.125 ; free physical = 109654 ; free virtual = 122294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2196.223 ; gain = 563.125 ; free physical = 109654 ; free virtual = 122294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100mhz. (constraint file  /home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm/xilinx_mmcm_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100mhz. (constraint file  /home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm/xilinx_mmcm_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2196.223 ; gain = 563.125 ; free physical = 109653 ; free virtual = 122293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'zeroriscy_prefetch_buffer'
INFO: [Synth 8-5546] ROM "illegal_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_int_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_int_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_signed_mode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_in_id" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'zeroriscy_load_store_unit'
INFO: [Synth 8-802] inferred FSM for state register 'stall_cs_reg' in module 'zeroriscy_debug_unit'
INFO: [Synth 8-5546] ROM "settings_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'core2axi'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_write_only_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_read_only_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_write_only_ctrl__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_read_only_ctrl__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'TAP_state_reg' in module 'adbg_tap_top'
INFO: [Synth 8-5544] ROM "update_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_test_idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_logic_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'axi_fsm_state_reg' in module 'adbg_axi_biu'
INFO: [Synth 8-5544] ROM "axi_master_aw_size" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'module_state_reg' in module 'adbg_axi_module'
INFO: [Synth 8-5544] ROM "addr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top_inhibit_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'module_state_reg' in module 'adbg_or1k_module'
INFO: [Synth 8-5544] ROM "addr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top_inhibit_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "get_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable_regs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_dummy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_slave_controller'
INFO: [Synth 8-802] inferred FSM for state register 'AW_CS_reg' in module 'spi_slave_axi_plug'
INFO: [Synth 8-802] inferred FSM for state register 'AR_CS_reg' in module 'spi_slave_axi_plug'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi2apb32'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_fifo.vhd:119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_fifo.vhd:119]
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/slib_counter.vhd:60]
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_receiver'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/student_28/Files/Pulpino/submodules/apb/apb_uart/apb_uart.vhd:645]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'apb_uart'
INFO: [Synth 8-5544] ROM "gpio_padcfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_padcfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_padcfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_padcfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_padcfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_padcfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_padcfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_padcfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_gpio_inten" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_gpio_inttype0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_gpio_inttype1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_gpio_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_gpio_dir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_powerevent" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/student_28/Files/Pulpino/submodules/axi/axi_spi_master/spi_master_fifo.sv:63]
INFO: [Synth 8-802] inferred FSM for state register 'rx_CS_reg' in module 'spi_master_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master_controller'
INFO: [Synth 8-5546] ROM "spi_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_state_tx_reg' in module 'apb_spi_master'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_rx_reg' in module 'apb_spi_master'
INFO: [Synth 8-802] inferred FSM for state register 'SLEEP_STATE_Q_reg' in module 'sleep_unit'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'apb_fll_if'
INFO: [Synth 8-5544] ROM "key_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_BW_allocator'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_BR_allocator'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_address_decoder_AW'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'generic_fifo__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                WAIT_GNT |                               01 |                               01
             WAIT_RVALID |                               10 |                               10
            WAIT_ABORTED |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'zeroriscy_prefetch_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            WAIT_GNT_MIS |                              001 |                              001
         WAIT_RVALID_MIS |                              010 |                              010
                WAIT_GNT |                              011 |                              011
             WAIT_RVALID |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'zeroriscy_load_store_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RUNNING |                              001 |                               00
                HALT_REQ |                              010 |                               01
                    HALT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stall_cs_reg' using encoding 'one-hot' in module 'zeroriscy_debug_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              WRITE_DATA |                              001 |                              010
              WRITE_ADDR |                              010 |                              011
              WRITE_WAIT |                              011 |                              100
               READ_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'core2axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized1'
WARNING: [Synth 8-6841] Block RAM (byte_write[1].sp_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
      WAIT_W_GRANT_VALID |                              001 |                              011
                   BURST |                              010 |                              010
           DISPATCH_RESP |                              011 |                              001
                   ERROR |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_write_only_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 BURST_R |                              001 |                              010
       WAIT_BURST_RREADY |                              010 |                              110
        WAIT_BURST_GRANT |                              011 |                              101
            LAST_BURST_R |                              100 |                              100
        WAIT_LAST_RREADY |                              101 |                              111
                SINGLE_R |                              110 |                              001
             WAIT_RREADY |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_read_only_ctrl'
WARNING: [Synth 8-6841] Block RAM (byte_write[1].sp_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
      WAIT_W_GRANT_VALID |                              001 |                              011
                   BURST |                              010 |                              010
           DISPATCH_RESP |                              011 |                              001
                   ERROR |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_write_only_ctrl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 BURST_R |                              001 |                              010
       WAIT_BURST_RREADY |                              010 |                              110
        WAIT_BURST_GRANT |                              011 |                              101
            LAST_BURST_R |                              100 |                              100
        WAIT_LAST_RREADY |                              101 |                              111
                SINGLE_R |                              110 |                              001
             WAIT_RREADY |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_read_only_ctrl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE12 |                 0000000000000001 |                             1111
                 iSTATE3 |                 0000000000000010 |                             1100
                 iSTATE9 |                 0000000000000100 |                             0111
                 iSTATE0 |                 0000000000001000 |                             0100
                iSTATE13 |                 0000000000010000 |                             1110
                 iSTATE5 |                 0000000000100000 |                             1010
                 iSTATE8 |                 0000000001000000 |                             1001
                 iSTATE4 |                 0000000010000000 |                             1011
                iSTATE10 |                 0000000100000000 |                             1000
                 iSTATE2 |                 0000001000000000 |                             1101
                iSTATE11 |                 0000010000000000 |                             0110
                 iSTATE1 |                 0000100000000000 |                             0010
                 iSTATE6 |                 0001000000000000 |                             0001
                  iSTATE |                 0010000000000000 |                             0011
                 iSTATE7 |                 0100000000000000 |                             0000
                iSTATE14 |                 1000000000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TAP_state_reg' using encoding 'one-hot' in module 'adbg_tap_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
               S_AXIADDR |                               01 |                               01
               S_AXIDATA |                               10 |                               10
               S_AXIRESP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_fsm_state_reg' using encoding 'sequential' in module 'adbg_axi_biu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_idle |                             0000 |                             0000
            STATE_Rbegin |                             0001 |                             0001
            STATE_Rready |                             0010 |                             0010
           STATE_Rstatus |                             0011 |                             0011
            STATE_Rburst |                             0100 |                             0100
              STATE_Rcrc |                             0101 |                             1001
            STATE_Wready |                             0110 |                             0101
             STATE_Wwait |                             0111 |                             0110
            STATE_Wburst |                             1000 |                             0111
              STATE_Wcrc |                             1001 |                             1010
            STATE_Wmatch |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'module_state_reg' using encoding 'sequential' in module 'adbg_axi_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_idle |                             0000 |                             0000
            STATE_Rbegin |                             0001 |                             0001
            STATE_Rready |                             0010 |                             0010
           STATE_Rstatus |                             0011 |                             0011
            STATE_Rburst |                             0100 |                             0100
              STATE_Rcrc |                             0101 |                             1001
            STATE_Wready |                             0110 |                             0101
             STATE_Wwait |                             0111 |                             0110
            STATE_Wburst |                             1000 |                             0111
              STATE_Wcrc |                             1001 |                             1010
            STATE_Wmatch |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'module_state_reg' using encoding 'sequential' in module 'adbg_or1k_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     CMD |                              000 |                              000
                    ADDR |                              001 |                              001
                   DUMMY |                              010 |                              101
                 DATA_RX |                              011 |                              100
                 DATA_TX |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_slave_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                 AXIADDR |                               01 |                              010
                 AXIDATA |                               10 |                              011
                 AXIRESP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AW_CS_reg' using encoding 'sequential' in module 'spi_slave_axi_plug'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                 AXIADDR |                               01 |                              010
                 AXIRESP |                               10 |                              100
                    DATA |                               11 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'AR_CS_reg' using encoding 'sequential' in module 'spi_slave_axi_plug'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
           WAIT_R_PREADY |                              001 |                              011
          DONE_SINGLE_RD |                              010 |                              001
           WAIT_W_PREADY |                              011 |                              010
             SEND_B_RESP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi2apb32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
                   start |                    0000000000010 |                             0001
                    bit0 |                    0000000000100 |                             0010
                    bit1 |                    0000000001000 |                             0011
                    bit2 |                    0000000010000 |                             0100
                    bit3 |                    0000000100000 |                             0101
                    bit4 |                    0000001000000 |                             0110
                    bit5 |                    0000010000000 |                             0111
                    bit6 |                    0000100000000 |                             1000
                    bit7 |                    0001000000000 |                             1001
                     par |                    0010000000000 |                             1010
                    stop |                    0100000000000 |                             1011
                   stop2 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                   start |                           000010 |                              001
                    data |                           000100 |                              010
                     par |                           001000 |                              011
                    stop |                           010000 |                              100
                   mwait |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 txstart |                               01 |                               01
                   txrun |                               10 |                               10
                   txend |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'apb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 RECEIVE |                               01 |                               01
          WAIT_FIFO_DONE |                               10 |                               11
               WAIT_FIFO |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_CS_reg' using encoding 'sequential' in module 'spi_master_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                            00000
                     CMD |                              001 |                            00001
                    ADDR |                              010 |                            00010
                   DUMMY |                              011 |                            00100
                 DATA_RX |                              100 |                            00110
               WAIT_EDGE |                              101 |                            00111
                 DATA_TX |                              110 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           INT_RX_ACTIVE |                              001 |                               00
              GEN_INT_RX |                              010 |                               01
         INT_RX_INACTIVE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_rx_reg' using encoding 'one-hot' in module 'apb_spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           INT_TX_ACTIVE |                              001 |                               00
              GEN_INT_TX |                              010 |                               01
         INT_TX_INACTIVE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_tx_reg' using encoding 'one-hot' in module 'apb_spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RUN |                               00 |                               00
                SHUTDOWN |                               01 |                               01
                   SLEEP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SLEEP_STATE_Q_reg' using encoding 'sequential' in module 'sleep_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
             CVP2_PHASE1 |                              001 |                              011
             CVP2_PHASE2 |                              010 |                              100
             CVP1_PHASE1 |                              011 |                              001
             CVP1_PHASE2 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'apb_fll_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               OPERATIVE |                                0 |                               00
            ERROR_SINGLE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_BW_allocator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               OPERATIVE |                               00 |                               00
                GO_ERROR |                               01 |                               11
            ERROR_SINGLE |                               10 |                               01
             ERROR_BURST |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_BR_allocator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               OPERATIVE |                               00 |                               00
        COMPLETE_PENDING |                               01 |                               01
            ACCEPT_WDATA |                               10 |                               10
     COMPLETE_ERROR_RESP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_address_decoder_AW'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                  MIDDLE |                               01 |                               10
                    FULL |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'generic_fifo__parameterized10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2196.223 ; gain = 563.125 ; free physical = 109617 ; free virtual = 122261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |core_region__GB0      |           1|     25984|
|2     |core_region__GB1      |           1|     21372|
|3     |peripherals__GB0      |           1|     30548|
|4     |peripherals__GB1      |           1|      9020|
|5     |pulpino_top__GC0      |           1|     14449|
|6     |pulpino_nexys_a7__GC0 |           1|         5|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 73    
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 16    
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 40    
	   2 Input      1 Bit       Adders := 20    
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	  16 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 34    
	   5 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               66 Bit    Registers := 20    
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               40 Bit    Registers := 10    
	               38 Bit    Registers := 14    
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 138   
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 68    
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 144   
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 74    
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 46    
	                2 Bit    Registers := 60    
	                1 Bit    Registers := 223   
+---RAMs : 
	             256K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 29    
+---Muxes : 
	  11 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   7 Input    128 Bit        Muxes := 1     
	   4 Input     66 Bit        Muxes := 4     
	   2 Input     66 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 22    
	   4 Input     40 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     38 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 3     
	   3 Input     38 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 9     
	   3 Input     34 Bit        Muxes := 2     
	   8 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 11    
	   8 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 173   
	   4 Input     32 Bit        Muxes := 39    
	   3 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	  18 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 54    
	  16 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 12    
	   5 Input      9 Bit        Muxes := 2     
	   8 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 34    
	   4 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   7 Input      7 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  21 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 18    
	   9 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 69    
	  13 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 4     
	   7 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 103   
	  11 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 11    
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 125   
	   7 Input      3 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 49    
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 2     
	  35 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 52    
	   2 Input      2 Bit        Muxes := 271   
	   3 Input      2 Bit        Muxes := 50    
	  11 Input      2 Bit        Muxes := 9     
	  21 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 843   
	   4 Input      1 Bit        Muxes := 128   
	   6 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 64    
	   8 Input      1 Bit        Muxes := 31    
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 55    
	  19 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 155   
	  13 Input      1 Bit        Muxes := 29    
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 14    
	  18 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module zeroriscy_fetch_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   2 Input      3 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 8     
Module zeroriscy_prefetch_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module zeroriscy_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module zeroriscy_if_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module zeroriscy_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module zeroriscy_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      6 Bit        Muxes := 1     
	  21 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 11    
	  21 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 17    
	  19 Input      1 Bit        Muxes := 2     
Module zeroriscy_controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  13 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 3     
Module zeroriscy_int_controller 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module zeroriscy_id_stage 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
Module zeroriscy_multdiv_fast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     34 Bit        Muxes := 2     
	   8 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   8 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module zeroriscy_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module zeroriscy_ex_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module zeroriscy_load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module zeroriscy_cs_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 13    
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 6     
Module zeroriscy_debug_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
Module zeroriscy_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xilinx_spram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 5     
Module boot_code 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module instr_ram_wrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ram_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xilinx_spram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 5     
Module ram_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cluster_clock_mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module adbg_tap_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 6     
Module adbg_axi_biu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 9     
Module adbg_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module adbg_axi_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 6     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 6     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module adbg_or1k_status_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module adbg_or1k_biu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module adbg_crc32__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module adbg_or1k_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 32    
	   4 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 5     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
Module adbg_top 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module generic_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     38 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module axi_write_only_ctrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     15 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 7     
Module axi_read_only_ctrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	  35 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 7     
Module axi_mem_if_SP__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     38 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module axi_write_only_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 7     
Module axi_read_only_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	  35 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 7     
Module axi_mem_if_SP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module core2axi 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module core_region 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spi_slave_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pulp_clock_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module spi_slave_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spi_slave_cmd_parser 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 6     
Module spi_slave_regs 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module spi_slave_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 24    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 10    
Module dc_data_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module dc_data_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module spi_slave_axi_plug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module spi_slave_syncro 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
Module generic_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module axi2apb32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module apb_node 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
Module apb2per 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module apb_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 32    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 2     
Module spi_master_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 12    
Module spi_master_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master_clkgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module spi_master_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module spi_master_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module spi_master_controller 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 27    
	   7 Input     16 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 20    
	   7 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
Module apb_spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module timer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module apb_timer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_service_unit__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module generic_service_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module sleep_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module apb_event_unit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
Module apb_i2c 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module apb_fll_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 5     
Module apb_pulpino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 32    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 12    
Module slib_input_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module slib_input_filter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module slib_input_filter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module slib_input_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_interrupt 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module slib_edge_detect__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_edge_detect__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_baudgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module slib_clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slib_edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slib_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
Module slib_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
Module uart_transmitter 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 1     
Module slib_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module slib_mv_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module slib_input_filter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module apb_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 3     
Module kuznechik_cipher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	  16 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 29    
+---Muxes : 
	  11 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   7 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kuznechik_cipher_apb_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cluster_clock_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_RR_Flag_Req__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module generic_fifo__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_multiplexer__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     38 Bit        Muxes := 1     
Module axi_DW_allocator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_address_decoder_BR__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_RR_Flag_Req__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module generic_fifo__parameterized9__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_multiplexer__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     38 Bit        Muxes := 1     
Module axi_DW_allocator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_address_decoder_BR__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_RR_Flag_Req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module generic_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     38 Bit        Muxes := 1     
Module axi_DW_allocator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_address_decoder_BR 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_RR_Flag_Req__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BW_allocator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_RR_Flag_Req__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BR_allocator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module axi_address_decoder_AR__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_address_decoder_AW__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module generic_fifo__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_address_decoder_DW__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_RR_Flag_Req__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BW_allocator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_RR_Flag_Req__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BR_allocator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module axi_address_decoder_AR__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_address_decoder_AW__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module generic_fifo__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_address_decoder_DW__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_RR_Flag_Req__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BW_allocator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_RR_Flag_Req__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BR_allocator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module axi_address_decoder_AR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_address_decoder_AW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module generic_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_address_decoder_DW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "decoder_i/illegal_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_i/mult_int_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_i/div_int_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_i/branch_in_id" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mac_res_ext, operation Mode is: C+A*B.
DSP Report: operator mac_res_ext is absorbed into DSP mac_res_ext.
DSP Report: operator mac_res_ext0 is absorbed into DSP mac_res_ext.
WARNING: [Synth 8-3917] design pulpino_nexys_a7 has port ja[7] driven by constant 0
WARNING: [Synth 8-3917] design pulpino_nexys_a7 has port ja[6] driven by constant 0
WARNING: [Synth 8-3917] design pulpino_nexys_a7 has port ja[5] driven by constant 0
INFO: [Synth 8-6851] RAM (instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (data_mem/sp_ram_i/byte_write[1].sp_ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (data_mem/sp_ram_i/byte_write[1].sp_ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-3886] merging instance 'core_region_ii_1/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[3]' (FDC) to 'core_region_ii_1/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_1/\CORE.RISCV_CORE /cs_registers_i/\PCCR_inc_q_reg[2] )
INFO: [Synth 8-3886] merging instance 'core_region_ii_1/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][0]' (FDP) to 'core_region_ii_1/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core_region_ii_1/\CORE.RISCV_CORE /cs_registers_i/\mstatus_q_reg[mpp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_1/\CORE.RISCV_CORE /debug_unit_i/\dbg_cause_q_reg[5] )
INFO: [Synth 8-3886] merging instance 'core_region_ii_1/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[1]' (FDCE) to 'core_region_ii_1/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\adv_dbg_if_i/dbg_module_i /\i_dbg_axi/data_out_shift_reg_reg[64] )
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[31]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[30]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[29]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[28]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[27]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[26]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[25]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[24]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[23]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[22]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[21]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[20]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[19]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[18]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[17]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[16]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[15]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[14]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[13]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[12]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[11]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[10]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[9]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[8]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[7]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[6]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[5]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[4]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\adv_dbg_if_i/dbg_module_i /\i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_reg[0] )
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[3]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[2]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[1]' (FDCE) to 'core_region_ii_2/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\adv_dbg_if_i/dbg_module_i /\i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37] )
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][39]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][39]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][40]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][40]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][41]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][41]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][42]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][42]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][60]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][60]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][61]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][61]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][62]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][62]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][63]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][56]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][56]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][54]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][54]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][55]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][55]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][51]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][51]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][53]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][53]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][43]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][43]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][44]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][44]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][45]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][45]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][46]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][46]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][47]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][47]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][48]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][48]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][49]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][49]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][50]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][50]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][35]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][36]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][36]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][38]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][57]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][38]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][57]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][58]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][57]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][58]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][59]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][58]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59] )
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]' (FDCE) to 'core_region_ii_2/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_b_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_b_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_b_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_b_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_r_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_r_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_r_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_r_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_b_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_b_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_b_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_b_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_r_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_r_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_r_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_r_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/\axi_spi_slave_i/axi_spi_slave_i /\u_slave_sm/tx_counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_fll_if_i/fll2_ack_sync0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_event_unit_i/\i_sleep_unit/regs_q_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/axi2apb_i/\axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/axi2apb_i/\axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/axi2apb_i/\axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/axi2apb_i/\axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_fll_if_i/fll2_ack_sync0_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (peripherals_ii_3/\axi_spi_slave_i/axi_spi_slave_i /\u_slave_sm/tx_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_gpio_i/\r_gpio_sync0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_fll_if_i/fll1_lock_sync0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_gpio_i/\r_gpio_sync0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_fll_if_i/fll1_lock_sync0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/\axi_spi_slave_i/axi_spi_slave_i /\u_syncro/rdwr_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_3/apb_gpio_i/\r_gpio_sync0_reg[31] )
WARNING: [Synth 8-3332] Sequential element (u_slave_sm/FSM_sequential_state_reg[2]) is unused and will be removed from module axi_spi_slave.
WARNING: [Synth 8-3332] Sequential element (u_slave_sm/FSM_sequential_state_reg[1]) is unused and will be removed from module axi_spi_slave.
WARNING: [Synth 8-3332] Sequential element (u_slave_sm/FSM_sequential_state_reg[0]) is unused and will be removed from module axi_spi_slave.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pulpino_insti_5/\axi_interconnect_i/axi_node_i /\_RESP_BLOCK_GEN[0].RESP_BLOCK /\BR_ALLOC/error_len_S_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pulpino_insti_5/\axi_interconnect_i/axi_node_i /\_RESP_BLOCK_GEN[1].RESP_BLOCK /\BR_ALLOC/error_len_S_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pulpino_insti_5/\axi_interconnect_i/axi_node_i /\_RESP_BLOCK_GEN[2].RESP_BLOCK /\BR_ALLOC/error_len_S_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pulpino_insti_5/\axi_interconnect_i/axi_node_i /\_RESP_BLOCK_GEN[0].RESP_BLOCK /\BR_ALLOC/CounterBurstCS_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pulpino_insti_5/\axi_interconnect_i/axi_node_i /\_RESP_BLOCK_GEN[1].RESP_BLOCK /\BR_ALLOC/CounterBurstCS_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pulpino_insti_5/\axi_interconnect_i/axi_node_i /\_RESP_BLOCK_GEN[2].RESP_BLOCK /\BR_ALLOC/CounterBurstCS_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_4/apb_uart_i/\UART_IS_CTS/iD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peripherals_ii_4/apb_uart_i/\UART_IS_DSR/iD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_ar_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[3][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_ar_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[2][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_ar_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_ar_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_aw_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[3][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_aw_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[2][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_aw_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\instr_mem_axi_if/axi_mem_if_SP_i /Slave_aw_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_ar_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[3][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_ar_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[2][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_ar_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_ar_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_aw_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[3][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_aw_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[2][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_aw_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_region_ii_2/\data_mem_axi_if/axi_mem_if_SP_i /Slave_aw_buffer_LP/\buffer_i/FIFO_REGISTERS_reg[0][46] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:03:04 . Memory (MB): peak = 2285.645 ; gain = 652.547 ; free physical = 109482 ; free virtual = 122156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+--------------------+---------------+----------------+
|Module Name      | RTL Object         | Depth x Width | Implemented As | 
+-----------------+--------------------+---------------+----------------+
|boot_code        | p_0_out            | 1024x32       | LUT            | 
|pulpino_nexys_a7 | p_0_out            | 1024x32       | LUT            | 
|kuznechik_cipher | Ciphertext_reg_rep | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel_rep            | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                | 256x8         | Block RAM      | 
+-----------------+--------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_spram:                 | byte_write[1].sp_ram_reg | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_spram__parameterized0: | byte_write[1].sp_ram_reg | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
+------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|zeroriscy_multdiv_fast | C+A*B       | 17     | 17     | 34     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |core_region__GB0      |           1|     18611|
|2     |core_region__GB1      |           1|      7098|
|3     |peripherals__GB0      |           1|      9880|
|4     |peripherals__GB1      |           1|      7129|
|5     |pulpino_top__GC0      |           1|      4195|
|6     |pulpino_nexys_a7__GC0 |           1|         5|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:04 ; elapsed = 00:03:13 . Memory (MB): peak = 2285.645 ; gain = 652.547 ; free physical = 109346 ; free virtual = 122020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:28 . Memory (MB): peak = 2353.262 ; gain = 720.164 ; free physical = 109228 ; free virtual = 121904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_spram:                 | byte_write[1].sp_ram_reg | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_spram__parameterized0: | byte_write[1].sp_ram_reg | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
+------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |core_region__GB0      |           1|     18186|
|2     |core_region__GB1      |           1|      7098|
|3     |peripherals__GB0      |           1|      9880|
|4     |peripherals__GB1      |           1|      7129|
|5     |pulpino_top__GC0      |           1|      4195|
|6     |pulpino_nexys_a7__GC0 |           1|         5|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (pulpino_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/FSM_sequential_CS_reg[1]) is unused and will be removed from module pulpino_nexys_a7.
WARNING: [Synth 8-3332] Sequential element (pulpino_inst/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/FSM_sequential_CS_reg[0]) is unused and will be removed from module pulpino_nexys_a7.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/Ciphertext_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/Ciphertext_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel_rep__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance pulpino_inst/peripherals_i/kuznechik_cipher_apb_wrapper_i/cipher/sel__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:03:36 . Memory (MB): peak = 2390.262 ; gain = 757.164 ; free physical = 109326 ; free virtual = 122001
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 2390.262 ; gain = 757.164 ; free physical = 109324 ; free virtual = 121999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 2390.262 ; gain = 757.164 ; free physical = 109325 ; free virtual = 121999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:32 ; elapsed = 00:03:42 . Memory (MB): peak = 2390.262 ; gain = 757.164 ; free physical = 109314 ; free virtual = 121988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:32 ; elapsed = 00:03:42 . Memory (MB): peak = 2390.262 ; gain = 757.164 ; free physical = 109313 ; free virtual = 121987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:33 ; elapsed = 00:03:42 . Memory (MB): peak = 2390.262 ; gain = 757.164 ; free physical = 109306 ; free virtual = 121981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:33 ; elapsed = 00:03:42 . Memory (MB): peak = 2390.262 ; gain = 757.164 ; free physical = 109315 ; free virtual = 121989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xilinx_mmcm   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |xilinx_mmcm |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |   694|
|4     |DSP48E1     |     1|
|5     |LUT1        |   103|
|6     |LUT2        |  1972|
|7     |LUT3        |  1044|
|8     |LUT4        |  1142|
|9     |LUT5        |  2019|
|10    |LUT6        |  6085|
|11    |MUXF7       |   307|
|12    |MUXF8       |    46|
|13    |RAMB18E1    |     8|
|14    |RAMB18E1_1  |     1|
|15    |RAMB18E1_2  |     1|
|16    |RAMB18E1_3  |     1|
|17    |RAMB18E1_4  |     1|
|18    |RAMB18E1_5  |     1|
|19    |RAMB18E1_6  |     1|
|20    |RAMB18E1_7  |     1|
|21    |RAMB36E1    |     1|
|22    |RAMB36E1_1  |     1|
|23    |RAMB36E1_10 |     1|
|24    |RAMB36E1_11 |     1|
|25    |RAMB36E1_12 |     1|
|26    |RAMB36E1_13 |     1|
|27    |RAMB36E1_14 |     1|
|28    |RAMB36E1_15 |     1|
|29    |RAMB36E1_2  |     1|
|30    |RAMB36E1_3  |     1|
|31    |RAMB36E1_4  |     1|
|32    |RAMB36E1_5  |     1|
|33    |RAMB36E1_6  |     1|
|34    |RAMB36E1_7  |     1|
|35    |RAMB36E1_8  |     1|
|36    |RAMB36E1_9  |     1|
|37    |FDCE        |  7672|
|38    |FDPE        |   183|
|39    |FDRE        |   279|
|40    |IBUF        |    22|
|41    |OBUF        |    21|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------------------+---------------------------------------+------+
|      |Instance                                |Module                                 |Cells |
+------+----------------------------------------+---------------------------------------+------+
|1     |top                                     |                                       | 21624|
|2     |  pulpino_inst                          |pulpino_top                            | 21516|
|3     |    axi_interconnect_i                  |axi_node_intf_wrap                     |  1001|
|4     |      axi_node_i                        |axi_node                               |  1001|
|5     |        \_REQ_BLOCK_GEN[0].REQ_BLOCK    |axi_request_block                      |   127|
|6     |          AR_ALLOCATOR                  |axi_AR_allocator_65                    |     2|
|7     |            AW_ARB_TREE                 |axi_ArbitrationTree_71                 |     2|
|8     |              RR_REQ                    |axi_RR_Flag_Req_72                     |     2|
|9     |          AW_ALLOCATOR                  |axi_AW_allocator_66                    |     4|
|10    |            AW_ARB_TREE                 |axi_ArbitrationTree_69                 |     4|
|11    |              RR_REQ                    |axi_RR_Flag_Req_70                     |     4|
|12    |          DW_ALLOC                      |axi_DW_allocator_67                    |   121|
|13    |            MASTER_ID_FIFO              |generic_fifo__parameterized9_68        |   120|
|14    |        \_REQ_BLOCK_GEN[1].REQ_BLOCK    |axi_request_block_33                   |   129|
|15    |          AR_ALLOCATOR                  |axi_AR_allocator_57                    |     2|
|16    |            AW_ARB_TREE                 |axi_ArbitrationTree_63                 |     2|
|17    |              RR_REQ                    |axi_RR_Flag_Req_64                     |     2|
|18    |          AW_ALLOCATOR                  |axi_AW_allocator_58                    |     4|
|19    |            AW_ARB_TREE                 |axi_ArbitrationTree_61                 |     4|
|20    |              RR_REQ                    |axi_RR_Flag_Req_62                     |     4|
|21    |          DW_ALLOC                      |axi_DW_allocator_59                    |   123|
|22    |            MASTER_ID_FIFO              |generic_fifo__parameterized9_60        |   122|
|23    |        \_REQ_BLOCK_GEN[2].REQ_BLOCK    |axi_request_block_34                   |   124|
|24    |          AR_ALLOCATOR                  |axi_AR_allocator                       |     4|
|25    |            AW_ARB_TREE                 |axi_ArbitrationTree_55                 |     4|
|26    |              RR_REQ                    |axi_RR_Flag_Req_56                     |     4|
|27    |          AW_ALLOCATOR                  |axi_AW_allocator                       |     2|
|28    |            AW_ARB_TREE                 |axi_ArbitrationTree                    |     2|
|29    |              RR_REQ                    |axi_RR_Flag_Req_54                     |     2|
|30    |          DW_ALLOC                      |axi_DW_allocator                       |   118|
|31    |            MASTER_ID_FIFO              |generic_fifo__parameterized9           |   117|
|32    |        \_RESP_BLOCK_GEN[0].RESP_BLOCK  |axi_response_block                     |   223|
|33    |          AR_ADDR_DEC                   |axi_address_decoder_AR_44              |    10|
|34    |          AW_ADDR_DEC                   |axi_address_decoder_AW_45              |    16|
|35    |          BR_ALLOC                      |axi_BR_allocator_46                    |    49|
|36    |            \ARB_TREE.BR_ARB_TREE       |axi_ArbitrationTree__parameterized1_52 |     4|
|37    |              RR_REQ                    |axi_RR_Flag_Req_53                     |     4|
|38    |          BW_ALLOC                      |axi_BW_allocator_47                    |    42|
|39    |            \ARB_TREE.BW_ARB_TREE       |axi_ArbitrationTree__parameterized0_50 |     4|
|40    |              RR_REQ                    |axi_RR_Flag_Req_51                     |     4|
|41    |          DW_ADDR_DEC                   |axi_address_decoder_DW_48              |   106|
|42    |            MASTER_ID_FIFO              |generic_fifo__parameterized10_49       |   106|
|43    |        \_RESP_BLOCK_GEN[1].RESP_BLOCK  |axi_response_block_35                  |   230|
|44    |          AR_ADDR_DEC                   |axi_address_decoder_AR                 |    10|
|45    |          AW_ADDR_DEC                   |axi_address_decoder_AW_37              |    16|
|46    |          BR_ALLOC                      |axi_BR_allocator                       |    52|
|47    |            \ARB_TREE.BR_ARB_TREE       |axi_ArbitrationTree__parameterized1    |     5|
|48    |              RR_REQ                    |axi_RR_Flag_Req_43                     |     5|
|49    |          BW_ALLOC                      |axi_BW_allocator_38                    |    42|
|50    |            \ARB_TREE.BW_ARB_TREE       |axi_ArbitrationTree__parameterized0_41 |     4|
|51    |              RR_REQ                    |axi_RR_Flag_Req_42                     |     4|
|52    |          DW_ADDR_DEC                   |axi_address_decoder_DW_39              |   110|
|53    |            MASTER_ID_FIFO              |generic_fifo__parameterized10_40       |   110|
|54    |        \_RESP_BLOCK_GEN[2].RESP_BLOCK  |axi_response_block_36                  |   168|
|55    |          AW_ADDR_DEC                   |axi_address_decoder_AW                 |    17|
|56    |          BW_ALLOC                      |axi_BW_allocator                       |    42|
|57    |            \ARB_TREE.BW_ARB_TREE       |axi_ArbitrationTree__parameterized0    |     4|
|58    |              RR_REQ                    |axi_RR_Flag_Req                        |     4|
|59    |          DW_ADDR_DEC                   |axi_address_decoder_DW                 |   109|
|60    |            MASTER_ID_FIFO              |generic_fifo__parameterized10          |   109|
|61    |    clk_rst_gen_i                       |clk_rst_gen                            |     7|
|62    |      i_rst_gen_soc                     |rstgen                                 |     7|
|63    |    core_region_i                       |core_region                            | 11136|
|64    |      \CORE.RISCV_CORE                  |zeroriscy_core                         |  5957|
|65    |        cs_registers_i                  |zeroriscy_cs_registers                 |   586|
|66    |        debug_unit_i                    |zeroriscy_debug_unit                   |  1091|
|67    |        ex_block_i                      |zeroriscy_ex_block                     |   645|
|68    |          alu_i                         |zeroriscy_alu                          |    88|
|69    |          \multdiv_fast.multdiv_i       |zeroriscy_multdiv_fast                 |   557|
|70    |        id_stage_i                      |zeroriscy_id_stage                     |  2129|
|71    |          controller_i                  |zeroriscy_controller                   |   210|
|72    |          int_controller_i              |zeroriscy_int_controller               |    16|
|73    |          registers_i                   |zeroriscy_register_file                |  1901|
|74    |        if_stage_i                      |zeroriscy_if_stage                     |  1293|
|75    |          prefetch_buffer_i             |zeroriscy_prefetch_buffer              |   667|
|76    |            fifo_i                      |zeroriscy_fetch_fifo                   |   590|
|77    |        load_store_unit_i               |zeroriscy_load_store_unit              |   212|
|78    |      adv_dbg_if_i                      |adv_dbg_if                             |  1419|
|79    |        cluster_tap_i                   |adbg_tap_top                           |   124|
|80    |        dbg_module_i                    |adbg_top                               |  1293|
|81    |          i_dbg_axi                     |adbg_axi_module                        |  1007|
|82    |            axi_biu_i                   |adbg_axi_biu                           |   727|
|83    |            axi_crc_i                   |adbg_crc32_32                          |    69|
|84    |          i_dbg_cpu_or1k                |adbg_or1k_module                       |   223|
|85    |            or1k_biu_i                  |adbg_or1k_biu                          |    70|
|86    |            or1k_crc_i                  |adbg_crc32                             |    82|
|87    |            or1k_statusreg_i            |adbg_or1k_status_reg                   |     5|
|88    |      axi_slice_core2axi                |axi_slice_wrap                         |  1100|
|89    |        \WITH_SLICE.axi_slice_i         |axi_slice                              |  1100|
|90    |          ar_buffer_i                   |axi_ar_buffer                          |   364|
|91    |            buffer_i                    |generic_fifo_31                        |   364|
|92    |          aw_buffer_i                   |axi_aw_buffer                          |   396|
|93    |            buffer_i                    |generic_fifo                           |   396|
|94    |          b_buffer_i                    |axi_b_buffer                           |    21|
|95    |            buffer_i                    |generic_fifo__parameterized1           |    21|
|96    |          r_buffer_i                    |axi_r_buffer                           |   122|
|97    |            buffer_i                    |generic_fifo__parameterized0_30        |   122|
|98    |          w_buffer_i                    |axi_w_buffer_28                        |   197|
|99    |            buffer_i                    |generic_fifo__parameterized0_29        |   197|
|100   |      core2axi_i                        |core2axi_wrap                          |    14|
|101   |        core2axi_i                      |core2axi                               |    14|
|102   |      data_mem                          |sp_ram_wrap__parameterized0            |    72|
|103   |        sp_ram_i                        |xilinx_spram__parameterized0           |    72|
|104   |      data_mem_axi_if                   |axi_mem_if_SP_wrap__parameterized0     |  1153|
|105   |        axi_mem_if_SP_i                 |axi_mem_if_SP__parameterized0          |  1153|
|106   |          READ_CTRL                     |axi_read_only_ctrl__parameterized0     |   200|
|107   |          Slave_ar_buffer_LP            |axi_ar_buffer__parameterized0_18       |   122|
|108   |            buffer_i                    |generic_fifo__parameterized2_27        |   122|
|109   |          Slave_aw_buffer_LP            |axi_aw_buffer__parameterized0_19       |   127|
|110   |            buffer_i                    |generic_fifo__parameterized2_26        |   127|
|111   |          Slave_b_buffer_LP             |axi_b_buffer__parameterized0_20        |    68|
|112   |            buffer_i                    |generic_fifo__parameterized5_25        |    68|
|113   |          Slave_r_buffer_LP             |axi_r_buffer__parameterized0_21        |   316|
|114   |            buffer_i                    |generic_fifo__parameterized4_24        |   316|
|115   |          Slave_w_buffer_LP             |axi_w_buffer__parameterized0_22        |   235|
|116   |            buffer_i                    |generic_fifo__parameterized3_23        |   235|
|117   |          WRITE_CTRL                    |axi_write_only_ctrl__parameterized0    |    84|
|118   |      data_ram_mux_i                    |ram_mux__parameterized0                |     2|
|119   |      instr_mem                         |instr_ram_wrap                         |   340|
|120   |        boot_rom_wrap_i                 |boot_rom_wrap                          |   299|
|121   |          boot_code_i                   |boot_code                              |   299|
|122   |        sp_ram_wrap_i                   |sp_ram_wrap                            |     8|
|123   |          sp_ram_i                      |xilinx_spram                           |     8|
|124   |      instr_mem_axi_if                  |axi_mem_if_SP_wrap                     |  1077|
|125   |        axi_mem_if_SP_i                 |axi_mem_if_SP                          |  1077|
|126   |          READ_CTRL                     |axi_read_only_ctrl                     |   202|
|127   |          Slave_ar_buffer_LP            |axi_ar_buffer__parameterized0          |   127|
|128   |            buffer_i                    |generic_fifo__parameterized2_17        |   127|
|129   |          Slave_aw_buffer_LP            |axi_aw_buffer__parameterized0          |   131|
|130   |            buffer_i                    |generic_fifo__parameterized2           |   131|
|131   |          Slave_b_buffer_LP             |axi_b_buffer__parameterized0           |    68|
|132   |            buffer_i                    |generic_fifo__parameterized5           |    68|
|133   |          Slave_r_buffer_LP             |axi_r_buffer__parameterized0           |   224|
|134   |            buffer_i                    |generic_fifo__parameterized4           |   224|
|135   |          Slave_w_buffer_LP             |axi_w_buffer__parameterized0           |   235|
|136   |            buffer_i                    |generic_fifo__parameterized3           |   235|
|137   |          WRITE_CTRL                    |axi_write_only_ctrl                    |    89|
|138   |      instr_ram_mux_i                   |ram_mux                                |     1|
|139   |    peripherals_i                       |peripherals                            |  9372|
|140   |      apb2per_debug_i                   |apb2per                                |     1|
|141   |      apb_pulpino_i                     |apb_pulpino                            |   370|
|142   |      apb_fll_if_i                      |apb_fll_if                             |    11|
|143   |      apb_event_unit_i                  |apb_event_unit                         |   563|
|144   |        i_event_unit                    |generic_service_unit                   |   244|
|145   |        i_interrupt_unit                |generic_service_unit_16                |   277|
|146   |        i_sleep_unit                    |sleep_unit                             |    40|
|147   |      apb_gpio_i                        |apb_gpio                               |   664|
|148   |      apb_i2c_i                         |apb_i2c                                |   289|
|149   |        byte_controller                 |i2c_master_byte_ctrl                   |   243|
|150   |          bit_controller                |i2c_master_bit_ctrl                    |   192|
|151   |      apb_spi_master_i                  |apb_spi_master                         |   801|
|152   |        u_axiregs                       |spi_master_apb_if                      |   432|
|153   |        u_rxfifo                        |spi_master_fifo                        |    16|
|154   |        u_spictrl                       |spi_master_controller                  |   323|
|155   |          u_clkgen                      |spi_master_clkgen                      |   104|
|156   |          u_rxreg                       |spi_master_rx                          |    92|
|157   |          u_txreg                       |spi_master_tx                          |   112|
|158   |        u_txfifo                        |spi_master_fifo_15                     |    14|
|159   |      apb_timer_i                       |apb_timer                              |   600|
|160   |        \TIMER_GEN[0].timer_i           |timer                                  |   308|
|161   |        \TIMER_GEN[1].timer_i           |timer_14                               |   292|
|162   |      apb_uart_i                        |apb_uart                               |  2336|
|163   |        UART_BG16                       |uart_baudgen                           |    46|
|164   |        UART_BG2                        |slib_clock_div                         |     9|
|165   |        UART_BIDET                      |slib_edge_detect                       |     1|
|166   |        UART_ED_CTS                     |slib_edge_detect_1                     |     1|
|167   |        UART_ED_DCD                     |slib_edge_detect_2                     |     1|
|168   |        UART_ED_DSR                     |slib_edge_detect_3                     |     1|
|169   |        UART_ED_RI                      |slib_edge_detect_4                     |     1|
|170   |        UART_FEDET                      |slib_edge_detect_5                     |     1|
|171   |        UART_IF_CTS                     |slib_input_filter                      |    11|
|172   |        UART_IF_DCD                     |slib_input_filter_6                    |    10|
|173   |        UART_IF_DSR                     |slib_input_filter_7                    |     9|
|174   |        UART_IF_RI                      |slib_input_filter_8                    |     9|
|175   |        UART_IIC                        |uart_interrupt                         |    15|
|176   |        UART_IIC_THRE_ED                |slib_edge_detect_9                     |     2|
|177   |        UART_IS_DCD                     |slib_input_sync                        |     2|
|178   |        UART_IS_RI                      |slib_input_sync_10                     |     2|
|179   |        UART_IS_SIN                     |slib_input_sync_11                     |     2|
|180   |        UART_PEDET                      |slib_edge_detect_12                    |     1|
|181   |        UART_RCLK                       |slib_edge_detect_13                    |     1|
|182   |        UART_RX                         |uart_receiver                          |   101|
|183   |          RX_BRC                        |slib_counter                           |    24|
|184   |          RX_IFSB                       |slib_input_filter__parameterized2      |    13|
|185   |          RX_MVF                        |slib_mv_filter                         |    24|
|186   |        UART_RXFF                       |slib_fifo__parameterized1              |  1126|
|187   |        UART_TX                         |uart_transmitter                       |    37|
|188   |        UART_TXFF                       |slib_fifo                              |   820|
|189   |      axi2apb_i                         |axi2apb_wrap                           |  2404|
|190   |        axi2apb_i                       |axi2apb32                              |  2404|
|191   |          Slave_ar_buffer               |axi_ar_buffer__parameterized1          |   138|
|192   |            buffer_i                    |generic_fifo__parameterized6_0         |   138|
|193   |          Slave_aw_buffer               |axi_aw_buffer__parameterized1          |  1615|
|194   |            buffer_i                    |generic_fifo__parameterized6           |  1615|
|195   |          Slave_b_buffer                |axi_b_buffer__parameterized1           |    48|
|196   |            buffer_i                    |generic_fifo__parameterized8           |    48|
|197   |          Slave_r_buffer                |axi_r_buffer__parameterized1           |   167|
|198   |            buffer_i                    |generic_fifo__parameterized7           |   167|
|199   |          Slave_w_buffer                |axi_w_buffer                           |   401|
|200   |            buffer_i                    |generic_fifo__parameterized0           |   401|
|201   |      axi_spi_slave_i                   |axi_spi_slave_wrap                     |   259|
|202   |        axi_spi_slave_i                 |axi_spi_slave                          |   259|
|203   |          u_axiplug                     |spi_slave_axi_plug                     |   250|
|204   |          u_dcfifo_rx                   |spi_slave_dc_fifo                      |     9|
|205   |            u_dout                      |dc_token_ring_fifo_dout                |     9|
|206   |              read_tr                   |dc_token_ring__parameterized0          |     9|
|207   |      kuznechik_cipher_apb_wrapper_i    |kuznechik_cipher_apb_wrapper           |  1054|
|208   |        cipher                          |kuznechik_cipher                       |   890|
|209   |      periph_bus_i                      |periph_bus_wrap                        |    20|
|210   |        apb_node_wrap_i                 |apb_node_wrap                          |    20|
|211   |          apb_node_i                    |apb_node                               |    20|
+------+----------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:33 ; elapsed = 00:03:42 . Memory (MB): peak = 2390.262 ; gain = 757.164 ; free physical = 109313 ; free virtual = 121988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:27 ; elapsed = 00:03:38 . Memory (MB): peak = 2390.262 ; gain = 575.414 ; free physical = 109385 ; free virtual = 122059
Synthesis Optimization Complete : Time (s): cpu = 00:03:33 ; elapsed = 00:03:42 . Memory (MB): peak = 2390.270 ; gain = 757.164 ; free physical = 109385 ; free virtual = 122059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2390.270 ; gain = 0.000 ; free physical = 109451 ; free virtual = 122126
INFO: [Netlist 29-17] Analyzing 1079 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.277 ; gain = 0.000 ; free physical = 109406 ; free virtual = 122081
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
796 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:41 ; elapsed = 00:04:00 . Memory (MB): peak = 2422.277 ; gain = 987.273 ; free physical = 109575 ; free virtual = 122249
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.277 ; gain = 0.000 ; free physical = 109567 ; free virtual = 122241
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/student_28/Files/Pulpino/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.runs/synth_1/pulpino_nexys_a7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pulpino_nexys_a7_utilization_synth.rpt -pb pulpino_nexys_a7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 23 20:50:26 2023...
