// Seed: 3596575011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_18;
  assign id_1 = id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55
);
  input wire id_55;
  input wire id_54;
  input wire id_53;
  input wire id_52;
  inout wire id_51;
  output wire id_50;
  output wire id_49;
  output wire id_48;
  input wire id_47;
  output wire id_46;
  input wire id_45;
  output wire id_44;
  inout wire id_43;
  output wire id_42;
  inout wire id_41;
  input wire id_40;
  input wire id_39;
  input wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_36 = -1;
  always @(posedge id_35 or negedge $realtime) begin : LABEL_0
    id_14 = $realtime;
    id_30 <= ~id_55;
    if (1) id_20 <= $realtime;
  end
  module_0 modCall_1 (
      id_41,
      id_41,
      id_45,
      id_2,
      id_43,
      id_14,
      id_8,
      id_36,
      id_48,
      id_26,
      id_9,
      id_2,
      id_33,
      id_3,
      id_8,
      id_37,
      id_37
  );
  parameter id_56 = $realtime, id_57 = id_8, id_58 = $realtime;
  id_59(
      .id_0(id_52), .id_1(id_9 === $realtime)
  );
  and primCall (
      id_37,
      id_39,
      id_35,
      id_27,
      id_13,
      id_29,
      id_33,
      id_51,
      id_10,
      id_3,
      id_22,
      id_11,
      id_36,
      id_2,
      id_45,
      id_14,
      id_43,
      id_47,
      id_28,
      id_6,
      id_8,
      id_1,
      id_40,
      id_19,
      id_38,
      id_12,
      id_21,
      id_54,
      id_41,
      id_31,
      id_53,
      id_25,
      id_30,
      id_32,
      id_4,
      id_55,
      id_52
  );
endmodule
