#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun  1 17:00:38 2020
# Process ID: 35278
# Current directory: /home/spereira
# Command line: vivado
# Log file: /home/spereira/vivado.log
# Journal file: /home/spereira/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/spereira/projects/PhD/ultra96_axiDMA/project_DMA/project_DMA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/spereira/opt/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 6375.906 ; gain = 100.148 ; free physical = 8825 ; free virtual = 15770
update_compile_order -fileset sources_1
open_bd_design {/home/spereira/projects/PhD/ultra96_axiDMA/project_DMA/project_DMA.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Excluding </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> from </axi_dma_0/Data_MM2S>
Excluding </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> from </axi_dma_0/Data_S2MM>
Successfully read diagram <design_1> from BD file </home/spereira/projects/PhD/ultra96_axiDMA/project_DMA/project_DMA.srcs/sources_1/bd/design_1/design_1.bd>
write_bd_tcl design.tcl
INFO: [BD 5-148] Tcl file written out </home/spereira/design.tcl>.

write_project_tcl build.tcl
INFO: [BD 5-453] Writing out BD creation steps for design_1 as a TCL proc
INFO: [Vivado-projutils-8] Tcl script 'build.tcl' generated in output directory '/home/spereira'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source build.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

archive_project /home/spereira/projects/PhD/ultra96_axiDMA/project_DMA.xpr.zip -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-35278-X556URK' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/spereira/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_zynq_ultra_ps_e_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_zynq_ultra_ps_e_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axis_data_fifo_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_data_fifo_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_dma_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dma_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_ps8_0_100M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps8_0_100M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_smc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_zynq_ultra_ps_e_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_data_fifo_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps8_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_data_fifo_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_data_fifo_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps8_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps8_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/spereira/projects/PhD/ultra96_axiDMA/project_DMA.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6734.562 ; gain = 35.223 ; free physical = 8344 ; free virtual = 15437
archive_project /home/spereira/projects/PhD/ultra96_axiDMA/project_DMA.xpr.zip -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-35278-X556URK' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/spereira/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_zynq_ultra_ps_e_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_zynq_ultra_ps_e_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axis_data_fifo_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_data_fifo_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_dma_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dma_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_ps8_0_100M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps8_0_100M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_smc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_zynq_ultra_ps_e_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_data_fifo_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_ps8_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_dma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_data_fifo_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_data_fifo_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps8_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps8_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
