--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\Xilinx\ISE\bin\nt\unwrapped\trce.exe -ise
E:/FYP/FPGA_XILINX 2/tflipflop/jk_flipflop_withoutdflipflop/jk_flipflop_withoutdflipflop.ise
-intstyle ise -e 3 -s 4 -xml jk_ffwithoutd jk_ffwithoutd.ncd -o
jk_ffwithoutd.twr jk_ffwithoutd.pcf -ucf jk_ffwithoutd.ucf

Design file:              jk_ffwithoutd.ncd
Physical constraint file: jk_ffwithoutd.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
j           |   -0.932(R)|    2.791(R)|clock_BUFGP       |   0.000|
k           |   -0.609(R)|    2.533(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
q           |   10.110(R)|clock_BUFGP       |   0.000|
qnot        |   10.110(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.838|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 24 12:06:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 115 MB



