** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=8e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=7e-6 W=13e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=5e-6 W=11e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=10e-6 W=304e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=18e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=5e-6 W=413e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=19e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=5e-6 W=29e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=19e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=5e-6 W=8e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=7e-6 W=13e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=3e-6 W=297e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=5e-6 W=61e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=10e-6 W=439e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=5e-6 W=61e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=7e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=7e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 91 dB
** Power consumption: 3.19901 mW
** Area: 11950 (mu_m)^2
** Transit frequency: 4.31201 MHz
** Transit frequency with error factor: 4.31054 MHz
** Slew rate: 4.24005 V/mu_s
** Phase margin: 75.0575Â°
** CMRR: 99 dB
** negPSRR: 101 dB
** posPSRR: 97 dB
** VoutMax: 4.47001 V
** VoutMin: 0.270001 V
** VcmMax: 4.88001 V
** VcmMin: 1.49001 V


** Expected Currents: 
** NormalTransistorNmos: 35.7011 muA
** NormalTransistorNmos: 22.3361 muA
** NormalTransistorPmos: -52.3379 muA
** NormalTransistorPmos: -4.92499 muA
** NormalTransistorPmos: -4.92599 muA
** NormalTransistorPmos: -4.92499 muA
** NormalTransistorPmos: -4.92599 muA
** NormalTransistorNmos: 9.84801 muA
** NormalTransistorNmos: 9.84901 muA
** NormalTransistorNmos: 4.92401 muA
** NormalTransistorNmos: 4.92401 muA
** NormalTransistorNmos: 509.573 muA
** NormalTransistorPmos: -509.572 muA
** DiodeTransistorNmos: 52.3371 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -35.7019 muA
** DiodeTransistorPmos: -22.3369 muA


** Expected Voltages: 
** ibias: 0.676001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.90201  V
** outVoltageBiasXXnXX1: 0.980001  V
** outVoltageBiasXXpXX0: 4.17901  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.90901  V
** innerStageBias: 0.324001  V
** innerTransistorStack1Load1: 4.40001  V
** innerTransistorStack2Load1: 4.40001  V
** sourceTransconductance: 1.93801  V


.END