ISim log file
Running: C:\Users\AS\Desktop\VLSI project\controller\controller_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/AS/Desktop/VLSI project/controller/controller_tb_isim_beh.wdb 
ISim P.58f (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/AS/Desktop/VLSI project/controller/controller.v" Line 45.  For instance uut/statelog/, width 6 of formal port op is not equal to width 1 of actual signal opcode.
WARNING: File "C:/Users/AS/Desktop/VLSI project/controller/controller.v" Line 40.  For instance uut/statelog/, width 4 of formal port state is not equal to width 6 of actual signal state.
WARNING: File "C:/Users/AS/Desktop/VLSI project/controller/controller.v" Line 40.  For instance uut/out/, width 4 of formal port state is not equal to width 6 of actual signal state.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
