// Seed: 4138171035
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_5 = id_2 == id_4;
  wire  id_6;
  wire  id_7;
  nor (id_2, id_9, id_4, id_3, id_6, id_7, id_1, id_8, id_5);
  wire id_8;
  real id_9;
  module_0(
      id_1, id_2
  );
  assign id_2 = 1;
  wire id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  module_0(
      id_8, id_6
  );
endmodule
