
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={40,rS,rT,offset}
	F3= GPR[rS]=base
	F4= GPR[rT]=a

IF	F5= CP0.ASID=>IMMU.PID
	F6= PC.Out=>IMMU.IEA
	F7= IMMU.Addr=>IAddrReg.In
	F8= IMMU.Hit=>CU_IF.IMMUHit
	F9= PC.Out=>ICache.IEA
	F10= ICache.Out=>IR_IMMU.In
	F11= ICache.Out=>ICacheReg.In
	F12= ICache.Hit=>CU_IF.ICacheHit
	F13= ICache.Out=>IR_ID.In
	F14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F16= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F17= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F18= ICache.Hit=>FU.ICacheHit
	F19= FU.Halt_IF=>CU_IF.Halt
	F20= FU.Bub_IF=>CU_IF.Bub
	F21= CtrlASIDIn=0
	F22= CtrlCP0=0
	F23= CtrlEPCIn=0
	F24= CtrlExCodeIn=0
	F25= CtrlIMMU=0
	F26= CtrlPC=0
	F27= CtrlPCInc=0
	F28= CtrlIAddrReg=1
	F29= CtrlICache=0
	F30= CtrlIR_IMMU=1
	F31= CtrlICacheReg=1
	F32= CtrlIR_ID=0
	F33= CtrlIMem=0
	F34= CtrlIRMux=0
	F35= CtrlGPR=0
	F36= CtrlA_EX=0
	F37= CtrlB_EX=0
	F38= CtrlIR_EX=0
	F39= CtrlALUOut_MEM=0
	F40= CtrlDR_MEM=0
	F41= CtrlIR_MEM=0
	F42= CtrlDMMU=0
	F43= CtrlDAddrReg_DMMU1=0
	F44= CtrlDCache=0
	F45= CtrlIR_DMMU1=0
	F46= CtrlIR_WB=0
	F47= CtrlA_MEM=0
	F48= CtrlA_WB=0
	F49= CtrlB_MEM=0
	F50= CtrlB_WB=0
	F51= CtrlALUOut_DMMU1=0
	F52= CtrlALUOut_WB=0
	F53= CtrlDR_DMMU1=0
	F54= CtrlDR_WB=0
	F55= CtrlDAddrReg_MEM=0
	F56= CtrlDAddrReg_WB=0
	F57= CtrlIR_DMMU2=0
	F58= CtrlALUOut_DMMU2=0
	F59= CtrlDR_DMMU2=0
	F60= CtrlDAddrReg_DMMU2=0
	F61= CtrlDMem=0
	F62= CtrlDMem8Word=0

IF(IMMU)	F63= IR_IMMU.Out=>FU.IR_IMMU
	F64= CU_ID.IMMUHitOut=>CU_ID.IMMUHit
	F65= CU_ID.ICacheHitOut=>CU_ID.ICacheHit
	F66= IAddrReg.Out=>IMem.RAddr
	F67= IMem.Out=>IRMux.MemData
	F68= ICacheReg.Out=>IRMux.CacheData
	F69= CU_IMMU.IMMUHit=>IRMux.MemSel
	F70= CU_IMMU.ICacheHit=>IRMux.CacheSel
	F71= IRMux.Out=>IR_ID.In
	F72= IMem.MEM8WordOut=>ICache.WData
	F73= PC.Out=>ICache.IEA
	F74= FU.Halt_IMMU=>CU_IMMU.Halt
	F75= FU.Bub_IMMU=>CU_IMMU.Bub
	F76= CtrlASIDIn=0
	F77= CtrlCP0=0
	F78= CtrlEPCIn=0
	F79= CtrlExCodeIn=0
	F80= CtrlIMMU=0
	F81= CtrlPC=0
	F82= CtrlPCInc=1
	F83= CtrlIAddrReg=0
	F84= CtrlICache=1
	F85= CtrlIR_IMMU=0
	F86= CtrlICacheReg=0
	F87= CtrlIR_ID=1
	F88= CtrlIMem=0
	F89= CtrlIRMux=0
	F90= CtrlGPR=0
	F91= CtrlA_EX=0
	F92= CtrlB_EX=0
	F93= CtrlIR_EX=0
	F94= CtrlALUOut_MEM=0
	F95= CtrlDR_MEM=0
	F96= CtrlIR_MEM=0
	F97= CtrlDMMU=0
	F98= CtrlDAddrReg_DMMU1=0
	F99= CtrlDCache=0
	F100= CtrlIR_DMMU1=0
	F101= CtrlIR_WB=0
	F102= CtrlA_MEM=0
	F103= CtrlA_WB=0
	F104= CtrlB_MEM=0
	F105= CtrlB_WB=0
	F106= CtrlALUOut_DMMU1=0
	F107= CtrlALUOut_WB=0
	F108= CtrlDR_DMMU1=0
	F109= CtrlDR_WB=0
	F110= CtrlDAddrReg_MEM=0
	F111= CtrlDAddrReg_WB=0
	F112= CtrlIR_DMMU2=0
	F113= CtrlALUOut_DMMU2=0
	F114= CtrlDR_DMMU2=0
	F115= CtrlDAddrReg_DMMU2=0
	F116= CtrlDMem=0
	F117= CtrlDMem8Word=0

ID	F118= IR_ID.Out=>FU.IR_ID
	F119= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F120= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F121= IR_ID.Out31_26=>CU_ID.Op
	F122= IR_ID.Out25_21=>GPR.RReg1
	F123= IR_ID.Out15_0=>IMMEXT.In
	F124= GPR.Rdata1=>FU.InID1
	F125= IR_ID.Out25_21=>FU.InID1_RReg
	F126= FU.OutID1=>A_EX.In
	F127= IMMEXT.Out=>B_EX.In
	F128= IR_ID.Out=>IR_EX.In
	F129= FU.Halt_ID=>CU_ID.Halt
	F130= FU.Bub_ID=>CU_ID.Bub
	F131= FU.InID2_RReg=5'b00000
	F132= CtrlASIDIn=0
	F133= CtrlCP0=0
	F134= CtrlEPCIn=0
	F135= CtrlExCodeIn=0
	F136= CtrlIMMU=0
	F137= CtrlPC=0
	F138= CtrlPCInc=0
	F139= CtrlIAddrReg=0
	F140= CtrlICache=0
	F141= CtrlIR_IMMU=0
	F142= CtrlICacheReg=0
	F143= CtrlIR_ID=0
	F144= CtrlIMem=0
	F145= CtrlIRMux=0
	F146= CtrlGPR=0
	F147= CtrlA_EX=1
	F148= CtrlB_EX=1
	F149= CtrlIR_EX=1
	F150= CtrlALUOut_MEM=0
	F151= CtrlDR_MEM=0
	F152= CtrlIR_MEM=0
	F153= CtrlDMMU=0
	F154= CtrlDAddrReg_DMMU1=0
	F155= CtrlDCache=0
	F156= CtrlIR_DMMU1=0
	F157= CtrlIR_WB=0
	F158= CtrlA_MEM=0
	F159= CtrlA_WB=0
	F160= CtrlB_MEM=0
	F161= CtrlB_WB=0
	F162= CtrlALUOut_DMMU1=0
	F163= CtrlALUOut_WB=0
	F164= CtrlDR_DMMU1=0
	F165= CtrlDR_WB=0
	F166= CtrlDAddrReg_MEM=0
	F167= CtrlDAddrReg_WB=0
	F168= CtrlIR_DMMU2=0
	F169= CtrlALUOut_DMMU2=0
	F170= CtrlDR_DMMU2=0
	F171= CtrlDAddrReg_DMMU2=0
	F172= CtrlDMem=0
	F173= CtrlDMem8Word=0

EX	F174= IR_EX.Out=>FU.IR_EX
	F175= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F176= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F177= IR_EX.Out31_26=>CU_EX.Op
	F178= A_EX.Out=>ALU.A
	F179= B_EX.Out=>ALU.B
	F180= ALU.Func=6'b010010
	F181= ALU.Out=>ALUOut_MEM.In
	F182= IR_EX.Out20_16=>GPR.RReg2
	F183= GPR.Rdata2=>MemDataSelS.In
	F184= ALU.Out1_0=>MemDataSelS.Addr
	F185= MemDataSelS.Func=6'b010000
	F186= MemDataSelS.Out=>DR_MEM.In
	F187= IR_EX.Out=>IR_MEM.In
	F188= FU.InEX_WReg=5'b00000
	F189= CtrlASIDIn=0
	F190= CtrlCP0=0
	F191= CtrlEPCIn=0
	F192= CtrlExCodeIn=0
	F193= CtrlIMMU=0
	F194= CtrlPC=0
	F195= CtrlPCInc=0
	F196= CtrlIAddrReg=0
	F197= CtrlICache=0
	F198= CtrlIR_IMMU=0
	F199= CtrlICacheReg=0
	F200= CtrlIR_ID=0
	F201= CtrlIMem=0
	F202= CtrlIRMux=0
	F203= CtrlGPR=0
	F204= CtrlA_EX=0
	F205= CtrlB_EX=0
	F206= CtrlIR_EX=0
	F207= CtrlALUOut_MEM=1
	F208= CtrlDR_MEM=1
	F209= CtrlIR_MEM=1
	F210= CtrlDMMU=0
	F211= CtrlDAddrReg_DMMU1=0
	F212= CtrlDCache=0
	F213= CtrlIR_DMMU1=0
	F214= CtrlIR_WB=0
	F215= CtrlA_MEM=0
	F216= CtrlA_WB=0
	F217= CtrlB_MEM=0
	F218= CtrlB_WB=0
	F219= CtrlALUOut_DMMU1=0
	F220= CtrlALUOut_WB=0
	F221= CtrlDR_DMMU1=0
	F222= CtrlDR_WB=0
	F223= CtrlDAddrReg_MEM=0
	F224= CtrlDAddrReg_WB=0
	F225= CtrlIR_DMMU2=0
	F226= CtrlALUOut_DMMU2=0
	F227= CtrlDR_DMMU2=0
	F228= CtrlDAddrReg_DMMU2=0
	F229= CtrlDMem=0
	F230= CtrlDMem8Word=0

MEM	F231= IR_MEM.Out=>FU.IR_MEM
	F232= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F233= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F234= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F235= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F236= IR_MEM.Out31_26=>CU_MEM.Op
	F237= CP0.ASID=>DMMU.PID
	F238= ALUOut_MEM.Out=>DMMU.IEA
	F239= DMMU.Addr=>DAddrReg_DMMU1.In
	F240= DMMU.Hit=>CU_MEM.DMMUHit
	F241= ALUOut_MEM.Out=>DCache.IEA
	F242= DCache.Hit=>CU_MEM.DCacheHit
	F243= DR_MEM.Out=>DCache.In
	F244= IR_MEM.Out=>IR_DMMU1.In
	F245= ALUOut_MEM.Out=>ALUOut_DMMU1.In
	F246= DR_MEM.Out=>DR_DMMU1.In
	F247= DCache.Out=>DR_DMMU1.In
	F248= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F249= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F250= DCache.Hit=>FU.DCacheHit
	F251= FU.InMEM_WReg=5'b00000
	F252= CtrlASIDIn=0
	F253= CtrlCP0=0
	F254= CtrlEPCIn=0
	F255= CtrlExCodeIn=0
	F256= CtrlIMMU=0
	F257= CtrlPC=0
	F258= CtrlPCInc=0
	F259= CtrlIAddrReg=0
	F260= CtrlICache=0
	F261= CtrlIR_IMMU=0
	F262= CtrlICacheReg=0
	F263= CtrlIR_ID=0
	F264= CtrlIMem=0
	F265= CtrlIRMux=0
	F266= CtrlGPR=0
	F267= CtrlA_EX=0
	F268= CtrlB_EX=0
	F269= CtrlIR_EX=0
	F270= CtrlALUOut_MEM=0
	F271= CtrlDR_MEM=0
	F272= CtrlIR_MEM=0
	F273= CtrlDMMU=0
	F274= CtrlDAddrReg_DMMU1=1
	F275= CtrlDCache=0
	F276= CtrlIR_DMMU1=1
	F277= CtrlIR_WB=0
	F278= CtrlA_MEM=0
	F279= CtrlA_WB=0
	F280= CtrlB_MEM=0
	F281= CtrlB_WB=0
	F282= CtrlALUOut_DMMU1=1
	F283= CtrlALUOut_WB=0
	F284= CtrlDR_DMMU1=1
	F285= CtrlDR_WB=0
	F286= CtrlDAddrReg_MEM=0
	F287= CtrlDAddrReg_WB=0
	F288= CtrlIR_DMMU2=0
	F289= CtrlALUOut_DMMU2=0
	F290= CtrlDR_DMMU2=0
	F291= CtrlDAddrReg_DMMU2=0
	F292= CtrlDMem=0
	F293= CtrlDMem8Word=0

MEM(DMMU1)	F294= IR_DMMU1.Out=>FU.IR_DMMU1
	F295= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F296= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F297= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F298= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F299= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F300= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F301= IR_DMMU1.Out=>IR_DMMU2.In
	F302= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In
	F303= DR_DMMU1.Out=>DR_DMMU2.In
	F304= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In
	F305= FU.InDMMU1_WReg=5'b00000
	F306= CtrlASIDIn=0
	F307= CtrlCP0=0
	F308= CtrlEPCIn=0
	F309= CtrlExCodeIn=0
	F310= CtrlIMMU=0
	F311= CtrlPC=0
	F312= CtrlPCInc=0
	F313= CtrlIAddrReg=0
	F314= CtrlICache=0
	F315= CtrlIR_IMMU=0
	F316= CtrlICacheReg=0
	F317= CtrlIR_ID=0
	F318= CtrlIMem=0
	F319= CtrlIRMux=0
	F320= CtrlGPR=0
	F321= CtrlA_EX=0
	F322= CtrlB_EX=0
	F323= CtrlIR_EX=0
	F324= CtrlALUOut_MEM=0
	F325= CtrlDR_MEM=0
	F326= CtrlIR_MEM=0
	F327= CtrlDMMU=0
	F328= CtrlDAddrReg_DMMU1=0
	F329= CtrlDCache=0
	F330= CtrlIR_DMMU1=0
	F331= CtrlIR_WB=0
	F332= CtrlA_MEM=0
	F333= CtrlA_WB=0
	F334= CtrlB_MEM=0
	F335= CtrlB_WB=0
	F336= CtrlALUOut_DMMU1=0
	F337= CtrlALUOut_WB=0
	F338= CtrlDR_DMMU1=0
	F339= CtrlDR_WB=0
	F340= CtrlDAddrReg_MEM=0
	F341= CtrlDAddrReg_WB=0
	F342= CtrlIR_DMMU2=1
	F343= CtrlALUOut_DMMU2=1
	F344= CtrlDR_DMMU2=1
	F345= CtrlDAddrReg_DMMU2=1
	F346= CtrlDMem=0
	F347= CtrlDMem8Word=0

MEM(DMMU2)	F348= IR_DMMU2.Out=>FU.IR_DMMU2
	F349= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F350= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F351= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F352= DAddrReg_DMMU2.Out=>DMem.WAddr
	F353= DR_DMMU2.Out=>DMem.WData
	F354= ALUOut_DMMU2.Out=>DCache.IEA
	F355= DR_DMMU2.Out=>DCache.In
	F356= IR_DMMU2.Out=>IR_WB.In
	F357= FU.InDMMU2_WReg=5'b00000
	F358= CtrlASIDIn=0
	F359= CtrlCP0=0
	F360= CtrlEPCIn=0
	F361= CtrlExCodeIn=0
	F362= CtrlIMMU=0
	F363= CtrlPC=0
	F364= CtrlPCInc=0
	F365= CtrlIAddrReg=0
	F366= CtrlICache=0
	F367= CtrlIR_IMMU=0
	F368= CtrlICacheReg=0
	F369= CtrlIR_ID=0
	F370= CtrlIMem=0
	F371= CtrlIRMux=0
	F372= CtrlGPR=0
	F373= CtrlA_EX=0
	F374= CtrlB_EX=0
	F375= CtrlIR_EX=0
	F376= CtrlALUOut_MEM=0
	F377= CtrlDR_MEM=0
	F378= CtrlIR_MEM=0
	F379= CtrlDMMU=0
	F380= CtrlDAddrReg_DMMU1=0
	F381= CtrlDCache=0
	F382= CtrlIR_DMMU1=0
	F383= CtrlIR_WB=1
	F384= CtrlA_MEM=0
	F385= CtrlA_WB=0
	F386= CtrlB_MEM=0
	F387= CtrlB_WB=0
	F388= CtrlALUOut_DMMU1=0
	F389= CtrlALUOut_WB=0
	F390= CtrlDR_DMMU1=0
	F391= CtrlDR_WB=0
	F392= CtrlDAddrReg_MEM=0
	F393= CtrlDAddrReg_WB=0
	F394= CtrlIR_DMMU2=0
	F395= CtrlALUOut_DMMU2=0
	F396= CtrlDR_DMMU2=0
	F397= CtrlDAddrReg_DMMU2=0
	F398= CtrlDMem=1
	F399= CtrlDMem8Word=0

WB	F400= IR_WB.Out=>FU.IR_WB
	F401= IR_WB.Out31_26=>CU_WB.Op
	F402= FU.InWB_WReg=5'b00000
	F403= CtrlASIDIn=0
	F404= CtrlCP0=0
	F405= CtrlEPCIn=0
	F406= CtrlExCodeIn=0
	F407= CtrlIMMU=0
	F408= CtrlPC=0
	F409= CtrlPCInc=0
	F410= CtrlIAddrReg=0
	F411= CtrlICache=0
	F412= CtrlIR_IMMU=0
	F413= CtrlICacheReg=0
	F414= CtrlIR_ID=0
	F415= CtrlIMem=0
	F416= CtrlIRMux=0
	F417= CtrlGPR=0
	F418= CtrlA_EX=0
	F419= CtrlB_EX=0
	F420= CtrlIR_EX=0
	F421= CtrlALUOut_MEM=0
	F422= CtrlDR_MEM=0
	F423= CtrlIR_MEM=0
	F424= CtrlDMMU=0
	F425= CtrlDAddrReg_DMMU1=0
	F426= CtrlDCache=0
	F427= CtrlIR_DMMU1=0
	F428= CtrlIR_WB=0
	F429= CtrlA_MEM=0
	F430= CtrlA_WB=0
	F431= CtrlB_MEM=0
	F432= CtrlB_WB=0
	F433= CtrlALUOut_DMMU1=0
	F434= CtrlALUOut_WB=0
	F435= CtrlDR_DMMU1=0
	F436= CtrlDR_WB=0
	F437= CtrlDAddrReg_MEM=0
	F438= CtrlDAddrReg_WB=0
	F439= CtrlIR_DMMU2=0
	F440= CtrlALUOut_DMMU2=0
	F441= CtrlDR_DMMU2=0
	F442= CtrlDAddrReg_DMMU2=0
	F443= CtrlDMem=0
	F444= CtrlDMem8Word=0

POST	F445= PC[Out]=addr+4
	F446= ICache[line_addr]=IMemGet8Word({pid,addr})
	F447= DMem[{pid,FU(base)+{16{offset[15]},offset}}]={a[31-{FU(base)+{16{offset[15]},offset}}[1:0]*8:0],{FU(base)+{16{offset[15]},offset}}[1:0]*8{0}}

