{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719890949838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719890949844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 11:29:09 2024 " "Processing started: Tue Jul 02 11:29:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719890949844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890949844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bonus -c Bonus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bonus -c Bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890949844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719890950160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719890950160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_x-behav " "Found design unit 1: rom_x-behav" {  } { { "rom_x.vhd" "" { Text "F:/EleBonus/rom_x.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959015 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_x " "Found entity 1: rom_x" {  } { { "rom_x.vhd" "" { Text "F:/EleBonus/rom_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890959015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_y-behav " "Found design unit 1: rom_y-behav" {  } { { "rom_y.vhd" "" { Text "F:/EleBonus/rom_y.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959018 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_y " "Found entity 1: rom_y" {  } { { "rom_y.vhd" "" { Text "F:/EleBonus/rom_y.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890959018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behav " "Found design unit 1: controller-behav" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959019 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890959019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bonus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bonus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bonus-rtl " "Found design unit 1: Bonus-rtl" {  } { { "Bonus.vhd" "" { Text "F:/EleBonus/Bonus.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bonus " "Found entity 1: Bonus" {  } { { "Bonus.vhd" "" { Text "F:/EleBonus/Bonus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890959021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdwr1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rdwr1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rdwr1-rdwr1_arch " "Found design unit 1: rdwr1-rdwr1_arch" {  } { { "rdwr1.vhd" "" { Text "F:/EleBonus/rdwr1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959022 ""} { "Info" "ISGN_ENTITY_NAME" "1 rdwr1 " "Found entity 1: rdwr1" {  } { { "rdwr1.vhd" "" { Text "F:/EleBonus/rdwr1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719890959022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890959022 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rom.vhd " "Can't analyze file -- file rom.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719890959024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bonus " "Elaborating entity \"Bonus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719890959092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctrl_inst " "Elaborating entity \"controller\" for hierarchy \"controller:ctrl_inst\"" {  } { { "Bonus.vhd" "ctrl_inst" { Text "F:/EleBonus/Bonus.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719890959128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_x controller.vhd(34) " "Verilog HDL or VHDL warning at controller.vhd(34): object \"rdata_x\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719890959129 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_y controller.vhd(35) " "Verilog HDL or VHDL warning at controller.vhd(35): object \"rdata_y\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719890959129 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inSDA_x controller.vhd(36) " "VHDL Signal Declaration warning at controller.vhd(36): used implicit default value for signal \"inSDA_x\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719890959129 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inSDA_y controller.vhd(37) " "VHDL Signal Declaration warning at controller.vhd(37): used implicit default value for signal \"inSDA_y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719890959130 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_read_x controller.vhd(135) " "VHDL Process Statement warning at controller.vhd(135): inferring latch(es) for signal or variable \"start_read_x\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719890959131 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_read_y controller.vhd(135) " "VHDL Process Statement warning at controller.vhd(135): inferring latch(es) for signal or variable \"start_read_y\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719890959131 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stop_x controller.vhd(135) " "VHDL Process Statement warning at controller.vhd(135): inferring latch(es) for signal or variable \"stop_x\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719890959131 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stop_y controller.vhd(135) " "VHDL Process Statement warning at controller.vhd(135): inferring latch(es) for signal or variable \"stop_y\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719890959131 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_y controller.vhd(135) " "Inferred latch for \"stop_y\" at controller.vhd(135)" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890959132 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_x controller.vhd(135) " "Inferred latch for \"stop_x\" at controller.vhd(135)" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890959132 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_read_y controller.vhd(135) " "Inferred latch for \"start_read_y\" at controller.vhd(135)" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890959132 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_read_x controller.vhd(135) " "Inferred latch for \"start_read_x\" at controller.vhd(135)" {  } { { "controller.vhd" "" { Text "F:/EleBonus/controller.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890959133 "|Bonus|controller:ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_x controller:ctrl_inst\|rom_x:rom_x_inst " "Elaborating entity \"rom_x\" for hierarchy \"controller:ctrl_inst\|rom_x:rom_x_inst\"" {  } { { "controller.vhd" "rom_x_inst" { Text "F:/EleBonus/controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719890959141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_y controller:ctrl_inst\|rom_y:rom_y_inst " "Elaborating entity \"rom_y\" for hierarchy \"controller:ctrl_inst\|rom_y:rom_y_inst\"" {  } { { "controller.vhd" "rom_y_inst" { Text "F:/EleBonus/controller.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719890959144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdwr1 controller:ctrl_inst\|rdwr1:i2c_x_inst " "Elaborating entity \"rdwr1\" for hierarchy \"controller:ctrl_inst\|rdwr1:i2c_x_inst\"" {  } { { "controller.vhd" "i2c_x_inst" { Text "F:/EleBonus/controller.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719890959149 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controller:ctrl_inst\|rom_y:rom_y_inst\|rom_data " "RAM logic \"controller:ctrl_inst\|rom_y:rom_y_inst\|rom_data\" is uninferred due to inappropriate RAM size" {  } { { "rom_y.vhd" "rom_data" { Text "F:/EleBonus/rom_y.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1719890959419 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controller:ctrl_inst\|rom_x:rom_x_inst\|rom_data " "RAM logic \"controller:ctrl_inst\|rom_x:rom_x_inst\|rom_data\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.vhd" "rom_data" { Text "F:/EleBonus/rom_x.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1719890959419 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1719890959419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719890959669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719890959934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719890959934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719890959992 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719890959992 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1719890959992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719890959992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719890959992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719890960002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 11:29:20 2024 " "Processing ended: Tue Jul 02 11:29:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719890960002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719890960002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719890960002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719890960002 ""}
